
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126327                       # Number of seconds simulated
sim_ticks                                126327403818                       # Number of ticks simulated
final_tick                               1267962739449                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91949                       # Simulator instruction rate (inst/s)
host_op_rate                                   117676                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2484204                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919100                       # Number of bytes of host memory used
host_seconds                                 50852.26                       # Real time elapsed on the host
sim_insts                                  4675814690                       # Number of instructions simulated
sim_ops                                    5984093274                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2604288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4046080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1364736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2336000                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10358528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3052800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3052800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20346                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        31610                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10662                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18250                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80926                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23850                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23850                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20615384                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32028522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10803167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18491633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81997474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58768                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24165778                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24165778                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24165778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20615384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32028522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10803167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18491633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              106163252                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151653547                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22321497                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19563212                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740180                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11048047                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10780082                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552484                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54076                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117714951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124065214                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22321497                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12332566                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25244053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5701665                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2167541                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13415403                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149077848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123833795     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271023      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328406      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945066      1.30%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569938      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3866149      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844475      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662838      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756158      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149077848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147187                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.818083                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116728646                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3346735                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25030997                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25339                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946123                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399399                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140034036                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946123                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117202677                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1665032                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       797403                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24570510                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       896096                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139044244                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89874                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184656227                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630879426                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630879426                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35760016                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19865                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9944                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2763238                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23153792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82030                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999329                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137436086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129105164                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103827                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22885789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49020748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149077848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477661                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95322198     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21920509     14.70%     78.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10991740      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7189438      4.82%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506519      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879930      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1747901      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       437175      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82438      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149077848                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324548     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139786     25.65%     85.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80619     14.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101921425     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082066      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21632999     16.76%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458753      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129105164                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.851316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             544953                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004221                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407936952                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160342044                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126183715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129650117                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241442                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4223721                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139157                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946123                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1104635                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53348                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137455952                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23153792                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492512                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9944                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038101                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875743                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127721294                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21299247                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1383866                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25757797                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19673819                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458550                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.842191                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126296274                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126183715                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72872240                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173017612                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.832053                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421184                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23845414                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744949                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145131725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782817                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102931905     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16384585     11.29%     82.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11830174      8.15%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648159      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014243      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070624      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4451422      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901349      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1899264      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145131725                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1899264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280689464                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278860234                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2575699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.516535                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.516535                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659398                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659398                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590836201                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165776915                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146854895                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151653547                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24916766                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20191093                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2157999                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10132198                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9579103                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2664405                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96149                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108679982                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137151746                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24916766                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12243508                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29965274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7000982                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3414830                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12682326                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1741543                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146855060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116889786     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2806843      1.91%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2155256      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5283311      3.60%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1195814      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1703768      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1293702      0.88%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          810048      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14716532     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146855060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164301                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904375                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107393192                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5089064                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29502876                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119460                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4750463                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4300976                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44522                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165424965                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84084                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4750463                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108304399                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1422182                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2108593                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28699924                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1569494                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163719163                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27377                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        284885                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       642478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       181739                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230030631                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    762555304                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    762555304                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181719027                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48311594                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39707                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22106                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5329214                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15782540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7709574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130142                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1715054                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160860229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149488154                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197005                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29253143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63247877                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146855060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017930                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84245092     57.37%     57.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26305414     17.91%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12303733      8.38%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9007920      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8012374      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3185843      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3147794      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       489081      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157809      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146855060                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         598505     68.80%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120213     13.82%     82.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151243     17.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125472468     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2248723      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17599      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14111755      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7637609      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149488154                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985721                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             869961                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446898333                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190153513                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145740263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150358115                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       370507                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3824549                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1085                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          458                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       231398                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4750463                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         822510                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        95948                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160899913                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15782540                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7709574                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22084                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          458                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1227747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2402542                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146804577                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13563751                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2683576                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21199641                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20855755                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7635890                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.968026                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145929901                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145740263                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87425204                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242122853                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.961008                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361078                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106454304                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130734102                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30167033                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2161210                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142104597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88490299     62.27%     62.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25081951     17.65%     79.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11051578      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5796884      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4614456      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1663232      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1405887      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1053443      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2946867      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142104597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106454304                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130734102                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19436164                       # Number of memory references committed
system.switch_cpus1.commit.loads             11957988                       # Number of loads committed
system.switch_cpus1.commit.membars              17600                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18783540                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117796166                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2661260                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2946867                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300058865                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326553017                       # The number of ROB writes
system.switch_cpus1.timesIdled                  78612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4798487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106454304                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130734102                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106454304                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.424588                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.424588                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.701957                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.701957                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661988202                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203013397                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154788531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151653547                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25363030                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20781083                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2151615                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10316742                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10018060                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2596680                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98707                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112527869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             136180679                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25363030                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12614740                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29498115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6447323                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4626521                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13165873                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1683560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150929634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121431519     80.46%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2378337      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4041557      2.68%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2345501      1.55%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1840828      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1623786      1.08%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          993404      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2491285      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13783417      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150929634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167243                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.897972                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111815650                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5885580                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28873975                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77711                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4276706                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4153183                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     164144591                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2379                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4276706                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       112382533                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         647374                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4268317                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28366286                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       988407                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     163025967                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        100647                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       571812                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    230117383                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    758429699                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    758429699                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184194220                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45923163                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36602                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18325                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2879792                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15172666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7744735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81182                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1812521                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157681748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147990503                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        95902                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23514534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     52239790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150929634                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.980526                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544377                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90544776     59.99%     59.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23142201     15.33%     75.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12534534      8.30%     83.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9266923      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9023005      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3348500      2.22%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2535615      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       342385      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       191695      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150929634                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         132585     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176944     37.49%     65.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162504     34.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124887096     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2009041      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18277      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13359735      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7716354      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147990503                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.975846                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             472038                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003190                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447478580                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181233251                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144839783                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148462541                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       306092                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3188164                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129516                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4276706                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         433215                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        57943                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157718349                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       818740                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15172666                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7744735                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18325                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1237135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2382356                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145692385                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13023611                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2298118                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20739648                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20611224                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7716037                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.960692                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144839910                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144839783                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85647801                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        237191444                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.955070                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107122218                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132039991                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25678699                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2169517                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146652928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711108                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93268659     63.60%     63.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25723785     17.54%     81.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10060464      6.86%     88.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5296300      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4500265      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2166753      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1021721      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1578621      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3036360      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146652928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107122218                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132039991                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19599721                       # Number of memory references committed
system.switch_cpus2.commit.loads             11984502                       # Number of loads committed
system.switch_cpus2.commit.membars              18276                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19151469                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118870573                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2728573                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3036360                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301335258                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          319715925                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 723913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107122218                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132039991                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107122218                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.415706                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.415706                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.706361                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.706361                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655203529                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      202181517                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153266318                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36552                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151653482                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23281105                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19192054                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2075819                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9501271                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8926632                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2442745                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91561                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113419007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             127874545                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23281105                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11369377                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26723657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6146774                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4054276                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13156920                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1717494                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148233216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.059261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.479696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121509559     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1385999      0.94%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1969801      1.33%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2580105      1.74%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2894036      1.95%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2155104      1.45%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1242709      0.84%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1823392      1.23%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12672511      8.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148233216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153515                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.843202                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112166884                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5724363                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26244296                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61627                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4036045                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3718468                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154301612                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4036045                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112941899                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1130255                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3196155                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25534042                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1394819                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153278716                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1491                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        283246                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       575310                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1193                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    213750229                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    716087170                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    716087170                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174661857                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39088291                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40536                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23486                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4208424                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14566463                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7566968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125213                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1646218                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148990683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139428455                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27363                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21443855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50606106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148233216                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.940602                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503318                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89235960     60.20%     60.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23763308     16.03%     76.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13162504      8.88%     85.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8484617      5.72%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7794459      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3105650      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1887189      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       539164      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       260365      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148233216                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67042     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98392     33.38%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129366     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117059097     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2128377      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17050      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12714697      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7509234      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139428455                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.919388                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             294800                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    427412289                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    170475398                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136772689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139723255                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       340758                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3040509                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       179815                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4036045                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         855661                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113731                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149031191                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1381425                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14566463                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7566968                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23458                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         85853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1219498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1172358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2391856                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137549988                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12541949                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1878467                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20049608                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19275088                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7507659                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.907002                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136772922                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136772689                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80117662                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        217643569                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.901876                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368114                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102293149                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125722095                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23316852                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34100                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2109880                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144197171                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.871876                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.680297                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93234502     64.66%     64.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24505460     16.99%     81.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9621884      6.67%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4951173      3.43%     91.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4321778      3.00%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2075894      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1796191      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       846692      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2843597      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144197171                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102293149                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125722095                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18913094                       # Number of memory references committed
system.switch_cpus3.commit.loads             11525949                       # Number of loads committed
system.switch_cpus3.commit.membars              17050                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18032241                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113320649                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2565304                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2843597                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290392521                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          302114074                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3420266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102293149                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125722095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102293149                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.482538                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.482538                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.674519                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.674519                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       619806237                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      189758998                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144542999                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34100                       # number of misc regfile writes
system.l2.replacements                          80948                       # number of replacements
system.l2.tagsinuse                       8191.911715                       # Cycle average of tags in use
system.l2.total_refs                           490625                       # Total number of references to valid blocks.
system.l2.sampled_refs                          89140                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.503982                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            47.685818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.046388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1750.961239                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.891697                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2224.139996                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.178017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    993.221726                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.938398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1687.638433                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            312.916441                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            436.638168                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            308.538237                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            426.117158                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005821                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.213740                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.271501                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000144                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.121243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.206011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.038198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.053301                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.037663                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.052016                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999989                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        29187                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46227                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        24840                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35204                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  135458                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43194                       # number of Writeback hits
system.l2.Writeback_hits::total                 43194                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        29187                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        24840                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35204                       # number of demand (read+write) hits
system.l2.demand_hits::total                   135458                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        29187                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46227                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        24840                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35204                       # number of overall hits
system.l2.overall_hits::total                  135458                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        31610                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10642                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        18249                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 80905                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  22                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        31610                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10662                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        18251                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80927                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20346                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        31610                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10662                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        18251                       # number of overall misses
system.l2.overall_misses::total                 80927                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3058039                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4213960116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2729347                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6554170295                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3413662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2323984686                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2008229                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3854217685                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     16957542059                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      3812339                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       470730                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4283069                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3058039                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4213960116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2729347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6554170295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3413662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2327797025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2008229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3854688415                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16961825128                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3058039                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4213960116                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2729347                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6554170295                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3413662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2327797025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2008229                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3854688415                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16961825128                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        77837                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              216363                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43194                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43194                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49533                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        77837                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35502                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               216385                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49533                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        77837                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35502                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              216385                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.410756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.406105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.299927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.341403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.373932                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.410756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.406105                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.300321                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.341427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373995                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.410756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.406105                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.300321                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.341427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373995                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 218431.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207114.917723                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 209949.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 207344.836919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 179666.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 218378.564743                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 167352.416667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 211201.582826                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 209598.196144                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 190616.950000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       235365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 194684.954545                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 218431.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207114.917723                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 209949.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 207344.836919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 179666.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 218326.488933                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 167352.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 211204.230727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 209594.141980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 218431.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207114.917723                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 209949.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 207344.836919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 179666.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 218326.488933                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 167352.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 211204.230727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 209594.141980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                23850                       # number of writebacks
system.l2.writebacks::total                     23850                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        31610                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10642                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        18249                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            80905                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             22                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        31610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        18251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        31610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        18251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80927                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2242486                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3028525873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1973083                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4712521616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2306859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1704054447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1308096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2790673160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12243605620                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      2645832                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       354920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3000752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2242486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3028525873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1973083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4712521616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2306859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1706700279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1308096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2791028080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12246606372                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2242486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3028525873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1973083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4712521616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2306859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1706700279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1308096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2791028080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12246606372                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.410756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.406105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.299927                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.341403                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.373932                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.410756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.406105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.300321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.341427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.373995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.410756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.406105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.300321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.341427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.373995                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160177.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148851.168436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151775.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149083.252642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 121413.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 160125.394381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       109008                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152921.977095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 151333.114393                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 132291.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       177460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136397.818182                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 160177.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148851.168436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 151775.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 149083.252642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 121413.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 160073.183174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       109008                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 152924.666046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151329.054234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 160177.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148851.168436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 151775.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 149083.252642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 121413.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 160073.183174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       109008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 152924.666046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151329.054234                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.968456                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013447500                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873285.582255                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.968456                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866937                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13415386                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13415386                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13415386                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13415386                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13415386                       # number of overall hits
system.cpu0.icache.overall_hits::total       13415386                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3940606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3940606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3940606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3940606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3940606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3940606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13415403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13415403                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13415403                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13415403                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13415403                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13415403                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 231800.352941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 231800.352941                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 231800.352941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 231800.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 231800.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 231800.352941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3175429                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3175429                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3175429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3175429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3175429                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3175429                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226816.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 226816.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 226816.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 226816.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 226816.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 226816.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49533                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245044806                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49789                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4921.665549                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.320264                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.679736                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825470                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174530                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19262030                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19262030                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23595522                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23595522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23595522                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23595522                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       193152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       193152                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       193152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        193152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       193152                       # number of overall misses
system.cpu0.dcache.overall_misses::total       193152                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27102275785                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27102275785                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27102275785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27102275785                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27102275785                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27102275785                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19455182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19455182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23788674                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23788674                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23788674                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23788674                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009928                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009928                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008119                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008119                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008119                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008119                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 140315.791630                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 140315.791630                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 140315.791630                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 140315.791630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 140315.791630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 140315.791630                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6868                       # number of writebacks
system.cpu0.dcache.writebacks::total             6868                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       143619                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       143619                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       143619                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       143619                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       143619                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       143619                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49533                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49533                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6299587492                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6299587492                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6299587492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6299587492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6299587492                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6299587492                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 127179.607373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127179.607373                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 127179.607373                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 127179.607373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 127179.607373                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 127179.607373                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997003                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099655723                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217047.828629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997003                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12682309                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12682309                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12682309                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12682309                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12682309                       # number of overall hits
system.cpu1.icache.overall_hits::total       12682309                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3560782                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3560782                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3560782                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3560782                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3560782                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3560782                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12682326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12682326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12682326                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12682326                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12682326                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12682326                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 209457.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 209457.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 209457.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 209457.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 209457.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 209457.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2837247                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2837247                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2837247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2837247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2837247                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2837247                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 218249.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 218249.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 218249.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 218249.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 218249.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 218249.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77837                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193891499                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78093                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2482.828154                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.245358                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.754642                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899396                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100604                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10208405                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10208405                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7442977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7442977                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21833                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17600                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17600                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17651382                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17651382                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17651382                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17651382                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       187392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       187392                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       187392                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187392                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       187392                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187392                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24564198174                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24564198174                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24564198174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24564198174                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24564198174                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24564198174                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10395797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10395797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7442977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7442977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17838774                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17838774                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17838774                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17838774                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018026                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018026                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010505                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 131084.561636                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 131084.561636                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 131084.561636                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131084.561636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 131084.561636                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131084.561636                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9099                       # number of writebacks
system.cpu1.dcache.writebacks::total             9099                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109555                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109555                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109555                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109555                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77837                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77837                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77837                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77837                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77837                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9848793007                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9848793007                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9848793007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9848793007                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9848793007                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9848793007                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126530.994347                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126530.994347                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 126530.994347                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 126530.994347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 126530.994347                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 126530.994347                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.054492                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101107140                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367972.344086                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.054492                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027331                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742075                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13165853                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13165853                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13165853                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13165853                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13165853                       # number of overall hits
system.cpu2.icache.overall_hits::total       13165853                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3882578                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3882578                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3882578                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3882578                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3882578                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3882578                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13165873                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13165873                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13165873                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13165873                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13165873                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13165873                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 194128.900000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 194128.900000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 194128.900000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 194128.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 194128.900000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 194128.900000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3571562                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3571562                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3571562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3571562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3571562                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3571562                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187976.947368                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 187976.947368                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 187976.947368                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 187976.947368                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 187976.947368                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 187976.947368                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35502                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176916130                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35758                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4947.595783                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.164911                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.835089                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902988                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097012                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9715649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9715649                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7578233                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7578233                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18303                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17293882                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17293882                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17293882                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17293882                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90631                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90631                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          163                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        90794                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         90794                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        90794                       # number of overall misses
system.cpu2.dcache.overall_misses::total        90794                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10490935853                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10490935853                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     32126779                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     32126779                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10523062632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10523062632                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10523062632                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10523062632                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9806280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9806280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7578396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7578396                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17384676                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17384676                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17384676                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17384676                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009242                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009242                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005223                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005223                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005223                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005223                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 115754.387053                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 115754.387053                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 197096.803681                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 197096.803681                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 115900.418882                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 115900.418882                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 115900.418882                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 115900.418882                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       200458                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       200458                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7805                       # number of writebacks
system.cpu2.dcache.writebacks::total             7805                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55149                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55149                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          143                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55292                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55292                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35482                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35482                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35502                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35502                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35502                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35502                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4039747221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4039747221                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3982673                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3982673                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4043729894                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4043729894                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4043729894                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4043729894                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002042                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002042                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 113853.424863                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113853.424863                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 199133.650000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 199133.650000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 113901.467354                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 113901.467354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 113901.467354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 113901.467354                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997196                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098210100                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218606.262626                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997196                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13156905                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13156905                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13156905                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13156905                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13156905                       # number of overall hits
system.cpu3.icache.overall_hits::total       13156905                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2529404                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2529404                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2529404                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2529404                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2529404                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2529404                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13156920                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13156920                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13156920                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13156920                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13156920                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13156920                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 168626.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 168626.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 168626.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 168626.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 168626.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 168626.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2118669                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2118669                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2118669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2118669                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2118669                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2118669                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 176555.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 176555.750000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 176555.750000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 176555.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 176555.750000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 176555.750000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53454                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185804449                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53710                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3459.401396                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.714434                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.285566                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912947                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087053                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9338953                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9338953                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7349210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7349210                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18057                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18057                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17050                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17050                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16688163                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16688163                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16688163                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16688163                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155271                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155271                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2857                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2857                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158128                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158128                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158128                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158128                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  21408687538                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  21408687538                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    474769406                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    474769406                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21883456944                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21883456944                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21883456944                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21883456944                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9494224                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9494224                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7352067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7352067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17050                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17050                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16846291                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16846291                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16846291                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16846291                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016354                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016354                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000389                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000389                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009387                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009387                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009387                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009387                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137879.498026                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137879.498026                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 166177.600980                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166177.600980                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 138390.778003                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138390.778003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 138390.778003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138390.778003                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1576156                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 112582.571429                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19422                       # number of writebacks
system.cpu3.dcache.writebacks::total            19422                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101818                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101818                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2855                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2855                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104673                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104673                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104673                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104673                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53453                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53453                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53455                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53455                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53455                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53455                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6325916344                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6325916344                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       487330                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       487330                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6326403674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6326403674                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6326403674                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6326403674                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 118345.393972                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118345.393972                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       243665                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       243665                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 118350.082761                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118350.082761                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 118350.082761                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118350.082761                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
