Analysis & Synthesis report for DE2_TV
Wed Jun 20 13:23:18 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE2_TV|I2C_AV_Config:u1|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider
 17. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp
 71. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 72. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9
 73. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 74. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 75. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 76. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 77. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 78. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 79. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 80. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 81. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
 82. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
 83. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
 84. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
 85. Source assignments for Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2
 86. Source assignments for Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2
 87. Source assignments for I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated
 88. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
 89. Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:lpm_divide_component
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 94. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 95. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 97. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
100. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
101. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
102. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
103. Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:altshift_taps_component
104. Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:altshift_taps_component
105. Parameter Settings for User Entity Instance: AUDIO_DAC:u12
106. Parameter Settings for Inferred Entity Instance: I2C_AV_Config:u1|altsyncram:Ram0_rtl_0
107. dcfifo Parameter Settings by Entity Instance
108. altmult_add Parameter Settings by Entity Instance
109. altshift_taps Parameter Settings by Entity Instance
110. Analysis & Synthesis Messages
111. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 20 13:23:17 2007    ;
; Quartus II Version                 ; 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name                      ; DE2_TV                                   ;
; Top-level Entity Name              ; DE2_TV                                   ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,233                                    ;
;     Total combinational functions  ; 1,233                                    ;
;     Dedicated logic registers      ; 1,058                                    ;
; Total registers                    ; 1058                                     ;
; Total pins                         ; 426                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 54,208                                   ;
; Embedded Multiplier 9-bit elements ; 18                                       ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; DE2_TV             ; DE2_TV             ;
; Family name                                                                    ; Cyclone II         ; Stratix            ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Use smart compilation                                                          ; Off                ; Off                ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "RESTRUCTURE"            ;
+----------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DAC.v                               ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/AUDIO_DAC.v                               ;
; Line_Buffer.v                             ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Line_Buffer.v                             ;
; DIV.v                                     ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/DIV.v                                     ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/Sdram_Params.h        ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/command.v             ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/control_interface.v   ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/sdr_data_path.v       ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/Sdram_Control_4Port.v ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Sdram_Control_4Port/Sdram_PLL.v           ;
; MAC_3.v                                   ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/MAC_3.v                                   ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/Reset_Delay.v                             ;
; YCbCr2RGB.v                               ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/YCbCr2RGB.v                               ;
; DE2_TV.v                                  ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/DE2_TV.v                                  ;
; I2C_AV_Config.v                           ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/I2C_AV_Config.v                           ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/I2C_Controller.v                          ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/SEG7_LUT.v                                ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/SEG7_LUT_8.v                              ;
; YUV422_to_444.v                           ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/YUV422_to_444.v                           ;
; TD_Detect.v                               ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/TD_Detect.v                               ;
; ITU_656_Decoder.v                         ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/ITU_656_Decoder.v                         ;
; VGA_Ctrl.v                                ; yes             ; User Verilog HDL File        ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/VGA_Ctrl.v                                ;
; lpm_divide.tdf                            ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf                                                                 ;
; abs_divider.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/abs_divider.inc                                                                ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/sign_div_unsign.inc                                                            ;
; aglobal71.inc                             ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/aglobal71.inc                                                                  ;
; db/lpm_divide_d6t.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/lpm_divide_d6t.tdf                     ;
; db/sign_div_unsign_3li.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/sign_div_unsign_3li.tdf                ;
; db/alt_u_div_7qg.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/alt_u_div_7qg.tdf                      ;
; db/add_sub_lkc.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/add_sub_lkc.tdf                        ;
; db/add_sub_mkc.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/add_sub_mkc.tdf                        ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altpll.tdf                                                                     ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratix_pll.inc                                                                ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratixii_pll.inc                                                              ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/cycloneii_pll.inc                                                              ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/dcfifo.tdf                                                                     ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_counter.inc                                                                ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altdpram.inc                                                                   ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_graycounter.inc                                                              ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_fefifo.inc                                                                   ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_gray2bin.inc                                                                 ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/dffpipe.inc                                                                    ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                              ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_compare.inc                                                                ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                            ;
; db/dcfifo_a3o1.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/dcfifo_a3o1.tdf                        ;
; db/a_gray2bin_kdb.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/a_gray2bin_kdb.tdf                     ;
; db/a_graycounter_o96.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/a_graycounter_o96.tdf                  ;
; db/a_graycounter_fgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/a_graycounter_fgc.tdf                  ;
; db/a_graycounter_egc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/a_graycounter_egc.tdf                  ;
; db/altsyncram_jk61.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/altsyncram_jk61.tdf                    ;
; db/altsyncram_drg1.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/altsyncram_drg1.tdf                    ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/dffpipe_oe9.tdf                        ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/alt_synch_pipe_vd8.tdf                 ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/dffpipe_pe9.tdf                        ;
; db/alt_synch_pipe_0e8.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/alt_synch_pipe_0e8.tdf                 ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/dffpipe_qe9.tdf                        ;
; altmult_add.tdf                           ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altmult_add.tdf                                                                ;
; stratix_mac_mult.inc                      ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                           ;
; stratix_mac_out.inc                       ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratix_mac_out.inc                                                            ;
; db/mult_add_4f74.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/mult_add_4f74.tdf                      ;
; db/ded_mult_ob91.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/ded_mult_ob91.tdf                      ;
; db/dffpipe_b3c.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/dffpipe_b3c.tdf                        ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altshift_taps.tdf                                                              ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_constant.inc                                                               ;
; db/shift_taps_k0r.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/shift_taps_k0r.tdf                     ;
; db/altsyncram_q0c1.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/altsyncram_q0c1.tdf                    ;
; db/cntr_hpf.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/cntr_hpf.tdf                           ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altrom.inc                                                                     ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altram.inc                                                                     ;
; altqpram.inc                              ; yes             ; Megafunction                 ; c:/altera/71/quartus/libraries/megafunctions/altqpram.inc                                                                   ;
; db/altsyncram_kn21.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/db/altsyncram_kn21.tdf                    ;
+-------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,233                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 1233                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 359                                                                       ;
;     -- 3 input functions                    ; 435                                                                       ;
;     -- <=2 input functions                  ; 439                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 642                                                                       ;
;     -- arithmetic mode                      ; 591                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 1058                                                                      ;
;     -- Dedicated logic registers            ; 1058                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 426                                                                       ;
; Total memory bits                           ; 54208                                                                     ;
; Embedded Multiplier 9-bit elements          ; 18                                                                        ;
; Total PLLs                                  ; 1                                                                         ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 500                                                                       ;
; Total fan-out                               ; 9125                                                                      ;
; Average fan-out                             ; 3.20                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_TV                                          ; 1233 (46)         ; 1058 (0)     ; 54208       ; 18           ; 0       ; 9         ; 426  ; 0            ; |DE2_TV                                                                                                                                                          ; work         ;
;    |AUDIO_DAC:u12|                               ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|AUDIO_DAC:u12                                                                                                                                            ; work         ;
;    |DIV:u5|                                      ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5                                                                                                                                                   ; work         ;
;       |lpm_divide:lpm_divide_component|          ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component                                                                                                                   ; work         ;
;          |lpm_divide_d6t:auto_generated|         ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated                                                                                     ; work         ;
;             |sign_div_unsign_3li:divider|        ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider                                                         ; work         ;
;                |alt_u_div_7qg:divider|           ; 60 (60)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider                                   ; work         ;
;    |I2C_AV_Config:u1|                            ; 87 (39)           ; 57 (28)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|I2C_AV_Config:u1                                                                                                                                         ; work         ;
;       |I2C_Controller:u0|                        ; 48 (48)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                       ; work         ;
;       |altsyncram:Ram0_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0                                                                                                                   ; work         ;
;          |altsyncram_kn21:auto_generated|        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated                                                                                    ; work         ;
;    |ITU_656_Decoder:u4|                          ; 49 (49)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|ITU_656_Decoder:u4                                                                                                                                       ; work         ;
;    |Line_Buffer:u10|                             ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10                                                                                                                                          ; work         ;
;       |altshift_taps:altshift_taps_component|    ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component                                                                                                    ; work         ;
;          |shift_taps_k0r:auto_generated|         ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated                                                                      ; work         ;
;             |altsyncram_q0c1:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2                                          ; work         ;
;             |cntr_hpf:cntr1|                     ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1                                                       ; work         ;
;    |Line_Buffer:u11|                             ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11                                                                                                                                          ; work         ;
;       |altshift_taps:altshift_taps_component|    ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component                                                                                                    ; work         ;
;          |shift_taps_k0r:auto_generated|         ; 15 (0)            ; 10 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated                                                                      ; work         ;
;             |altsyncram_q0c1:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2                                          ; work         ;
;             |cntr_hpf:cntr1|                     ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1                                                       ; work         ;
;    |Reset_Delay:u3|                              ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Reset_Delay:u3                                                                                                                                           ; work         ;
;    |SEG7_LUT_8:u0|                               ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0                                                                                                                                            ; work         ;
;       |SEG7_LUT:u0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u0                                                                                                                                ; work         ;
;       |SEG7_LUT:u1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u1                                                                                                                                ; work         ;
;       |SEG7_LUT:u2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u2                                                                                                                                ; work         ;
;       |SEG7_LUT:u3|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u3                                                                                                                                ; work         ;
;       |SEG7_LUT:u4|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|SEG7_LUT_8:u0|SEG7_LUT:u4                                                                                                                                ; work         ;
;    |Sdram_Control_4Port:u6|                      ; 507 (173)         ; 547 (124)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6                                                                                                                                   ; work         ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                              ; work         ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                      ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 65 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 65 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_a3o1:auto_generated|         ; 65 (25)           ; 102 (22)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated                                                       ; work         ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                   |dffpipe_qe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9       ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                            ; work         ;
;                   |dffpipe_pe9:dffpipe6|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6       ; work         ;
;                |altsyncram_jk61:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram                              ; work         ;
;                   |altsyncram_drg1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3  ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                 ; 65 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 65 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_a3o1:auto_generated|         ; 65 (25)           ; 102 (22)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated                                                       ; work         ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                       ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                   |dffpipe_qe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9       ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                            ; work         ;
;                   |dffpipe_pe9:dffpipe6|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6       ; work         ;
;                |altsyncram_jk61:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram                              ; work         ;
;                   |altsyncram_drg1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3  ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp                                    ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp                                    ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 67 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|               ; 67 (0)            ; 102 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                 ; work         ;
;             |dcfifo_a3o1:auto_generated|         ; 67 (27)           ; 102 (22)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated                                                      ; work         ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                      ; work         ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                      ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp                           ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                           ; work         ;
;                   |dffpipe_qe9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9      ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                           ; work         ;
;                   |dffpipe_pe9:dffpipe6|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6      ; work         ;
;                |altsyncram_jk61:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram                             ; work         ;
;                   |altsyncram_drg1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3 ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp                                   ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp                                   ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 13 (0)            ; 13 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                         ; work         ;
;          |dcfifo:dcfifo_component|               ; 13 (0)            ; 13 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                 ; work         ;
;             |dcfifo_a3o1:auto_generated|         ; 13 (2)            ; 13 (2)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated                                                      ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;                |altsyncram_jk61:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram                             ; work         ;
;                   |altsyncram_drg1:altsyncram3|  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3 ; work         ;
;       |command:command1|                         ; 61 (61)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|command:command1                                                                                                                  ; work         ;
;       |control_interface:control1|               ; 63 (63)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|Sdram_Control_4Port:u6|control_interface:control1                                                                                                        ; work         ;
;    |TD_Detect:u2|                                ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|TD_Detect:u2                                                                                                                                             ; work         ;
;    |VGA_Ctrl:u9|                                 ; 72 (72)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|VGA_Ctrl:u9                                                                                                                                              ; work         ;
;    |YCbCr2RGB:u8|                                ; 281 (119)         ; 247 (90)     ; 0           ; 18           ; 0       ; 9         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8                                                                                                                                             ; work         ;
;       |MAC_3:u0|                                 ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                    ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component                                                                                                  ; work         ;
;             |mult_add_4f74:auto_generated|       ; 54 (54)           ; 52 (52)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                     ; work         ;
;                |ded_mult_ob91:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                             ; work         ;
;                |ded_mult_ob91:ded_mult2|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                             ; work         ;
;                |ded_mult_ob91:ded_mult3|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                             ; work         ;
;       |MAC_3:u1|                                 ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                    ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 54 (0)            ; 52 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component                                                                                                  ; work         ;
;             |mult_add_4f74:auto_generated|       ; 54 (54)           ; 52 (52)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                     ; work         ;
;                |ded_mult_ob91:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                             ; work         ;
;                |ded_mult_ob91:ded_mult2|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                             ; work         ;
;                |ded_mult_ob91:ded_mult3|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                             ; work         ;
;       |MAC_3:u2|                                 ; 54 (0)            ; 53 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                    ; work         ;
;          |altmult_add:ALTMULT_ADD_component|     ; 54 (0)            ; 53 (0)       ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component                                                                                                  ; work         ;
;             |mult_add_4f74:auto_generated|       ; 54 (54)           ; 53 (53)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated                                                                     ; work         ;
;                |ded_mult_ob91:ded_mult1|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1                                             ; work         ;
;                |ded_mult_ob91:ded_mult2|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2                                             ; work         ;
;                |ded_mult_ob91:ded_mult3|         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3                                             ; work         ;
;    |YUV422_to_444:u7|                            ; 8 (8)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_TV|YUV422_to_444:u7                                                                                                                                         ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated|ALTSYNCRAM                                                                                    ; AUTO ; ROM              ; 64           ; 16           ; --           ; --           ; 1024  ; DE2_TV0.rtl.mif ;
; Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None            ;
; Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None            ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None            ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None            ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None            ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 9           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_TV|I2C_AV_Config:u1|mSetup_ST                ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal                                                                   ;
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; u12/FLASH_Out_Tmp[0..15]                                                     ; Stuck at GND due to stuck port data_in                                               ;
; u12/FLASH_Out[0..15]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; u12/SDRAM_Out_Tmp[0..15]                                                     ; Stuck at GND due to stuck port data_in                                               ;
; u12/SDRAM_Out[0..15]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; u12/SRAM_Out_Tmp[0..15]                                                      ; Stuck at GND due to stuck port data_in                                               ;
; u12/SRAM_Out[0..15]                                                          ; Stuck at GND due to stuck port data_in                                               ;
; u6/rWR1_LENGTH[8]                                                            ; Stuck at GND due to stuck port data_in                                               ;
; u6/rWR1_LENGTH[7]                                                            ; Stuck at VCC due to stuck port data_in                                               ;
; u6/rWR1_LENGTH[0..6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; u6/rRD1_LENGTH[8]                                                            ; Stuck at GND due to stuck port data_in                                               ;
; u6/rRD1_LENGTH[7]                                                            ; Stuck at VCC due to stuck port data_in                                               ;
; u6/rRD1_LENGTH[0..6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; u6/rWR2_LENGTH[0..8]                                                         ; Stuck at GND due to stuck port clock_enable                                          ;
; u6/rRD2_LENGTH[8]                                                            ; Stuck at GND due to stuck port data_in                                               ;
; u6/rRD2_LENGTH[7]                                                            ; Stuck at VCC due to stuck port data_in                                               ;
; u6/rRD2_LENGTH[0..6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[9]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[9]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[8]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[8]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[7]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[7]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[6]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[6]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[5]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[5]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[4]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[4]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[3]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[3]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[2]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[2]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[1]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[1]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[0]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[0]   ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[0..9]         ; Stuck at GND due to stuck port clock                                                 ;
; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[0..9] ; Stuck at GND due to stuck port data_in                                               ;
; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[0..9] ; Stuck at GND due to stuck port data_in                                               ;
; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[9]              ; Stuck at GND due to stuck port data_in                                               ;
; u6/write_fifo2/dcfifo_component/auto_generated/wrptr_gp/counter_ffa[0..9]    ; Stuck at GND due to stuck port clock                                                 ;
; u6/write_fifo2/dcfifo_component/auto_generated/wrptr_gp/parity_ff            ; Stuck at GND due to stuck port clock                                                 ;
; u6/write_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0..9]   ; Stuck at GND due to stuck port clock                                                 ;
; u6/write_fifo2/dcfifo_component/auto_generated/wrptr_g1p/parity_ff           ; Stuck at GND due to stuck port clock                                                 ;
; u6/command1/CKE                                                              ; Stuck at VCC due to stuck port data_in                                               ;
; u5/lpm_divide_component/auto_generated/divider/divider/DFFDenominator[0,3]   ; Stuck at VCC due to stuck port data_in                                               ;
; u6/CKE                                                                       ; Stuck at VCC due to stuck port data_in                                               ;
; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[0..8]           ; Stuck at GND due to stuck port data_in                                               ;
; u12/LRCK_2X_DIV[0..7]                                                        ; Lost fanout                                                                          ;
; u12/LRCK_4X_DIV[0..6]                                                        ; Lost fanout                                                                          ;
; u12/LRCK_2X                                                                  ; Lost fanout                                                                          ;
; u12/LRCK_4X                                                                  ; Lost fanout                                                                          ;
; u12/SIN_Cont[0..5]                                                           ; Lost fanout                                                                          ;
; u12/FLASH_Cont[0..19]                                                        ; Lost fanout                                                                          ;
; u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0..9]    ; Lost fanout                                                                          ;
; u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/parity_ff            ; Lost fanout                                                                          ;
; u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0..9]    ; Lost fanout                                                                          ;
; u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/parity_ff            ; Lost fanout                                                                          ;
; u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0..9]   ; Lost fanout                                                                          ;
; u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/parity_ff           ; Lost fanout                                                                          ;
; u1/mI2C_DATA[16..17,19,23]                                                   ; Stuck at GND due to stuck port data_in                                               ;
; u1/u0/SD[16..17,19,23]                                                       ; Stuck at GND due to stuck port data_in                                               ;
; u8/u2/ALTMULT_ADD_component/auto_generated/dffe57                            ; Lost fanout                                                                          ;
; u8/u1/ALTMULT_ADD_component/auto_generated/dffe57                            ; Lost fanout                                                                          ;
; u8/u0/ALTMULT_ADD_component/auto_generated/dffe57                            ; Lost fanout                                                                          ;
; u6/read_fifo2/dcfifo_component/auto_generated/ws_bwp/dffe5a[9]               ; Lost fanout                                                                          ;
; u6/read_fifo2/dcfifo_component/auto_generated/ws_brp/dffe5a[9]               ; Lost fanout                                                                          ;
; u6/read_fifo1/dcfifo_component/auto_generated/ws_bwp/dffe5a[9]               ; Lost fanout                                                                          ;
; u6/read_fifo1/dcfifo_component/auto_generated/ws_brp/dffe5a[9]               ; Lost fanout                                                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[9]              ; Lost fanout                                                                          ;
; u6/write_fifo1/dcfifo_component/auto_generated/rs_bwp/dffe5a[9]              ; Lost fanout                                                                          ;
; u6/write_fifo1/dcfifo_component/auto_generated/rs_brp/dffe5a[9]              ; Lost fanout                                                                          ;
; u5/lpm_divide_component/auto_generated/divider/divider/DFFDenominator[1]     ; Merged with u5/lpm_divide_component/auto_generated/divider/divider/DFFDenominator[2] ;
; u8/u0/ALTMULT_ADD_component/auto_generated/dffe56                            ; Merged with u8/u1/ALTMULT_ADD_component/auto_generated/dffe56                        ;
; u8/u1/ALTMULT_ADD_component/auto_generated/dffe56                            ; Merged with u8/u2/ALTMULT_ADD_component/auto_generated/dffe56                        ;
; u6/rWR1_ADDR[0..5]                                                           ; Merged with u6/rWR1_ADDR[6]                                                          ;
; u6/rWR2_ADDR[0..21]                                                          ; Merged with u6/rWR2_ADDR[22]                                                         ;
; u6/rRD1_ADDR[0..5]                                                           ; Merged with u6/rRD1_ADDR[6]                                                          ;
; u6/rRD2_ADDR[0..5]                                                           ; Merged with u6/rRD2_ADDR[6]                                                          ;
; u6/mLENGTH[0..6]                                                             ; Merged with u6/mLENGTH[8]                                                            ;
; u6/DQM[1]                                                                    ; Merged with u6/DQM[0]                                                                ;
; u6/mADDR[0..5]                                                               ; Merged with u6/mADDR[6]                                                              ;
; u6/control1/SADDR[0..5]                                                      ; Merged with u6/control1/SADDR[6]                                                     ;
; u6/rWR1_ADDR[6]                                                              ; Stuck at GND due to stuck port data_in                                               ;
; u6/rWR2_ADDR[22]                                                             ; Stuck at GND due to stuck port data_in                                               ;
; u6/rRD1_ADDR[6]                                                              ; Stuck at GND due to stuck port data_in                                               ;
; u6/rRD2_ADDR[6]                                                              ; Stuck at GND due to stuck port data_in                                               ;
; u6/mLENGTH[8]                                                                ; Stuck at GND due to stuck port data_in                                               ;
; u6/mADDR[6]                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; u6/control1/SADDR[6]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; u6/WR_MASK[1]                                                                ; Stuck at GND due to stuck port data_in                                               ;
; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[0..9]                 ; Stuck at GND due to stuck port clock_enable                                          ;
; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[0..8]           ; Stuck at GND due to stuck port data_in                                               ;
; u6/WR_MASK[0]                                                                ; Merged with u6/mWR                                                                   ;
; u1/mI2C_DATA[18,20..21]                                                      ; Merged with u1/mI2C_DATA[22]                                                         ;
; u1/u0/SD[18,20..21]                                                          ; Merged with u1/u0/SD[22]                                                             ;
; u12/SEL_Cont[0..3]                                                           ; Lost fanout                                                                          ;
; u6/mLENGTH[7]                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; u1/mI2C_DATA[0..15]                                                          ; Lost fanout                                                                          ;
; u1/mSetup_ST~93                                                              ; Lost fanout                                                                          ;
; Total Number of Removed Registers = 433                                      ;                                                                                      ;
+------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                    ;
+----------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal             ; Registers Removed due to This Register                                           ;
+----------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------+
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[9]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[9],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[9],       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[9],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[8],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[7],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[6],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[5],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[4],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[3],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[2],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[1],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[9], u6/mADDR[6],    ;
;                                                                            ;                                ; u6/control1/SADDR[6], u6/WR_MASK[1],                                             ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[9],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[8],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[7],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[6],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[5],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[4],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[3],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[2],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[1],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rdptr_g[0],                       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[8],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[7],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[6],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[5],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[4],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[3],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[2],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[1],                 ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_brp/dffe5a[0]                  ;
; u12/FLASH_Out_Tmp[15]                                                      ; Stuck at GND                   ; u12/FLASH_Out[15], u12/LRCK_2X, u12/LRCK_4X, u12/FLASH_Cont[0], u12/SEL_Cont[3], ;
;                                                                            ; due to stuck port data_in      ; u12/SEL_Cont[2], u12/SEL_Cont[1], u12/SEL_Cont[0]                                ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[7]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[7],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[7],       ;
;                                                                            ;                                ; u6/write_fifo2/dcfifo_component/auto_generated/rs_bwp/dffe5a[0]                  ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[4]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[4],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[4]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[8]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[8],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[8]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[6]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[6],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[6]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[5]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[5],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[5]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[3]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[3],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[3]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[2]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[2],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[2]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[1]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[1],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[1]        ;
; u6/write_fifo2/dcfifo_component/auto_generated/delayed_wrptr_g[0]          ; Stuck at GND                   ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe7a[0],       ;
;                                                                            ; due to stuck port clock        ; u6/write_fifo2/dcfifo_component/auto_generated/rs_dgwp/dffpipe6/dffe8a[0]        ;
; u12/FLASH_Out_Tmp[4]                                                       ; Stuck at GND                   ; u12/FLASH_Out[4]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[3]                                                       ; Stuck at GND                   ; u12/FLASH_Out[3]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[2]                                                       ; Stuck at GND                   ; u12/FLASH_Out[2]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[1]                                                       ; Stuck at GND                   ; u12/FLASH_Out[1]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[0]                                                       ; Stuck at GND                   ; u12/FLASH_Out[0]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[15]                                                      ; Stuck at GND                   ; u12/SDRAM_Out[15]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[14]                                                      ; Stuck at GND                   ; u12/SDRAM_Out[14]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[13]                                                      ; Stuck at GND                   ; u12/SDRAM_Out[13]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[12]                                                      ; Stuck at GND                   ; u12/SDRAM_Out[12]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[11]                                                      ; Stuck at GND                   ; u12/SDRAM_Out[11]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[10]                                                      ; Stuck at GND                   ; u12/SDRAM_Out[10]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[9]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[9]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[8]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[8]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[7]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[7]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[6]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[6]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[5]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[5]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[4]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[4]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[3]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[3]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[2]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[2]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[1]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[1]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SDRAM_Out_Tmp[0]                                                       ; Stuck at GND                   ; u12/SDRAM_Out[0]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[15]                                                       ; Stuck at GND                   ; u12/SRAM_Out[15]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[14]                                                       ; Stuck at GND                   ; u12/SRAM_Out[14]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[13]                                                       ; Stuck at GND                   ; u12/SRAM_Out[13]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[12]                                                       ; Stuck at GND                   ; u12/SRAM_Out[12]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[11]                                                       ; Stuck at GND                   ; u12/SRAM_Out[11]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[10]                                                       ; Stuck at GND                   ; u12/SRAM_Out[10]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[9]                                                        ; Stuck at GND                   ; u12/SRAM_Out[9]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[8]                                                        ; Stuck at GND                   ; u12/SRAM_Out[8]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[7]                                                        ; Stuck at GND                   ; u12/SRAM_Out[7]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[6]                                                        ; Stuck at GND                   ; u12/SRAM_Out[6]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[5]                                                        ; Stuck at GND                   ; u12/SRAM_Out[5]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[4]                                                        ; Stuck at GND                   ; u12/SRAM_Out[4]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[3]                                                        ; Stuck at GND                   ; u12/SRAM_Out[3]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[2]                                                        ; Stuck at GND                   ; u12/SRAM_Out[2]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[1]                                                        ; Stuck at GND                   ; u12/SRAM_Out[1]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/SRAM_Out_Tmp[0]                                                        ; Stuck at GND                   ; u12/SRAM_Out[0]                                                                  ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u6/rWR1_LENGTH[8]                                                          ; Stuck at GND                   ; u6/mLENGTH[8]                                                                    ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u6/rWR1_LENGTH[7]                                                          ; Stuck at VCC                   ; u6/mLENGTH[7]                                                                    ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u6/rWR2_LENGTH[8]                                                          ; Stuck at GND                   ; u6/rWR2_ADDR[22]                                                                 ;
;                                                                            ; due to stuck port clock_enable ;                                                                                  ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[9] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[9]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[8] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[8]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[7] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[7]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[6] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[6]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[5] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[5]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[4] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[4]       ;
; u12/FLASH_Out_Tmp[14]                                                      ; Stuck at GND                   ; u12/FLASH_Out[14]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[2] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[2]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[1] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[1]       ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[0] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[0]       ;
; u12/FLASH_Out_Tmp[13]                                                      ; Stuck at GND                   ; u12/FLASH_Out[13]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[12]                                                      ; Stuck at GND                   ; u12/FLASH_Out[12]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[11]                                                      ; Stuck at GND                   ; u12/FLASH_Out[11]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[10]                                                      ; Stuck at GND                   ; u12/FLASH_Out[10]                                                                ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[9]                                                       ; Stuck at GND                   ; u12/FLASH_Out[9]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[3] ; Lost Fanouts                   ; u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[3]       ;
; u12/FLASH_Out_Tmp[8]                                                       ; Stuck at GND                   ; u12/FLASH_Out[8]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[7]                                                       ; Stuck at GND                   ; u12/FLASH_Out[7]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[6]                                                       ; Stuck at GND                   ; u12/FLASH_Out[6]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u12/FLASH_Out_Tmp[5]                                                       ; Stuck at GND                   ; u12/FLASH_Out[5]                                                                 ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u6/command1/CKE                                                            ; Stuck at VCC                   ; u6/CKE                                                                           ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u1/mI2C_DATA[23]                                                           ; Stuck at GND                   ; u1/u0/SD[23]                                                                     ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u1/mI2C_DATA[19]                                                           ; Stuck at GND                   ; u1/u0/SD[19]                                                                     ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u1/mI2C_DATA[17]                                                           ; Stuck at GND                   ; u1/u0/SD[17]                                                                     ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
; u1/mI2C_DATA[16]                                                           ; Stuck at GND                   ; u1/u0/SD[16]                                                                     ;
;                                                                            ; due to stuck port data_in      ;                                                                                  ;
+----------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1058  ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 701   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 235   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                         ; 19      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                         ; 15      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                         ; 21      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                         ; 16      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                         ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                         ; 12      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                  ; 2       ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                      ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                      ; 2       ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                   ; 5       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                   ; 4       ;
; DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2] ; 10      ;
; Total number of inverted registers = 12                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|command:command1|SA[5]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|control_interface:control1|timer[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|command:command1|command_done       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|YCbCr2RGB:u8|oRed[2]                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|YCbCr2RGB:u8|oGreen[2]                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|YCbCr2RGB:u8|oBlue[3]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|mADDR[10]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|rWR1_ADDR[8]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|rRD2_ADDR[9]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|rRD1_ADDR[8]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|command:command1|rp_shift[1]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_TV|ITU_656_Decoder:u4|YCbCr[7]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|RD_MASK[1]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|CMD[0]                              ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_TV|Sdram_Control_4Port:u6|ST[0]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                             ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -               ; rdaclr                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                         ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                       ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                        ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                             ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                              ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                              ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -               ; rdaclr                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                         ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                       ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                        ;
+---------------------------------+-------+-----------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                          ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                           ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                            ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -               ; rdaclr                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                        ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                      ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                       ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------+
; Assignment                      ; Value ; From            ; To                                                            ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -               ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -               ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101  ; -               ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102  ; -               ; -                                                             ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102  ; -               ; -                                                             ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; p0addr                                                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -               ; rdaclr                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -               ; rdaclr                                                        ;
; CUT                             ; ON    ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a                                      ;
; CUT                             ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a                                       ;
+---------------------------------+-------+-----------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                         ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                          ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                        ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                         ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_kn21:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:lpm_divide_component ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                            ;
; LPM_WIDTHD             ; 4              ; Signed Integer                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 1              ; Signed Integer                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_d6t ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 931               ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1350              ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_a3o1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_a3o1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_a3o1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_a3o1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_4f74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 16             ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_k0r ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                             ;
+----------------+----------------+------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                          ;
; NUMBER_OF_TAPS ; 1              ; Signed Integer                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                   ;
; WIDTH          ; 16             ; Signed Integer                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                          ;
; CBXI_PARAMETER ; shift_taps_k0r ; Untyped                                                          ;
+----------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u12 ;
+------------------+----------+------------------------------+
; Parameter Name   ; Value    ; Type                         ;
+------------------+----------+------------------------------+
; REF_CLK          ; 18432000 ; Signed Integer               ;
; SAMPLE_RATE      ; 48000    ; Signed Integer               ;
; DATA_WIDTH       ; 16       ; Signed Integer               ;
; CHANNEL_NUM      ; 2        ; Signed Integer               ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer               ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer               ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer               ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer               ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer               ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer               ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer               ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer               ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer               ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer               ;
; SIN_SANPLE       ; 0        ; Signed Integer               ;
; FLASH_DATA       ; 1        ; Signed Integer               ;
; SDRAM_DATA       ; 2        ; Signed Integer               ;
; SRAM_DATA        ; 3        ; Signed Integer               ;
+------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: I2C_AV_Config:u1|altsyncram:Ram0_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Untyped                     ;
; WIDTHAD_A                          ; 6                    ; Untyped                     ;
; NUMWORDS_A                         ; 64                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; DE2_TV0.rtl.mif      ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_kn21      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                               ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 3                                                       ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
+---------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 2                                                     ;
; Entity Instance            ; Line_Buffer:u10|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; Line_Buffer:u11|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Wed Jun 20 13:22:51 2007
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_TV -c DE2_TV
Info: Found 1 design units, including 1 entities, in source file AUDIO_DAC.v
    Info: Found entity 1: AUDIO_DAC
Info: Found 1 design units, including 1 entities, in source file Line_Buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file TP_RAM.v
    Info: Found entity 1: TP_RAM
Info: Found 1 design units, including 1 entities, in source file DIV.v
    Info: Found entity 1: DIV
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_RD_FIFO.v
    Info: Found entity 1: Sdram_RD_FIFO
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_WR_FIFO.v
    Info: Found entity 1: Sdram_WR_FIFO
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/control_interface.v
    Info: Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_Control_4Port.v
    Info: Found entity 1: Sdram_Control_4Port
Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port/Sdram_PLL.v
    Info: Found entity 1: Sdram_PLL
Info: Found 1 design units, including 1 entities, in source file MAC_3.v
    Info: Found entity 1: MAC_3
Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(123): truncated literal to match 17 bits
Info: Found 1 design units, including 1 entities, in source file YCbCr2RGB.v
    Info: Found entity 1: YCbCr2RGB
Info: Found 1 design units, including 1 entities, in source file DE2_TV.v
    Info: Found entity 1: DE2_TV
Info: Found 1 design units, including 1 entities, in source file I2C_AV_Config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file PLL.v
    Info: Found entity 1: PLL
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file YUV422_to_444.v
    Info: Found entity 1: YUV422_to_444
Info: Found 1 design units, including 1 entities, in source file TD_Detect.v
    Info: Found entity 1: TD_Detect
Info: Found 1 design units, including 1 entities, in source file ITU_656_Decoder.v
    Info: Found entity 1: ITU_656_Decoder
Info: Found 1 design units, including 1 entities, in source file VGA_Ctrl.v
    Info: Found entity 1: VGA_Ctrl
Info: Elaborating entity "DE2_TV" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_TV.v(312): truncated value with size 11 to match size of target (9)
Warning (10034): Output port "UART_TXD" at DE2_TV.v(198) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_TV.v(201) has no driver
Warning (10034): Output port "FL_ADDR[21]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[20]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[19]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[18]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[17]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[16]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[15]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[14]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[13]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[12]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[11]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[10]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[9]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[8]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[7]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[6]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[5]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[4]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[3]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[2]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[1]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_ADDR[0]" at DE2_TV.v(218) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_TV.v(219) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_TV.v(220) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_TV.v(221) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_TV.v(222) has no driver
Warning (10034): Output port "SRAM_ADDR[17]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[16]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[15]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[14]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[13]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[12]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[11]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[10]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[9]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[8]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[7]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[6]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[5]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[4]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[3]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[2]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[1]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_ADDR[0]" at DE2_TV.v(225) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_TV.v(226) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_TV.v(227) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_TV.v(228) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_TV.v(229) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_TV.v(230) has no driver
Warning (10034): Output port "OTG_ADDR[1]" at DE2_TV.v(233) has no driver
Warning (10034): Output port "OTG_ADDR[0]" at DE2_TV.v(233) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_TV.v(234) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_TV.v(235) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_TV.v(236) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_TV.v(237) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_TV.v(238) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_TV.v(239) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_TV.v(244) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_TV.v(245) has no driver
Warning (10034): Output port "LCD_ON" at DE2_TV.v(248) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_TV.v(249) has no driver
Warning (10034): Output port "LCD_RW" at DE2_TV.v(250) has no driver
Warning (10034): Output port "LCD_EN" at DE2_TV.v(251) has no driver
Warning (10034): Output port "LCD_RS" at DE2_TV.v(252) has no driver
Warning (10034): Output port "SD_CLK" at DE2_TV.v(257) has no driver
Warning (10034): Output port "TDO" at DE2_TV.v(268) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_TV.v(280) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_TV.v(281) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_TV.v(282) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_TV.v(283) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_TV.v(284) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_TV.v(286) has no driver
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0"
Info: Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "TD_Detect" for hierarchy "TD_Detect:u2"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u3"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info: Elaborating entity "ITU_656_Decoder" for hierarchy "ITU_656_Decoder:u4"
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "DIV" for hierarchy "DIV:u5"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborating entity "lpm_divide" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component"
Info: Elaborated megafunction instantiation "DIV:u5|lpm_divide:lpm_divide_component"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_d6t.tdf
    Info: Found entity 1: lpm_divide_d6t
Info: Elaborating entity "lpm_divide_d6t" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info: Found entity 1: sign_div_unsign_3li
Info: Elaborating entity "sign_div_unsign_3li" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider"
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_7qg.tdf
    Info: Found entity 1: alt_u_div_7qg
Info: Elaborating entity "alt_u_div_7qg" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Elaborating entity "add_sub_lkc" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|add_sub_lkc:add_sub_0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborating entity "add_sub_mkc" for hierarchy "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|add_sub_mkc:add_sub_1"
Info: Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(372): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(419): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(420): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(421): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(410): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(410)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(410)
Info: Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info: Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/dcfifo.tdf
    Info: Found entity 1: dcfifo
Info: Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_a3o1.tdf
    Info: Found entity 1: dcfifo_a3o1
Info: Elaborating entity "dcfifo_a3o1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jk61.tdf
    Info: Found entity 1: altsyncram_jk61
Info: Elaborating entity "altsyncram_jk61" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info: Found entity 1: alt_synch_pipe_0e8
Info: Elaborating entity "alt_synch_pipe_0e8" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe9"
Info: Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
Info: Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:u7"
Info: Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:u8"
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(112): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "MAC_3" for hierarchy "YCbCr2RGB:u8|MAC_3:u0"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altmult_add.tdf
    Info: Found entity 1: altmult_add
Info: Elaborating entity "altmult_add" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info: Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4f74.tdf
    Info: Found entity 1: mult_add_4f74
Info: Elaborating entity "mult_add_4f74" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ob91.tdf
    Info: Found entity 1: ded_mult_ob91
Info: Elaborating entity "ded_mult_ob91" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info: Found entity 1: dffpipe_b3c
Info: Elaborating entity "dffpipe_b3c" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result"
Info: Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "Line_Buffer" for hierarchy "Line_Buffer:u10"
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altshift_taps.tdf
    Info: Found entity 1: altshift_taps
Info: Elaborating entity "altshift_taps" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "Line_Buffer:u10|altshift_taps:altshift_taps_component"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_k0r.tdf
    Info: Found entity 1: shift_taps_k0r
Info: Elaborating entity "shift_taps_k0r" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q0c1.tdf
    Info: Found entity 1: altsyncram_q0c1
Info: Elaborating entity "altsyncram_q0c1" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|altsyncram_q0c1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_hpf.tdf
    Info: Found entity 1: cntr_hpf
Info: Elaborating entity "cntr_hpf" for hierarchy "Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_k0r:auto_generated|cntr_hpf:cntr1"
Info: Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u12"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)
Warning: Port "iX" on the entity instantiation of "u7" is connected to a signal of width 11. The formal width of the signal in the module is 10.  Extra bits will be ignored.
Warning: Port "rdusedw" on the entity instantiation of "read_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "wrusedw" on the entity instantiation of "read_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "rdusedw" on the entity instantiation of "read_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "wrusedw" on the entity instantiation of "read_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "rdusedw" on the entity instantiation of "write_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "wrusedw" on the entity instantiation of "write_fifo2" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "rdusedw" on the entity instantiation of "write_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "wrusedw" on the entity instantiation of "write_fifo1" is connected to a signal of width 16. The formal width of the signal in the module is 9.  Extra bits will be left dangling without any fanout logic.
Warning: Port "CMD" on the entity instantiation of "control1" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND.
Warning: Port "CS_N" on the entity instantiation of "u6" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic.
Warning: Port "RD1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning: Port "RD1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning: Port "RD2_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning: Port "RD2_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning: Port "WR1_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning: Port "WR1_MAX_ADDR" on the entity instantiation of "u6" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored.
Warning: Port "iDIG" on the entity instantiation of "u0" is connected to a signal of width 18. The formal width of the signal in the module is 32.  Extra bits will be driven by GND.
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out_Tmp[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|FLASH_Out[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out_Tmp[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SDRAM_Out[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out_Tmp[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[12]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[11]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[10]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "AUDIO_DAC:u12|SRAM_Out[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[8]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Sdram_Control_4Port:u6|rWR1_LENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[7]" with stuck data_in port to stuck value VCC
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[8]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Sdram_Control_4Port:u6|rRD1_LENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[7]" with stuck data_in port to stuck value VCC
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[8]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[8]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[7]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[7]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[6]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[6]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[5]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[5]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[4]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[4]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[3]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[3]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[2]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[2]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[1]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[1]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|rWR2_LENGTH[0]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_LENGTH[0]" with stuck clock_enable port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[8]" with stuck data_in port to stuck value GND
Info: Power-up level of register "Sdram_Control_4Port:u6|rRD2_LENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[7]" with stuck data_in port to stuck value VCC
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_LENGTH[0]" with stuck data_in port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[9]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[9]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[8]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[8]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[7]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[7]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[6]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[6]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[5]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[5]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[4]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[4]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[3]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[3]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[2]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[2]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[1]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[1]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[0]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|delayed_wrptr_g[0]" with stuck clock port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe7a[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[9]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe6|dffe8a[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[9]" with stuck data_in port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[9]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[9]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[8]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[8]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[7]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[7]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[6]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[6]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[5]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[5]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[4]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[4]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[3]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[3]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[2]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[2]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[1]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[1]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[0]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|counter_ffa[0]" with stuck clock port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|a_graycounter_fgc:wrptr_g1p|parity_ff" with stuck clock port to stuck value GND
Info: Power-up level of register "Sdram_Control_4Port:u6|command:command1|CKE" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|command:command1|CKE" with stuck data_in port to stuck value VCC
Warning: Reduced register "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[3]" with stuck data_in port to stuck value VCC
Warning: Reduced register "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[0]" with stuck data_in port to stuck value VCC
Info: Power-up level of register "Sdram_Control_4Port:u6|CKE" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|CKE" with stuck data_in port to stuck value VCC
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_bwp|dffe5a[0]" with stuck data_in port to stuck value GND
Info: Ignored 479 buffer(s)
    Info: Ignored 479 SOFT buffer(s)
Warning: Reduced register "I2C_AV_Config:u1|mI2C_DATA[23]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|mI2C_DATA[19]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|mI2C_DATA[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|mI2C_DATA[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|I2C_Controller:u0|SD[23]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|I2C_Controller:u0|SD[19]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|I2C_Controller:u0|SD[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "I2C_AV_Config:u1|I2C_Controller:u0|SD[16]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[1]" merged to single register "DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_d6t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_7qg:divider|DFFDenominator[2]"
    Info: Duplicate register "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56" merged to single register "YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56"
    Info: Duplicate register "YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56" merged to single register "YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|dffe56"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR1_ADDR[5]" merged to single register "Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR1_ADDR[2]" merged to single register "Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR1_ADDR[1]" merged to single register "Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR1_ADDR[0]" merged to single register "Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR1_ADDR[4]" merged to single register "Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR1_ADDR[3]" merged to single register "Sdram_Control_4Port:u6|rWR1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[17]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[9]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[19]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[6]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[13]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[11]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[12]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[18]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[1]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[15]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[0]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[4]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[3]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[2]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[8]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[14]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[5]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[20]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[16]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[10]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[7]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rWR2_ADDR[21]" merged to single register "Sdram_Control_4Port:u6|rWR2_ADDR[22]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD1_ADDR[0]" merged to single register "Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD1_ADDR[5]" merged to single register "Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD1_ADDR[3]" merged to single register "Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD1_ADDR[1]" merged to single register "Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD1_ADDR[2]" merged to single register "Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD1_ADDR[4]" merged to single register "Sdram_Control_4Port:u6|rRD1_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD2_ADDR[5]" merged to single register "Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD2_ADDR[3]" merged to single register "Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD2_ADDR[2]" merged to single register "Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD2_ADDR[1]" merged to single register "Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD2_ADDR[0]" merged to single register "Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|rRD2_ADDR[4]" merged to single register "Sdram_Control_4Port:u6|rRD2_ADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[5]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[4]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[3]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[2]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[1]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[0]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mLENGTH[6]" merged to single register "Sdram_Control_4Port:u6|mLENGTH[8]"
    Info: Duplicate register "Sdram_Control_4Port:u6|DQM[1]" merged to single register "Sdram_Control_4Port:u6|DQM[0]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mADDR[5]" merged to single register "Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mADDR[4]" merged to single register "Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mADDR[3]" merged to single register "Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mADDR[2]" merged to single register "Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mADDR[1]" merged to single register "Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|mADDR[0]" merged to single register "Sdram_Control_4Port:u6|mADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[5]" merged to single register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[4]" merged to single register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[3]" merged to single register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[2]" merged to single register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[1]" merged to single register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
    Info: Duplicate register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]" merged to single register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]"
Warning: Reduced register "Sdram_Control_4Port:u6|rWR1_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rWR2_ADDR[22]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD1_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|rRD2_ADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|mADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|control_interface:control1|SADDR[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|WR_MASK[1]" with stuck data_in port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[9]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[9]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[8]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[7]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[7]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[6]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[6]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[5]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[5]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[4]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[4]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[3]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[3]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[2]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[2]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[1]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[1]" with stuck clock_enable port to stuck value GND
Warning: No clock transition on "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[0]" register due to stuck clock or clock enable
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|rdptr_g[0]" with stuck clock_enable port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[8]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[6]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[4]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[3]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[2]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|dffpipe_oe9:rs_brp|dffe5a[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "Sdram_Control_4Port:u6|WR_MASK[0]" merged to single register "Sdram_Control_4Port:u6|mWR"
    Info: Duplicate register "I2C_AV_Config:u1|mI2C_DATA[21]" merged to single register "I2C_AV_Config:u1|mI2C_DATA[22]", power-up level changed
    Info: Duplicate register "I2C_AV_Config:u1|mI2C_DATA[20]" merged to single register "I2C_AV_Config:u1|mI2C_DATA[22]", power-up level changed
    Info: Duplicate register "I2C_AV_Config:u1|mI2C_DATA[18]" merged to single register "I2C_AV_Config:u1|mI2C_DATA[22]", power-up level changed
    Info: Duplicate register "I2C_AV_Config:u1|I2C_Controller:u0|SD[21]" merged to single register "I2C_AV_Config:u1|I2C_Controller:u0|SD[22]", power-up level changed
    Info: Duplicate register "I2C_AV_Config:u1|I2C_Controller:u0|SD[20]" merged to single register "I2C_AV_Config:u1|I2C_Controller:u0|SD[22]", power-up level changed
    Info: Duplicate register "I2C_AV_Config:u1|I2C_Controller:u0|SD[18]" merged to single register "I2C_AV_Config:u1|I2C_Controller:u0|SD[22]", power-up level changed
Info: Power-up level of register "Sdram_Control_4Port:u6|mLENGTH[7]" is not specified -- using power-up level of High to minimize register
Warning: Reduced register "Sdram_Control_4Port:u6|mLENGTH[7]" with stuck data_in port to stuck value VCC
Info: State machine "|DE2_TV|I2C_AV_Config:u1|mSetup_ST" contains 3 states
Info: Selected Auto state machine encoding method for state machine "|DE2_TV|I2C_AV_Config:u1|mSetup_ST"
Info: Encoding result for state machine "|DE2_TV|I2C_AV_Config:u1|mSetup_ST"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "I2C_AV_Config:u1|mSetup_ST.0000"
        Info: Encoded state bit "I2C_AV_Config:u1|mSetup_ST.0010"
        Info: Encoded state bit "I2C_AV_Config:u1|mSetup_ST.0001"
    Info: State "|DE2_TV|I2C_AV_Config:u1|mSetup_ST.0000" uses code string "000"
    Info: State "|DE2_TV|I2C_AV_Config:u1|mSetup_ST.0001" uses code string "101"
    Info: State "|DE2_TV|I2C_AV_Config:u1|mSetup_ST.0010" uses code string "110"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "I2C_AV_Config:u1|Ram0~37"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to DE2_TV0.rtl.mif
Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborated megafunction instantiation "I2C_AV_Config:u1|altsyncram:Ram0_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kn21.tdf
    Info: Found entity 1: altsyncram_kn21
Warning: Hierarchy name "dual_port:f0" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "dual_port:f0|altsyncram:altsyncram_component" does not exist.  It is associated with user assignments.
Warning: The bidir "FL_DQ[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[8]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[9]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[10]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[11]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[12]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[13]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[14]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SRAM_DQ[15]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[8]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[9]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[10]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[11]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[12]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[13]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[14]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "OTG_DATA[15]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "LCD_DATA[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SD_DAT" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SD_DAT3" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "SD_CMD" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[8]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[9]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[10]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[11]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[12]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[13]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[14]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "ENET_DATA[15]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "AUD_ADCLRCK" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[8]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[9]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[10]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[11]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[12]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[13]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[14]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[15]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[16]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[17]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[18]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[19]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[20]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[21]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[22]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[23]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[24]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[25]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[26]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[27]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[28]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[29]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[30]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[31]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[32]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[33]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[34]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_0[35]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[0]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[8]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[9]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[10]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[11]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[12]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[13]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[14]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[15]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[16]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[17]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[18]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[19]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[20]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[21]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[22]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[23]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[24]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[25]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[26]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[27]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[28]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[29]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[30]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[31]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[32]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[33]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[34]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "GPIO_1[35]" has no source; inserted an always disabled tri-state buffer.
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_DACLRCK~0 that it feeds
Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_BCLK~0 that it feeds
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Reduced register "AUDIO_DAC:u12|BCK_DIV[3]" with stuck data_in port to stuck value GND
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_DACLRCK~1"
    Warning: Node "AUD_BCLK~1"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "HEX4[1]" stuck at GND
    Warning: Pin "HEX5[0]" stuck at GND
    Warning: Pin "HEX5[1]" stuck at GND
    Warning: Pin "HEX5[2]" stuck at GND
    Warning: Pin "HEX5[3]" stuck at GND
    Warning: Pin "HEX5[4]" stuck at GND
    Warning: Pin "HEX5[5]" stuck at GND
    Warning: Pin "HEX5[6]" stuck at VCC
    Warning: Pin "HEX6[0]" stuck at GND
    Warning: Pin "HEX6[1]" stuck at GND
    Warning: Pin "HEX6[2]" stuck at GND
    Warning: Pin "HEX6[3]" stuck at GND
    Warning: Pin "HEX6[4]" stuck at GND
    Warning: Pin "HEX6[5]" stuck at GND
    Warning: Pin "HEX6[6]" stuck at VCC
    Warning: Pin "HEX7[0]" stuck at GND
    Warning: Pin "HEX7[1]" stuck at GND
    Warning: Pin "HEX7[2]" stuck at GND
    Warning: Pin "HEX7[3]" stuck at GND
    Warning: Pin "HEX7[4]" stuck at GND
    Warning: Pin "HEX7[5]" stuck at GND
    Warning: Pin "HEX7[6]" stuck at VCC
    Warning: Pin "LED_RED[11]" stuck at GND
    Warning: Pin "LED_RED[12]" stuck at GND
    Warning: Pin "LED_RED[13]" stuck at GND
    Warning: Pin "LED_RED[14]" stuck at GND
    Warning: Pin "LED_RED[15]" stuck at GND
    Warning: Pin "LED_RED[16]" stuck at GND
    Warning: Pin "LED_RED[17]" stuck at GND
    Warning: Pin "UART_TXD" stuck at GND
    Warning: Pin "IRDA_TXD" stuck at GND
    Warning: Pin "DRAM_CKE" stuck at VCC
    Warning: Pin "FL_ADDR[0]" stuck at GND
    Warning: Pin "FL_ADDR[1]" stuck at GND
    Warning: Pin "FL_ADDR[2]" stuck at GND
    Warning: Pin "FL_ADDR[3]" stuck at GND
    Warning: Pin "FL_ADDR[4]" stuck at GND
    Warning: Pin "FL_ADDR[5]" stuck at GND
    Warning: Pin "FL_ADDR[6]" stuck at GND
    Warning: Pin "FL_ADDR[7]" stuck at GND
    Warning: Pin "FL_ADDR[8]" stuck at GND
    Warning: Pin "FL_ADDR[9]" stuck at GND
    Warning: Pin "FL_ADDR[10]" stuck at GND
    Warning: Pin "FL_ADDR[11]" stuck at GND
    Warning: Pin "FL_ADDR[12]" stuck at GND
    Warning: Pin "FL_ADDR[13]" stuck at GND
    Warning: Pin "FL_ADDR[14]" stuck at GND
    Warning: Pin "FL_ADDR[15]" stuck at GND
    Warning: Pin "FL_ADDR[16]" stuck at GND
    Warning: Pin "FL_ADDR[17]" stuck at GND
    Warning: Pin "FL_ADDR[18]" stuck at GND
    Warning: Pin "FL_ADDR[19]" stuck at GND
    Warning: Pin "FL_ADDR[20]" stuck at GND
    Warning: Pin "FL_ADDR[21]" stuck at GND
    Warning: Pin "FL_WE_N" stuck at GND
    Warning: Pin "FL_RST_N" stuck at GND
    Warning: Pin "FL_OE_N" stuck at GND
    Warning: Pin "FL_CE_N" stuck at GND
    Warning: Pin "SRAM_ADDR[0]" stuck at GND
    Warning: Pin "SRAM_ADDR[1]" stuck at GND
    Warning: Pin "SRAM_ADDR[2]" stuck at GND
    Warning: Pin "SRAM_ADDR[3]" stuck at GND
    Warning: Pin "SRAM_ADDR[4]" stuck at GND
    Warning: Pin "SRAM_ADDR[5]" stuck at GND
    Warning: Pin "SRAM_ADDR[6]" stuck at GND
    Warning: Pin "SRAM_ADDR[7]" stuck at GND
    Warning: Pin "SRAM_ADDR[8]" stuck at GND
    Warning: Pin "SRAM_ADDR[9]" stuck at GND
    Warning: Pin "SRAM_ADDR[10]" stuck at GND
    Warning: Pin "SRAM_ADDR[11]" stuck at GND
    Warning: Pin "SRAM_ADDR[12]" stuck at GND
    Warning: Pin "SRAM_ADDR[13]" stuck at GND
    Warning: Pin "SRAM_ADDR[14]" stuck at GND
    Warning: Pin "SRAM_ADDR[15]" stuck at GND
    Warning: Pin "SRAM_ADDR[16]" stuck at GND
    Warning: Pin "SRAM_ADDR[17]" stuck at GND
    Warning: Pin "SRAM_UB_N" stuck at GND
    Warning: Pin "SRAM_LB_N" stuck at GND
    Warning: Pin "SRAM_WE_N" stuck at GND
    Warning: Pin "SRAM_CE_N" stuck at GND
    Warning: Pin "SRAM_OE_N" stuck at GND
    Warning: Pin "OTG_ADDR[0]" stuck at GND
    Warning: Pin "OTG_ADDR[1]" stuck at GND
    Warning: Pin "OTG_CS_N" stuck at GND
    Warning: Pin "OTG_RD_N" stuck at GND
    Warning: Pin "OTG_WR_N" stuck at GND
    Warning: Pin "OTG_RST_N" stuck at GND
    Warning: Pin "OTG_FSPEED" stuck at GND
    Warning: Pin "OTG_LSPEED" stuck at GND
    Warning: Pin "OTG_DACK0_N" stuck at GND
    Warning: Pin "OTG_DACK1_N" stuck at GND
    Warning: Pin "LCD_ON" stuck at GND
    Warning: Pin "LCD_BLON" stuck at GND
    Warning: Pin "LCD_RW" stuck at GND
    Warning: Pin "LCD_EN" stuck at GND
    Warning: Pin "LCD_RS" stuck at GND
    Warning: Pin "SD_CLK" stuck at GND
    Warning: Pin "TDO" stuck at GND
    Warning: Pin "VGA_SYNC" stuck at VCC
    Warning: Pin "ENET_CMD" stuck at GND
    Warning: Pin "ENET_CS_N" stuck at GND
    Warning: Pin "ENET_WR_N" stuck at GND
    Warning: Pin "ENET_RD_N" stuck at GND
    Warning: Pin "ENET_RST_N" stuck at GND
    Warning: Pin "ENET_CLK" stuck at GND
    Warning: Pin "AUD_DACDAT" stuck at GND
Info: 128 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[8]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe11a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo2/dcfifo_component/auto_generated/ws_dgrp/dffpipe9/dffe10a[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X_DIV[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X_DIV[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_2X" lost all its fanouts during netlist optimizations.
    Info: Register "u12/LRCK_4X" lost all its fanouts during netlist optimizations.
    Info: Register "u12/SIN_Cont[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/SIN_Cont[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/SIN_Cont[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/SIN_Cont[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/SIN_Cont[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/SIN_Cont[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[19]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[18]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[17]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[16]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[15]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[14]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[13]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[12]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[11]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[10]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[9]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[8]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u12/FLASH_Cont[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/wrptr_g1p/parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo1/dcfifo_component/auto_generated/wrptr_g1p/parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[9]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[8]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[7]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[6]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[5]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[4]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[3]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[2]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[1]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa[0]" lost all its fanouts during netlist optimizations.
    Info: Register "u6/write_fifo1/dcfifo_component/auto_generated/wrptr_g1p/parity_ff" lost all its fanouts during netlist optimizations.
    Info: Register "u8/u2/ALTMULT_ADD_component/auto_generated/dffe57" lost all its fanouts during netlist optimizations.
    Info: Register "u8/u1/ALTMULT_ADD_component/auto_generated/dffe57" lost all its fanouts during netlist optimizations.
    Info: Register "u8/u0/ALTMULT_ADD_component/auto_generated/dffe57" lost all its fanouts during netlist optimizations.
    Info: Register "u6/read_fifo2/dcfifo_component/auto_generated/ws_bwp/dffe5a[9]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a0" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a1" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a2" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a3" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a4" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a5" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a6" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a7" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a8" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a9" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a10" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a11" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a12" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a13" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a14" has port clk1 that is stuck at GND
Warning: WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_a3o1:auto_generated|altsyncram_jk61:fifo_ram|altsyncram_drg1:altsyncram3|ram_block4a15" has port clk1 that is stuck at GND
Warning: Design contains 17 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "EXT_CLOCK"
    Warning: No output dependent on input pin "KEY[1]"
    Warning: No output dependent on input pin "KEY[2]"
    Warning: No output dependent on input pin "KEY[3]"
    Warning: No output dependent on input pin "UART_RXD"
    Warning: No output dependent on input pin "IRDA_RXD"
    Warning: No output dependent on input pin "OTG_INT0"
    Warning: No output dependent on input pin "OTG_INT1"
    Warning: No output dependent on input pin "OTG_DREQ0"
    Warning: No output dependent on input pin "OTG_DREQ1"
    Warning: No output dependent on input pin "TDI"
    Warning: No output dependent on input pin "TCK"
    Warning: No output dependent on input pin "TCS"
    Warning: No output dependent on input pin "PS2_DAT"
    Warning: No output dependent on input pin "PS2_CLK"
    Warning: No output dependent on input pin "ENET_INT"
    Warning: No output dependent on input pin "AUD_ADCDAT"
Info: Implemented 2200 device resources after synthesis - the final resource count might be different
    Info: Implemented 49 input pins
    Info: Implemented 218 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 1643 logic cells
    Info: Implemented 112 RAM segments
    Info: Implemented 1 ClockLock PLLs
    Info: Implemented 18 DSP elements
Info: Generated suppressed messages file D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/DE2_TV.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 710 warnings
    Info: Allocated 164 megabytes of memory during processing
    Info: Processing ended: Wed Jun 20 13:23:18 2007
    Info: Elapsed time: 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/keith_temp/quartusII/DE2_System_v1.5/DE2_System_v1.5/DE2_demonstrations/DE2_TV/DE2_TV.map.smsg.


