<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API User guide for TLSRB91: D:/Work/Gitlab/src/telink_eagle_driver_src/B91_Driver_Demo/drivers/B91/reg_include/spi_reg.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API User guide for TLSRB91
   &#160;<span id="projectnumber">v1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('spi__reg_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">spi_reg.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="spi__reg_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac457274d650c909d92f15b46b9d2bfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>&#160;&#160;&#160;0x1FFFFC0</td></tr>
<tr class="separator:ac457274d650c909d92f15b46b9d2bfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203d157fe09a447f12d577387906c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>&#160;&#160;&#160;0x140040</td></tr>
<tr class="separator:a203d157fe09a447f12d577387906c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f062c8b4d8d72f05190351ee67b5c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a2f062c8b4d8d72f05190351ee67b5c3c">BASE_ADDR_DIFF</a>&#160;&#160;&#160;0x1EBFF80</td></tr>
<tr class="separator:a2f062c8b4d8d72f05190351ee67b5c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c03dd16d1846110b93997b0aa1268f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a1c03dd16d1846110b93997b0aa1268f1">reg_hspi_data_buf_adr</a>&#160;&#160;&#160;0x1FFFFC8</td></tr>
<tr class="separator:a1c03dd16d1846110b93997b0aa1268f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a0335676e67a7b3dee57447d02071b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a97a0335676e67a7b3dee57447d02071b">reg_hspi_xip_base_adr</a>&#160;&#160;&#160;0x1000000</td></tr>
<tr class="separator:a97a0335676e67a7b3dee57447d02071b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220ecab3920038157f4de9a41f73bae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a220ecab3920038157f4de9a41f73bae8">reg_spi_data_buf_adr</a>(i)&#160;&#160;&#160;0x140048+(i)*BASE_ADDR_DIFF</td></tr>
<tr class="separator:a220ecab3920038157f4de9a41f73bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73541a09c6cc72bc1bd8901a190c2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aa73541a09c6cc72bc1bd8901a190c2ce">reg_spi_mode0</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+(i)*<a class="el" href="spi__reg_8h.html#a2f062c8b4d8d72f05190351ee67b5c3c">BASE_ADDR_DIFF</a>)</td></tr>
<tr class="separator:aa73541a09c6cc72bc1bd8901a190c2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d678164f036a4ca04bb4434e7ff9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aa6d678164f036a4ca04bb4434e7ff9dd">reg_spi_mode1</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x01+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:aa6d678164f036a4ca04bb4434e7ff9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af852c4d2dcea68157276497cd631f647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#af852c4d2dcea68157276497cd631f647">reg_spi_mode2</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x02+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:af852c4d2dcea68157276497cd631f647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e1f815928ced70c741f385089819fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#ad1e1f815928ced70c741f385089819fc">reg_spi_tx_cnt0</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x03+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:ad1e1f815928ced70c741f385089819fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec795d4d59bbaaca7f2c649a7d3d09fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aec795d4d59bbaaca7f2c649a7d3d09fa">reg_spi_tx_cnt1</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x12+(i)*(BASE_ADDR_DIFF-0x12+0x20))</td></tr>
<tr class="separator:aec795d4d59bbaaca7f2c649a7d3d09fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba68424da43bd1020f0efbcd30f85fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a8ba68424da43bd1020f0efbcd30f85fe">reg_spi_tx_cnt2</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x13+(i)*(BASE_ADDR_DIFF-0x13+0x21))</td></tr>
<tr class="separator:a8ba68424da43bd1020f0efbcd30f85fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514e75cc96c978e4156f781cc93785f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a514e75cc96c978e4156f781cc93785f9">reg_spi_rx_cnt0</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x04+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a514e75cc96c978e4156f781cc93785f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079b2d7bb84786c584adecaf550c6bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a079b2d7bb84786c584adecaf550c6bfc">reg_spi_rx_cnt1</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x10+(i)*(BASE_ADDR_DIFF-0x10+0x1e))</td></tr>
<tr class="separator:a079b2d7bb84786c584adecaf550c6bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e84e0d26e0f7dbeb447d93334f7d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a39e84e0d26e0f7dbeb447d93334f7d26">reg_spi_rx_cnt2</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x11+(i)*(BASE_ADDR_DIFF-0x11+0x1f))</td></tr>
<tr class="separator:a39e84e0d26e0f7dbeb447d93334f7d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a799447b32a95b3db5d8769f2bce60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aa9a799447b32a95b3db5d8769f2bce60">reg_spi_trans0</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x05+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:aa9a799447b32a95b3db5d8769f2bce60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee87289d2f064f1aa94693b5129e005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a8ee87289d2f064f1aa94693b5129e005">reg_spi_trans1</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x06+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a8ee87289d2f064f1aa94693b5129e005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff2142a126a6c969dd796b366f6ea19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a9ff2142a126a6c969dd796b366f6ea19">reg_spi_trans2</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x07+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a9ff2142a126a6c969dd796b366f6ea19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a736d7145e743c9a83ed5c44c70f56a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a736d7145e743c9a83ed5c44c70f56a3e">reg_spi_wr_rd_data0</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x08+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a736d7145e743c9a83ed5c44c70f56a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310c15ff3c293f56f30ab40d2dea9c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a310c15ff3c293f56f30ab40d2dea9c25">reg_spi_wr_rd_data1</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x09+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a310c15ff3c293f56f30ab40d2dea9c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945c2c7250fa18d53e701fe039ba7b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a945c2c7250fa18d53e701fe039ba7b7e">reg_spi_wr_rd_data2</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0a+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a945c2c7250fa18d53e701fe039ba7b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e221a922ea21134daaef89ecd22e100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a3e221a922ea21134daaef89ecd22e100">reg_spi_wr_rd_data3</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0b+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a3e221a922ea21134daaef89ecd22e100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e617c1d2f44e1ef096ff5ad7a51da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a42e617c1d2f44e1ef096ff5ad7a51da3">reg_spi_wr_rd_data</a>(i,  j)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x08+(j)+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a42e617c1d2f44e1ef096ff5ad7a51da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf99c6d3b9f6a9837f7219915474d5da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aaf99c6d3b9f6a9837f7219915474d5da">reg_spi_fifo_num</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0c+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:aaf99c6d3b9f6a9837f7219915474d5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c38364121031762ae8858ba1086899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a67c38364121031762ae8858ba1086899">reg_spi_fifo_state</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0d+(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a67c38364121031762ae8858ba1086899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf22374b0a91e8431181886e075c134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a5bf22374b0a91e8431181886e075c134">reg_spi_irq_state</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a> + 0x0e +(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:a5bf22374b0a91e8431181886e075c134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2859a3ceace730d7532ff6fe7871982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#af2859a3ceace730d7532ff6fe7871982">reg_spi_status</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a> + 0x0f +(i)*BASE_ADDR_DIFF)</td></tr>
<tr class="separator:af2859a3ceace730d7532ff6fe7871982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229a4a3ba463d938e1bce8e2e1107c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a229a4a3ba463d938e1bce8e2e1107c1b">reg_hspi_addr0</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x10)</td></tr>
<tr class="separator:a229a4a3ba463d938e1bce8e2e1107c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2fc5006d188229856f5bd5b32bcbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aba2fc5006d188229856f5bd5b32bcbf2">reg_hspi_addr1</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x11)</td></tr>
<tr class="separator:aba2fc5006d188229856f5bd5b32bcbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dcb3adb5e133e6feaddb0bf971f92ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a2dcb3adb5e133e6feaddb0bf971f92ae">reg_hspi_addr2</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x12)</td></tr>
<tr class="separator:a2dcb3adb5e133e6feaddb0bf971f92ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c3a51b08d8e45638547e9c646078a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a35c3a51b08d8e45638547e9c646078a0">reg_hspi_addr3</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x13)</td></tr>
<tr class="separator:a35c3a51b08d8e45638547e9c646078a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a9d4dc8819dec17c1aecd0ef42aea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#ae5a9d4dc8819dec17c1aecd0ef42aea8">reg_hspi_addr</a>(i)&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x10+i)</td></tr>
<tr class="separator:ae5a9d4dc8819dec17c1aecd0ef42aea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a888793537bc948037243383e9c81aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a9a888793537bc948037243383e9c81aa">reg_hspi_addr_32</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a814b3471e5d1c516e87f778d6ed9e662">REG_ADDR32</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x10)</td></tr>
<tr class="separator:a9a888793537bc948037243383e9c81aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd93f3df88facaa401c462d17b8bdcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a6fd93f3df88facaa401c462d17b8bdcb">reg_hspi_xip_ctrl</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x14)</td></tr>
<tr class="separator:a6fd93f3df88facaa401c462d17b8bdcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7fb5990dd82c9c23fa8b2f59901e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a9c7fb5990dd82c9c23fa8b2f59901e5b">reg_hspi_xip_wr_cmd</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x15)</td></tr>
<tr class="separator:a9c7fb5990dd82c9c23fa8b2f59901e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a275232d9e8f1013dd88f27e8a34cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a4a275232d9e8f1013dd88f27e8a34cf5">reg_hspi_xip_rd_cmd</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x16)</td></tr>
<tr class="separator:a4a275232d9e8f1013dd88f27e8a34cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214f3c17bb4f0e48c0716c98089883c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#aa214f3c17bb4f0e48c0716c98089883c">reg_hspi_page_size</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x17)</td></tr>
<tr class="separator:aa214f3c17bb4f0e48c0716c98089883c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11708807f45a1fd121eb2b57bef40296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a11708807f45a1fd121eb2b57bef40296">reg_hspi_xip_trans_mode</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x18)</td></tr>
<tr class="separator:a11708807f45a1fd121eb2b57bef40296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da0f55b729b6709f2067def2776b6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a0da0f55b729b6709f2067def2776b6be">reg_hspi_xip_addr_offset0</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x19)</td></tr>
<tr class="separator:a0da0f55b729b6709f2067def2776b6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bff6fa43e7d10d3677b180395d18925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a3bff6fa43e7d10d3677b180395d18925">reg_hspi_xip_addr_offset1</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1a)</td></tr>
<tr class="separator:a3bff6fa43e7d10d3677b180395d18925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af57ad842346927653ad3ccaeab4f17b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#af57ad842346927653ad3ccaeab4f17b6">reg_hspi_xip_addr_offset2</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1b)</td></tr>
<tr class="separator:af57ad842346927653ad3ccaeab4f17b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af964a3b7218b8c7ed4215b979e75ebf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#af964a3b7218b8c7ed4215b979e75ebf2">reg_hspi_xip_addr_offset3</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1c)</td></tr>
<tr class="separator:af964a3b7218b8c7ed4215b979e75ebf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6978a411fac90052072dbd39fb93d05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a6978a411fac90052072dbd39fb93d05c">reg_hspi_xip_timeout_cnt</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1d)</td></tr>
<tr class="separator:a6978a411fac90052072dbd39fb93d05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60194d2819b4b6881aa89606e666b24e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi__reg_8h.html#a60194d2819b4b6881aa89606e666b24e">reg_hspi_panel_ctrl</a>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x22)</td></tr>
<tr class="separator:a60194d2819b4b6881aa89606e666b24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ac8dc960ed0e83a06356ee2589564f7a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#ac8dc960ed0e83a06356ee2589564f7a9ab3514e9123b938d2d0947e9d63048157">FLD_SPI_CS2SCLK</a> = BIT_RNG(0,1), 
<a class="el" href="spi__reg_8h.html#ac8dc960ed0e83a06356ee2589564f7a9a0215c089017016f12586c528566d90aa">FLD_SPI_3LINE</a> = BIT(2), 
<a class="el" href="spi__reg_8h.html#ac8dc960ed0e83a06356ee2589564f7a9aedd4399f03ced5d17b79ddd32b65684e">FLD_SPI_LSB</a> = BIT(3), 
<a class="el" href="spi__reg_8h.html#ac8dc960ed0e83a06356ee2589564f7a9a922ee050851fd4d17367797f162e00f9">FLD_SPI_DUAL</a> = BIT(4), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#ac8dc960ed0e83a06356ee2589564f7a9a1e1a2d94dc47d3a9a40f8ee9dff0af2f">FLD_SPI_MODE_WORK_MODE</a> = BIT_RNG(5,6), 
<a class="el" href="spi__reg_8h.html#ac8dc960ed0e83a06356ee2589564f7a9a2b02a07b50927e456ace4e7957c8772f">FLD_SPI_MASTER_MODE</a> = BIT(7)
<br />
 }</td></tr>
<tr class="separator:ac8dc960ed0e83a06356ee2589564f7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755c96456945ef03bae544705e8cca64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a755c96456945ef03bae544705e8cca64a35d1963ff20c25403c6b11bf20a62d47">FLD_HSPI_CMD_FMT</a> =BIT(0), 
<a class="el" href="spi__reg_8h.html#a755c96456945ef03bae544705e8cca64a575b5847ecf5363c0d1b4afb6b5ee79d">FLD_HSPI_QUAD</a> =BIT(1), 
<a class="el" href="spi__reg_8h.html#a755c96456945ef03bae544705e8cca64ac976ab0c837077ff3fd72782309268d3">FLD_SPI_CMD_EN</a> =BIT(2), 
<a class="el" href="spi__reg_8h.html#a755c96456945ef03bae544705e8cca64a4992f80ec930d37c14173aef3b7b7cfd">FLD_SPI_HSPI_MODE2_RESERVED</a> =BIT(3), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a755c96456945ef03bae544705e8cca64ab72adb7187c7a178c7d1454d7eee184a">FLD_SPI_CSHT</a> =BIT_RNG(4,7)
<br />
 }</td></tr>
<tr class="separator:a755c96456945ef03bae544705e8cca64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1a2abf1bf92c4036064143db1c8210"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spi__reg_8h.html#abc1a2abf1bf92c4036064143db1c8210aabafb157bea78057c9df6baf91ab0390">FLD_SPI_DUMMY_CNT</a> = BIT_RNG(0,3), 
<a class="el" href="spi__reg_8h.html#abc1a2abf1bf92c4036064143db1c8210a193e50fbae60b1a4f196dc63239180ca">FLD_SPI_TRANSMODE</a> =BIT_RNG(4,7)
 }</td></tr>
<tr class="separator:abc1a2abf1bf92c4036064143db1c8210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ec6beb56ffd72599a9e41ec1024563"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563afcd55692b5d23431f6d38405db9ef602">FLD_SPI_CMD_RESERVED</a> =BIT(0), 
<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563a4b38e0646acd3bc129fa52de2b0cc6aa">FLD_SPI_CMD_TRANS_HWORD</a> =BIT(1), 
<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563ae326bda7543cfd3f635d61ed7db7e11a">FLD_SPI_CMD_TRANS_WORD</a> =BIT(2), 
<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563a854f4b8516d0164aa5ae8fcfb6791f13">FLD_SPI_CMD_RD_DUMMY_4CYCLE</a> =BIT(3), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563aa2e06a4c7f5cb8a2f2a328cba0ae4194">FLD_SPI_CMD_ADDR_AUTO_INCREASE</a> =BIT(4), 
<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563a05416b4cc2142fc8225fe101900f4232">FLD_SPI_CMD_DATA_DUAL</a> =BIT(5), 
<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563ae0a1d406d1415ad1c478b1595ecd25b4">FLD_SPI_CMD_ADDR_DUAL</a> =BIT(6), 
<a class="el" href="spi__reg_8h.html#a19ec6beb56ffd72599a9e41ec1024563af7659a8ad21a123e1bc591f5c839ad71">FLD_SPI_CMD_RD_EN</a> =BIT(7)
<br />
 }</td></tr>
<tr class="separator:a19ec6beb56ffd72599a9e41ec1024563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70bd01545ca54514ee53e0eb670b9562"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562a9a3831f3086a93b79eff4e814563cd4c">FLD_SPI_RXFIFO_OR_INT_EN</a> =BIT(0), 
<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562a0ba0bb0abbcb464b100422bff451d76d">FLD_SPI_TXFIFO_UR_INT_EN</a> =BIT(1), 
<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562ad9773570d015cb7927566e38a89d2c92">FLD_SPI_RXFIFO_INT_EN</a> =BIT(2), 
<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562a51f5198d7785b8085d8465538edea5a4">FLD_SPI_TXFIFO_INT_EN</a> =BIT(3), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562a6a6e9b641cac650c3aafc38f73197ed1">FLD_SPI_END_INT_EN</a> =BIT(4), 
<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562aa402bff3f502e9a9ddeded4ddf179e89">FLD_SPI_SLV_CMD_EN</a> =BIT(5), 
<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562a07dbb62f215eceb0e1ada3531909901c">FLD_SPI_RX_DMA_EN</a> =BIT(6), 
<a class="el" href="spi__reg_8h.html#a70bd01545ca54514ee53e0eb670b9562a7663a9e632e73bf4f9098408e66adbfd">FLD_SPI_TX_DMA_EN</a> =BIT(7)
<br />
 }</td></tr>
<tr class="separator:a70bd01545ca54514ee53e0eb670b9562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8d583a31cccbb8cf9b452a8e298063"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spi__reg_8h.html#aeb8d583a31cccbb8cf9b452a8e298063a8c2d11f6ec8d5e1046dadd1b93c6f39a">FLD_SPI_RXF_NUM</a> = BIT_RNG(0,3), 
<a class="el" href="spi__reg_8h.html#aeb8d583a31cccbb8cf9b452a8e298063a21c968a5ebce70b1f823069999c3ac1a">FLD_SPI_TXF_NUM</a> = BIT_RNG(4,7)
 }</td></tr>
<tr class="separator:aeb8d583a31cccbb8cf9b452a8e298063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737c1bdca78a4eec48fa026fcca3dd9b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9bae6f454e4d742d10aea8a0de503f99b08">FLD_SPI_FIFO_STA_RESERVED</a> = BIT_RNG(0,1), 
<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9baeb0c857d16e85613c49c0e15c08b4596">FLD_SPI_RXF_CLR</a> =BIT(2), 
<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9baa8c8c136165c677ecf8d5df6c54409a0">FLD_SPI_TXF_CLR</a> =BIT(3), 
<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9ba868fc4242331c487c13d3d7ac11dc8f3">FLD_SPI_RXF_FULL</a> =BIT(4), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9bacd858af4962d7112395c8e0f612892a8">FLD_SPI_RXF_EMPTY</a> =BIT(5), 
<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9ba224da96183a027658de0ca3bf75945a9">FLD_SPI_TXF_FULL</a> =BIT(6), 
<a class="el" href="spi__reg_8h.html#a737c1bdca78a4eec48fa026fcca3dd9ba989b5af54c5a9d343e9d4b701389d423">FLD_SPI_TXF_EMPTY</a> =BIT(7)
<br />
 }</td></tr>
<tr class="separator:a737c1bdca78a4eec48fa026fcca3dd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba582387b4cb6c2c6d1dd3003689d07"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07ae3f1b92c0e22996898e2674ff4e8f591">FLD_SPI_STATE_RESERVED</a> =BIT_RNG(0,1), 
<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07a9f813f370eb36b0c10802bc5236ad2d0">FLD_SPI_RXF_OR_INT</a> =BIT(2), 
<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07a55a17f04cd8d9f5aade14af380c77fa8">FLD_SPI_TXF_UR_INT</a> =BIT(3), 
<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07afd1c3d38527f5f0153aca32c5f0e931e">FLD_SPI_RXF_INT</a> =BIT(4), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07a21681c78bcde49ad00a1584ff4378c90">FLD_SPI_TXF_INT</a> =BIT(5), 
<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07a52f22eb56f8725ed19c7bbb767ce9488">FLD_SPI_END_INT</a> =BIT(6), 
<a class="el" href="spi__reg_8h.html#a0ba582387b4cb6c2c6d1dd3003689d07a7fced393bc192b83f98115a99822448a">FLD_SPI_SLV_CMD_INT</a> =BIT(7)
<br />
 }</td></tr>
<tr class="separator:a0ba582387b4cb6c2c6d1dd3003689d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282841548f1d79a386bbeb4172ebf942"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a282841548f1d79a386bbeb4172ebf942a6ec279cb18aaf2757498933d514a87b6">FLD_HSPI_SLAVE_READY</a> =BIT(0), 
<a class="el" href="spi__reg_8h.html#a282841548f1d79a386bbeb4172ebf942a3dc2c95e5a7e9c65eee26fe4499e7f4b">FLD_HSPI_SOFT_RESET</a> =BIT(1), 
<a class="el" href="spi__reg_8h.html#a282841548f1d79a386bbeb4172ebf942a260864dc8082ed5899c2ca977ff8800b">FLD_HSPI_HSPI_STATUS_RESERVED</a> =BIT_RNG(2,3), 
<a class="el" href="spi__reg_8h.html#a282841548f1d79a386bbeb4172ebf942a494d4e74c718312db1fe4223442f3267">FLD_HSPI_FIFO_THRES</a> =BIT_RNG(4,6), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#a282841548f1d79a386bbeb4172ebf942a7e42361b08ef41722524035347f1161b">FLD_HSPI_BUSY</a> =BIT(7)
<br />
 }</td></tr>
<tr class="separator:a282841548f1d79a386bbeb4172ebf942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e099c537bf634041abbe01e4c83422"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422a9be5f1053b9c954cf0570f932b5937aa">FLD_HSPI_ADDR_EN</a> = BIT(0), 
<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422a0940aa96577df2cf631935e1ed4ce3c6">FLD_HSPI_ADDR_FMT</a> = BIT(1), 
<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422aa3ceb1e989aa3a1b94c778858f863344">FLD_HSPI_ADDR_LEN</a> = BIT_RNG(2,3), 
<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422a46db17cebf14b7d21b24fddcdac5da5c">FLD_HSPI_XIP_ENABLE</a> = BIT(4), 
<br />
&#160;&#160;<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422a72906560e82d4a420851fbcd780293c2">FLD_HSPI_XIP_STOP</a> = BIT(5), 
<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422aeaf813c6ad4d095cd484612ffc0c4cd0">FLD_HSPI_XIP_MODE</a> = BIT(6), 
<a class="el" href="spi__reg_8h.html#af9e099c537bf634041abbe01e4c83422a4a05c3fb025d3e33092d816993636385">FLD_HSPI_XIP_TIMEOUT_MODE</a> = BIT(7)
<br />
 }</td></tr>
<tr class="separator:af9e099c537bf634041abbe01e4c83422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871a83db4e53fc6c6872b5ac7cc94f39"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spi__reg_8h.html#a871a83db4e53fc6c6872b5ac7cc94f39aad4616ed3084f01637b0f3b3c0dc2f55">FLD_HSPI_XIP_WR_TRANS_MODE</a> = BIT_RNG(0,3), 
<a class="el" href="spi__reg_8h.html#a871a83db4e53fc6c6872b5ac7cc94f39a03a8a52be136eafe2383a9f33258fab5">FLD_HSPI_XIP_RD_TRANS_MODE</a> = BIT_RNG(4,7)
 }</td></tr>
<tr class="separator:a871a83db4e53fc6c6872b5ac7cc94f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337d6b8d9f9cc2b4d207e433a70d3987"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spi__reg_8h.html#a337d6b8d9f9cc2b4d207e433a70d3987af502b6ead33bc43c4b22350b462c6060">FLD_HSPI_PANEL_3LINE_DCX_EN</a> = BIT(0), 
<a class="el" href="spi__reg_8h.html#a337d6b8d9f9cc2b4d207e433a70d3987ace40db1c01fffb00870c8eef6eb96dfe">FLD_HSPI_PANEL_3LINE_DCX</a> = BIT(1), 
<a class="el" href="spi__reg_8h.html#a337d6b8d9f9cc2b4d207e433a70d3987a6c89b05a4cc3a132dcd7f99e385ad750">FLD_HSPI_PANEL_2DATA_LANE</a> = BIT_RNG(2,4)
 }</td></tr>
<tr class="separator:a337d6b8d9f9cc2b4d207e433a70d3987"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac457274d650c909d92f15b46b9d2bfc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac457274d650c909d92f15b46b9d2bfc6">&#9670;&nbsp;</a></span>HSPI_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HSPI_BASE_ADDR&#160;&#160;&#160;0x1FFFFC0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a203d157fe09a447f12d577387906c031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203d157fe09a447f12d577387906c031">&#9670;&nbsp;</a></span>PSPI_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PSPI_BASE_ADDR&#160;&#160;&#160;0x140040</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f062c8b4d8d72f05190351ee67b5c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f062c8b4d8d72f05190351ee67b5c3c">&#9670;&nbsp;</a></span>BASE_ADDR_DIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BASE_ADDR_DIFF&#160;&#160;&#160;0x1EBFF80</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c03dd16d1846110b93997b0aa1268f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c03dd16d1846110b93997b0aa1268f1">&#9670;&nbsp;</a></span>reg_hspi_data_buf_adr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_data_buf_adr&#160;&#160;&#160;0x1FFFFC8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97a0335676e67a7b3dee57447d02071b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a0335676e67a7b3dee57447d02071b">&#9670;&nbsp;</a></span>reg_hspi_xip_base_adr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_base_adr&#160;&#160;&#160;0x1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a220ecab3920038157f4de9a41f73bae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220ecab3920038157f4de9a41f73bae8">&#9670;&nbsp;</a></span>reg_spi_data_buf_adr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_data_buf_adr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;0x140048+(i)*BASE_ADDR_DIFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa73541a09c6cc72bc1bd8901a190c2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73541a09c6cc72bc1bd8901a190c2ce">&#9670;&nbsp;</a></span>reg_spi_mode0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_mode0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+(i)*<a class="el" href="spi__reg_8h.html#a2f062c8b4d8d72f05190351ee67b5c3c">BASE_ADDR_DIFF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:1] the minimum time between the edge of SPI_CS and the edges of SPI_CLK.the actual duration is (SPI_CLK_OUT/2)*(cs2sclk+1).master only BIT[2] set 3line mode ,MOSI is bi-directional signal in regular mode.master only BIT[3] transfer data with least significant bit first.1: LSB 0: MSB default. master/slave BIT[4] set dual io mode.master only BIT[5:6] set spi 4 mode. master/slave</p><ul>
<li>* bit5: CPHA-SPI_CLK Phase,bit6: CPOL-SPI_CLK Polarity MODE0: CPHA = 0 , CPOL =0; MODE1: CPHA = 0 , CPOL =1; MODE2: CPHA = 1 , CPOL =0; MODE3: CPHA = 1, CPOL =1; BIT[7] set master/slave mode. 0 slave 1 master default.master/slave </li>
</ul>

</div>
</div>
<a id="aa6d678164f036a4ca04bb4434e7ff9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d678164f036a4ca04bb4434e7ff9dd">&#9670;&nbsp;</a></span>reg_spi_mode1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_mode1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x01+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af852c4d2dcea68157276497cd631f647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af852c4d2dcea68157276497cd631f647">&#9670;&nbsp;</a></span>reg_spi_mode2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_mode2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x02+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0] set cmd format 0: single mode 1: the format of the cmd phase is the same as the data phase(Dual/Quad).master only BIT[1] set spi quad I/O mode. master only BIT[2] set the spi commnd phase enable.master only BIT[4:7] the minimum time that SPI CS should stay HIGH.the actual duration is (SPI_CLK period_out / 2)*(csht+1).default=2,master only </p>

</div>
</div>
<a id="ad1e1f815928ced70c741f385089819fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e1f815928ced70c741f385089819fc">&#9670;&nbsp;</a></span>reg_spi_tx_cnt0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_tx_cnt0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x03+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] transfer count0 for write data.master only </p>

</div>
</div>
<a id="aec795d4d59bbaaca7f2c649a7d3d09fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec795d4d59bbaaca7f2c649a7d3d09fa">&#9670;&nbsp;</a></span>reg_spi_tx_cnt1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_tx_cnt1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x12+(i)*(BASE_ADDR_DIFF-0x12+0x20))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] transfer count1 for write data.master only </p>

</div>
</div>
<a id="a8ba68424da43bd1020f0efbcd30f85fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba68424da43bd1020f0efbcd30f85fe">&#9670;&nbsp;</a></span>reg_spi_tx_cnt2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_tx_cnt2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x13+(i)*(BASE_ADDR_DIFF-0x13+0x21))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] transfer count2 for write data.master only </p>

</div>
</div>
<a id="a514e75cc96c978e4156f781cc93785f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514e75cc96c978e4156f781cc93785f9">&#9670;&nbsp;</a></span>reg_spi_rx_cnt0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_rx_cnt0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x04+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] transfer count0 for read data.master only </p>

</div>
</div>
<a id="a079b2d7bb84786c584adecaf550c6bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079b2d7bb84786c584adecaf550c6bfc">&#9670;&nbsp;</a></span>reg_spi_rx_cnt1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_rx_cnt1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x10+(i)*(BASE_ADDR_DIFF-0x10+0x1e))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] transfer count1 for read data.master only </p>

</div>
</div>
<a id="a39e84e0d26e0f7dbeb447d93334f7d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e84e0d26e0f7dbeb447d93334f7d26">&#9670;&nbsp;</a></span>reg_spi_rx_cnt2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_rx_cnt2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x11+(i)*(BASE_ADDR_DIFF-0x11+0x1f))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] transfer count2 for read data.master only </p>

</div>
</div>
<a id="aa9a799447b32a95b3db5d8769f2bce60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a799447b32a95b3db5d8769f2bce60">&#9670;&nbsp;</a></span>reg_spi_trans0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_trans0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x05+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:3] dummy data cnt, dummy is always single wire mode, dummy number = dummy_cnt + 1.master only BIT[4:7] the transfer mode.master only the transfer sequence could be: 0x0:write and read at the same time(must enbale CmdEn) 0x1:write only 0x2:read only(must enbale CmdEn) 0x3:write,read 0x4:read,write 0x5:write,dummy,read 0x6:read,dummy,write(must enbale CmdEn) 0x7:None Data(must enbale CmdEn) 0x8:Dummy,write 0x9:Dummy,read 0xa~0xf:reserved </p>

</div>
</div>
<a id="a8ee87289d2f064f1aa94693b5129e005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee87289d2f064f1aa94693b5129e005">&#9670;&nbsp;</a></span>reg_spi_trans1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_trans1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x06+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] SPI Command.master only </p>

</div>
</div>
<a id="a9ff2142a126a6c969dd796b366f6ea19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff2142a126a6c969dd796b366f6ea19">&#9670;&nbsp;</a></span>reg_spi_trans2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_trans2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x07+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0] enable the SPI Receive FIFO Overrun interrupt . slave only BIT[1] enable the SPI Transmit FIFO Underrun interrupt. slave only BIT[2] enable the SPI Receive FIFO Threshold interrupt.master/slave BIT[3] enable the SPI Transmit FIFO Threshold interrupt.master/slave BIT[4] enable the SPI Transmit end interrupt.master/slave BIT[5] enable slvCmdint.The slave command interrupt is triggered each byte command received (starting 8 bit) .slave only BIT[6] enable RX DMA BIT[7] enable TX DMA </p>

</div>
</div>
<a id="a736d7145e743c9a83ed5c44c70f56a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a736d7145e743c9a83ed5c44c70f56a3e">&#9670;&nbsp;</a></span>reg_spi_wr_rd_data0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_wr_rd_data0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x08+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] data0[7:0] to transmit or received. </p>

</div>
</div>
<a id="a310c15ff3c293f56f30ab40d2dea9c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310c15ff3c293f56f30ab40d2dea9c25">&#9670;&nbsp;</a></span>reg_spi_wr_rd_data1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_wr_rd_data1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x09+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] data1[7:0] to transmit or received. </p>

</div>
</div>
<a id="a945c2c7250fa18d53e701fe039ba7b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945c2c7250fa18d53e701fe039ba7b7e">&#9670;&nbsp;</a></span>reg_spi_wr_rd_data2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_wr_rd_data2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0a+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] data2[7:0] to transmit or received. </p>

</div>
</div>
<a id="a3e221a922ea21134daaef89ecd22e100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e221a922ea21134daaef89ecd22e100">&#9670;&nbsp;</a></span>reg_spi_wr_rd_data3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_wr_rd_data3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0b+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] data3[7:0] to transmit or received. </p>

</div>
</div>
<a id="a42e617c1d2f44e1ef096ff5ad7a51da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e617c1d2f44e1ef096ff5ad7a51da3">&#9670;&nbsp;</a></span>reg_spi_wr_rd_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_wr_rd_data</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">j&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x08+(j)+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf99c6d3b9f6a9837f7219915474d5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf99c6d3b9f6a9837f7219915474d5da">&#9670;&nbsp;</a></span>reg_spi_fifo_num</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_fifo_num</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0c+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:3] number of valid entries in the rxfifo. BIT[4:7] number of valid entries in the txfifo. </p>

</div>
</div>
<a id="a67c38364121031762ae8858ba1086899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c38364121031762ae8858ba1086899">&#9670;&nbsp;</a></span>reg_spi_fifo_state</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_fifo_state</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a>+0x0d+(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[2] rxfifo reset,write 1 to reset. Spi clock must turn on. BIT[3] txfifo reset,write 1 to reset. Spi clock must turn on BIT[4] rxfifo full flag. BIT[5] rxfifo empty flag BIT[6] txfifo full flag. BIT[7] txfifo empty flag </p>

</div>
</div>
<a id="a5bf22374b0a91e8431181886e075c134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf22374b0a91e8431181886e075c134">&#9670;&nbsp;</a></span>reg_spi_irq_state</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_irq_state</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a> + 0x0e +(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[2] RX FIFO Overrun interrupt status. slave only BIT[3] TX FIFO Underrun interrupt status. slave only BIT[4] RX FIFO Threshold interrupt status.set 1 to clear. master/slave BIT[5] TX FIFO Threshold interrupt status.set 1 to clear. master/slave BIT[6] End of SPI Transfer interrupt status.set 1 to clear.master/slave BIT[7] Slave Command Interrupt status.set 1 to clear.slave only </p>

</div>
</div>
<a id="af2859a3ceace730d7532ff6fe7871982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2859a3ceace730d7532ff6fe7871982">&#9670;&nbsp;</a></span>reg_spi_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_spi_status</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#a203d157fe09a447f12d577387906c031">PSPI_BASE_ADDR</a> + 0x0f +(i)*BASE_ADDR_DIFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0] set this bit to indicate that spi as slave is ready for data transaction BIT[1] spi soft reset.high valid. BIT[4:6] fifo threshold. 0x4 default. BIT[7] SPI transfer status .1 is busy, 0 not busy. </p>

</div>
</div>
<a id="a229a4a3ba463d938e1bce8e2e1107c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229a4a3ba463d938e1bce8e2e1107c1b">&#9670;&nbsp;</a></span>reg_hspi_addr0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_addr0&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] hspi_addr0. </p>

</div>
</div>
<a id="aba2fc5006d188229856f5bd5b32bcbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2fc5006d188229856f5bd5b32bcbf2">&#9670;&nbsp;</a></span>reg_hspi_addr1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_addr1&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] hspi_addr1. </p>

</div>
</div>
<a id="a2dcb3adb5e133e6feaddb0bf971f92ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dcb3adb5e133e6feaddb0bf971f92ae">&#9670;&nbsp;</a></span>reg_hspi_addr2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_addr2&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] hspi_addr2. </p>

</div>
</div>
<a id="a35c3a51b08d8e45638547e9c646078a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c3a51b08d8e45638547e9c646078a0">&#9670;&nbsp;</a></span>reg_hspi_addr3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_addr3&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] hspi_addr3. </p>

</div>
</div>
<a id="ae5a9d4dc8819dec17c1aecd0ef42aea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a9d4dc8819dec17c1aecd0ef42aea8">&#9670;&nbsp;</a></span>reg_hspi_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_addr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x10+i)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a888793537bc948037243383e9c81aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a888793537bc948037243383e9c81aa">&#9670;&nbsp;</a></span>reg_hspi_addr_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_addr_32&#160;&#160;&#160;<a class="el" href="sys_8h.html#a814b3471e5d1c516e87f778d6ed9e662">REG_ADDR32</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>hspi_addr0~ hspi_addr3. </p>

</div>
</div>
<a id="a6fd93f3df88facaa401c462d17b8bdcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd93f3df88facaa401c462d17b8bdcb">&#9670;&nbsp;</a></span>reg_hspi_xip_ctrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_ctrl&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0] 1:enable addr phase, master only BIT[1] 0:single mode 1:the format of addr phase is the same as the data phase(Dual/Quad).master only BIT[2:3] address length.2'b00:1bye 2'b01:2bytes 2'b10:3bytes 2'b11:4bytes.master only BIT[4] enable xip. BIT[5] stop xip. BIT[6] xip mode 0:xip normal mode 1:xip sequential mode BIT[7] 0:xip timeout ,disable 1:xip timeout enable .default 1 </p>

</div>
</div>
<a id="a9c7fb5990dd82c9c23fa8b2f59901e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7fb5990dd82c9c23fa8b2f59901e5b">&#9670;&nbsp;</a></span>reg_hspi_xip_wr_cmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_wr_cmd&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] write command used for xip </p>

</div>
</div>
<a id="a4a275232d9e8f1013dd88f27e8a34cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a275232d9e8f1013dd88f27e8a34cf5">&#9670;&nbsp;</a></span>reg_hspi_xip_rd_cmd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_rd_cmd&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] read command used for xip </p>

</div>
</div>
<a id="aa214f3c17bb4f0e48c0716c98089883c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa214f3c17bb4f0e48c0716c98089883c">&#9670;&nbsp;</a></span>reg_hspi_page_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_page_size&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] Use this combined with xip_mode being xip sequential mode.default page boundary size is 32byte, 2^page_size. </p>

</div>
</div>
<a id="a11708807f45a1fd121eb2b57bef40296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11708807f45a1fd121eb2b57bef40296">&#9670;&nbsp;</a></span>reg_hspi_xip_trans_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_trans_mode&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:3] xip write mode .default 1, write trans mode is write only. BIT[4:7] xip read mode. default 2 ,read trans mode is read only. </p>

</div>
</div>
<a id="a0da0f55b729b6709f2067def2776b6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da0f55b729b6709f2067def2776b6be">&#9670;&nbsp;</a></span>reg_hspi_xip_addr_offset0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_addr_offset0&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] xip_addr_offset0. </p>

</div>
</div>
<a id="a3bff6fa43e7d10d3677b180395d18925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bff6fa43e7d10d3677b180395d18925">&#9670;&nbsp;</a></span>reg_hspi_xip_addr_offset1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_addr_offset1&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1a)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] xip_addr_offset1. </p>

</div>
</div>
<a id="af57ad842346927653ad3ccaeab4f17b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af57ad842346927653ad3ccaeab4f17b6">&#9670;&nbsp;</a></span>reg_hspi_xip_addr_offset2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_addr_offset2&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1b)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] xip_addr_offset2. </p>

</div>
</div>
<a id="af964a3b7218b8c7ed4215b979e75ebf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af964a3b7218b8c7ed4215b979e75ebf2">&#9670;&nbsp;</a></span>reg_hspi_xip_addr_offset3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_addr_offset3&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] xip_addr_offset3. </p>

</div>
</div>
<a id="a6978a411fac90052072dbd39fb93d05c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6978a411fac90052072dbd39fb93d05c">&#9670;&nbsp;</a></span>reg_hspi_xip_timeout_cnt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_xip_timeout_cnt&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x1d)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0:7] when XIP_TIMEOUT_MODE enable,timeout period=spi_clock_out_period*timeout_cnt </p>

</div>
</div>
<a id="a60194d2819b4b6881aa89606e666b24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60194d2819b4b6881aa89606e666b24e">&#9670;&nbsp;</a></span>reg_hspi_panel_ctrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define reg_hspi_panel_ctrl&#160;&#160;&#160;<a class="el" href="sys_8h.html#a2f0778a22111b49f72cb29508eb20d3f">REG_ADDR8</a>(<a class="el" href="spi__reg_8h.html#ac457274d650c909d92f15b46b9d2bfc6">HSPI_BASE_ADDR</a>+0x22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>BIT[0] 1:enable hspi 3line dcx (data/command selection), master only,for spi panel(LCD OLED ...) BIT[1] hspi 3line dcx (data/command selection). 0:command 1:data BIT[4:2] 2data_lane mode.3'b000:2data_lane close 3'b001:RGB565 3'b011:RGB666 3'b011:RGB888. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ac8dc960ed0e83a06356ee2589564f7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8dc960ed0e83a06356ee2589564f7a9">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac8dc960ed0e83a06356ee2589564f7a9ab3514e9123b938d2d0947e9d63048157"></a>FLD_SPI_CS2SCLK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac8dc960ed0e83a06356ee2589564f7a9a0215c089017016f12586c528566d90aa"></a>FLD_SPI_3LINE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac8dc960ed0e83a06356ee2589564f7a9aedd4399f03ced5d17b79ddd32b65684e"></a>FLD_SPI_LSB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac8dc960ed0e83a06356ee2589564f7a9a922ee050851fd4d17367797f162e00f9"></a>FLD_SPI_DUAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac8dc960ed0e83a06356ee2589564f7a9a1e1a2d94dc47d3a9a40f8ee9dff0af2f"></a>FLD_SPI_MODE_WORK_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac8dc960ed0e83a06356ee2589564f7a9a2b02a07b50927e456ace4e7957c8772f"></a>FLD_SPI_MASTER_MODE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a755c96456945ef03bae544705e8cca64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755c96456945ef03bae544705e8cca64">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a755c96456945ef03bae544705e8cca64a35d1963ff20c25403c6b11bf20a62d47"></a>FLD_HSPI_CMD_FMT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a755c96456945ef03bae544705e8cca64a575b5847ecf5363c0d1b4afb6b5ee79d"></a>FLD_HSPI_QUAD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a755c96456945ef03bae544705e8cca64ac976ab0c837077ff3fd72782309268d3"></a>FLD_SPI_CMD_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a755c96456945ef03bae544705e8cca64a4992f80ec930d37c14173aef3b7b7cfd"></a>FLD_SPI_HSPI_MODE2_RESERVED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a755c96456945ef03bae544705e8cca64ab72adb7187c7a178c7d1454d7eee184a"></a>FLD_SPI_CSHT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="abc1a2abf1bf92c4036064143db1c8210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1a2abf1bf92c4036064143db1c8210">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abc1a2abf1bf92c4036064143db1c8210aabafb157bea78057c9df6baf91ab0390"></a>FLD_SPI_DUMMY_CNT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abc1a2abf1bf92c4036064143db1c8210a193e50fbae60b1a4f196dc63239180ca"></a>FLD_SPI_TRANSMODE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a19ec6beb56ffd72599a9e41ec1024563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ec6beb56ffd72599a9e41ec1024563">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563afcd55692b5d23431f6d38405db9ef602"></a>FLD_SPI_CMD_RESERVED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563a4b38e0646acd3bc129fa52de2b0cc6aa"></a>FLD_SPI_CMD_TRANS_HWORD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563ae326bda7543cfd3f635d61ed7db7e11a"></a>FLD_SPI_CMD_TRANS_WORD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563a854f4b8516d0164aa5ae8fcfb6791f13"></a>FLD_SPI_CMD_RD_DUMMY_4CYCLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563aa2e06a4c7f5cb8a2f2a328cba0ae4194"></a>FLD_SPI_CMD_ADDR_AUTO_INCREASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563a05416b4cc2142fc8225fe101900f4232"></a>FLD_SPI_CMD_DATA_DUAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563ae0a1d406d1415ad1c478b1595ecd25b4"></a>FLD_SPI_CMD_ADDR_DUAL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a19ec6beb56ffd72599a9e41ec1024563af7659a8ad21a123e1bc591f5c839ad71"></a>FLD_SPI_CMD_RD_EN&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a70bd01545ca54514ee53e0eb670b9562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70bd01545ca54514ee53e0eb670b9562">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562a9a3831f3086a93b79eff4e814563cd4c"></a>FLD_SPI_RXFIFO_OR_INT_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562a0ba0bb0abbcb464b100422bff451d76d"></a>FLD_SPI_TXFIFO_UR_INT_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562ad9773570d015cb7927566e38a89d2c92"></a>FLD_SPI_RXFIFO_INT_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562a51f5198d7785b8085d8465538edea5a4"></a>FLD_SPI_TXFIFO_INT_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562a6a6e9b641cac650c3aafc38f73197ed1"></a>FLD_SPI_END_INT_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562aa402bff3f502e9a9ddeded4ddf179e89"></a>FLD_SPI_SLV_CMD_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562a07dbb62f215eceb0e1ada3531909901c"></a>FLD_SPI_RX_DMA_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a70bd01545ca54514ee53e0eb670b9562a7663a9e632e73bf4f9098408e66adbfd"></a>FLD_SPI_TX_DMA_EN&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="aeb8d583a31cccbb8cf9b452a8e298063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8d583a31cccbb8cf9b452a8e298063">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aeb8d583a31cccbb8cf9b452a8e298063a8c2d11f6ec8d5e1046dadd1b93c6f39a"></a>FLD_SPI_RXF_NUM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aeb8d583a31cccbb8cf9b452a8e298063a21c968a5ebce70b1f823069999c3ac1a"></a>FLD_SPI_TXF_NUM&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a737c1bdca78a4eec48fa026fcca3dd9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737c1bdca78a4eec48fa026fcca3dd9b">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9bae6f454e4d742d10aea8a0de503f99b08"></a>FLD_SPI_FIFO_STA_RESERVED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9baeb0c857d16e85613c49c0e15c08b4596"></a>FLD_SPI_RXF_CLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9baa8c8c136165c677ecf8d5df6c54409a0"></a>FLD_SPI_TXF_CLR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9ba868fc4242331c487c13d3d7ac11dc8f3"></a>FLD_SPI_RXF_FULL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9bacd858af4962d7112395c8e0f612892a8"></a>FLD_SPI_RXF_EMPTY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9ba224da96183a027658de0ca3bf75945a9"></a>FLD_SPI_TXF_FULL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a737c1bdca78a4eec48fa026fcca3dd9ba989b5af54c5a9d343e9d4b701389d423"></a>FLD_SPI_TXF_EMPTY&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a0ba582387b4cb6c2c6d1dd3003689d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba582387b4cb6c2c6d1dd3003689d07">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07ae3f1b92c0e22996898e2674ff4e8f591"></a>FLD_SPI_STATE_RESERVED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07a9f813f370eb36b0c10802bc5236ad2d0"></a>FLD_SPI_RXF_OR_INT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07a55a17f04cd8d9f5aade14af380c77fa8"></a>FLD_SPI_TXF_UR_INT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07afd1c3d38527f5f0153aca32c5f0e931e"></a>FLD_SPI_RXF_INT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07a21681c78bcde49ad00a1584ff4378c90"></a>FLD_SPI_TXF_INT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07a52f22eb56f8725ed19c7bbb767ce9488"></a>FLD_SPI_END_INT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0ba582387b4cb6c2c6d1dd3003689d07a7fced393bc192b83f98115a99822448a"></a>FLD_SPI_SLV_CMD_INT&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a282841548f1d79a386bbeb4172ebf942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282841548f1d79a386bbeb4172ebf942">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a282841548f1d79a386bbeb4172ebf942a6ec279cb18aaf2757498933d514a87b6"></a>FLD_HSPI_SLAVE_READY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a282841548f1d79a386bbeb4172ebf942a3dc2c95e5a7e9c65eee26fe4499e7f4b"></a>FLD_HSPI_SOFT_RESET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a282841548f1d79a386bbeb4172ebf942a260864dc8082ed5899c2ca977ff8800b"></a>FLD_HSPI_HSPI_STATUS_RESERVED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a282841548f1d79a386bbeb4172ebf942a494d4e74c718312db1fe4223442f3267"></a>FLD_HSPI_FIFO_THRES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a282841548f1d79a386bbeb4172ebf942a7e42361b08ef41722524035347f1161b"></a>FLD_HSPI_BUSY&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="af9e099c537bf634041abbe01e4c83422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e099c537bf634041abbe01e4c83422">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422a9be5f1053b9c954cf0570f932b5937aa"></a>FLD_HSPI_ADDR_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422a0940aa96577df2cf631935e1ed4ce3c6"></a>FLD_HSPI_ADDR_FMT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422aa3ceb1e989aa3a1b94c778858f863344"></a>FLD_HSPI_ADDR_LEN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422a46db17cebf14b7d21b24fddcdac5da5c"></a>FLD_HSPI_XIP_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422a72906560e82d4a420851fbcd780293c2"></a>FLD_HSPI_XIP_STOP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422aeaf813c6ad4d095cd484612ffc0c4cd0"></a>FLD_HSPI_XIP_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9e099c537bf634041abbe01e4c83422a4a05c3fb025d3e33092d816993636385"></a>FLD_HSPI_XIP_TIMEOUT_MODE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a871a83db4e53fc6c6872b5ac7cc94f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871a83db4e53fc6c6872b5ac7cc94f39">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a871a83db4e53fc6c6872b5ac7cc94f39aad4616ed3084f01637b0f3b3c0dc2f55"></a>FLD_HSPI_XIP_WR_TRANS_MODE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a871a83db4e53fc6c6872b5ac7cc94f39a03a8a52be136eafe2383a9f33258fab5"></a>FLD_HSPI_XIP_RD_TRANS_MODE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a337d6b8d9f9cc2b4d207e433a70d3987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337d6b8d9f9cc2b4d207e433a70d3987">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a337d6b8d9f9cc2b4d207e433a70d3987af502b6ead33bc43c4b22350b462c6060"></a>FLD_HSPI_PANEL_3LINE_DCX_EN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a337d6b8d9f9cc2b4d207e433a70d3987ace40db1c01fffb00870c8eef6eb96dfe"></a>FLD_HSPI_PANEL_3LINE_DCX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a337d6b8d9f9cc2b4d207e433a70d3987a6c89b05a4cc3a132dcd7f99e385ad750"></a>FLD_HSPI_PANEL_2DATA_LANE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_1168cc3fafbbeb392d47926f8117eace.html">B91_Driver_Demo</a></li><li class="navelem"><a class="el" href="dir_5709318247154c62888f928c62d473d2.html">drivers</a></li><li class="navelem"><a class="el" href="dir_69c112c435a8545565ab0dd11eeda758.html">B91</a></li><li class="navelem"><a class="el" href="dir_718164420ec71f7a8c173944be786975.html">reg_include</a></li><li class="navelem"><a class="el" href="spi__reg_8h.html">spi_reg.h</a></li>
    <li class="footer">Generated on Tue Sep 15 2020 13:20:39 for API User guide for TLSRB91 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
