Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct  9 17:38:27 2024
| Host         : anthony-HP-Pavilion-Laptop-15-cc1xx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file slave_sync_sclk_1_process_control_sets_placed.rpt
| Design       : slave_sync_sclk_1_process
| Device       : xc7s25
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              44 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------+------------------+------------------+----------------+--------------+
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[4]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[3]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[2]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[1]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[0]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[5]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[6]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | rx_buffer[7]_i_1_n_0         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_wiz_inst/inst/clk_out1 | FSM_onehot_state_reg_n_0_[2] | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_wiz_inst/inst/clk_out1 |                              | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_wiz_inst/inst/clk_out1 | bit_counter[31]_i_1_n_0      | reset_IBUF       |               10 |             32 |         3.20 |
+-----------------------------+------------------------------+------------------+------------------+----------------+--------------+


