<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<component> 
<vendor></vendor>
<library></library>
<name>CoreDMA_Controller_CoreDMA_Controller_0_CoreAXI4DMA</name>
<version></version>
<hwModel>
<views>
<view>
<name>HDL</name>
<fileSetRef>HDL_FILESET</fileSetRef>
</view>
</views>
</hwModel>
<fileSets>
<fileSet fileSetId="HDL_FILESET">
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_cache.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_bd.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_0.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_fifo_1.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscConCacheNM.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheNM.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_ram_dscCacheM.v</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM</name>
<userFileType>verilogSource</userFileType>
</file>
<file>
<name>rtl\vlog\core\CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM.v</name>
<userFileType>verilogSource</userFileType>
</file>
</fileSet>
</fileSets>
</component>