<harm>
	<context name="default">

		<numeric clsEffort="0.1" exp="Reg_int_::U_0_000::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_000::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_000::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_001::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_001::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_001::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_002::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_002::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_002::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_003::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_003::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_003::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_003::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_003::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_004::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_005::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_005::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_006::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_006::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_006::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_006::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_004::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_006::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_007::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_002::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_007::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_007::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_007::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_007::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_008::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_003::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_007::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_008::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_008::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_008::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_009::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_009::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_009::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_009::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_009::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_009::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_001::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_009::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_010::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_010::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_001::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_010::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_011::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_004::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_011::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_005::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_011::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_011::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_011::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_011::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_012::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_012::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_013::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_013::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_013::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_013::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_013::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_001::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_013::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_013::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_005::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_014::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_014::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_010::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_014::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_014::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_005::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_014::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_014::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_007::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_014::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_003::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_015::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_015::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_015::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_015::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_015::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_016::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_016::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_004::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_016::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_004::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_016::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_016::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_000::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_016::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_016::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_001::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_017::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_017::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_017::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_017::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_017::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_017::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_018::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_018::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_018::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_008::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_013::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_018::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_018::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_010::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_018::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_000::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_028::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_020::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_029::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_011::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_014::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::RX_MAX_LENGTH" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_026::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_023::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_003::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::MAC_rx_add_prom_wr" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_022::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_033::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_002::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_033::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_006::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_015::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_018::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_027::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_033::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_006::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::UpdateMIIRX_DATAReg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_034::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_021::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_005::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_034::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_029::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_023::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_034::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_034::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_034::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::CPU_rd_apply" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_013::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_023::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_029::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_019::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_002::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_034::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::Line_loop_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_003::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_008::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_024::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_033::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_010::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_012::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::MAC_rx_add_chk_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_033::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::MAC_rx_add_prom_add" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_019::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::Busy" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_008::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_024::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_034::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::pause_frame_send_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::Tx_Lwmark" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_012::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::CD_out" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_028::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_019::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::CD_in" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_015::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_033::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_010::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::CPU_rd_addr" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_012::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::Rx_Lwmark" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::RX_IFG_SET" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_017::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_024::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_015::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_016::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_023::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_029::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_021::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_012::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_029::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_011::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_019::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::RStatStart" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_023::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_034::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::xon_cpu" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_023::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::broadcast_bucket_interval" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_033::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_004::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_026::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::LinkFail" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_002::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::WRB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_012::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_026::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::CA" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_027::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::MAC_tx_add_prom_add" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_026::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_011::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_021::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_000::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_029::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::CRC_chk_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_005::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_027::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_000::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_002::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_004::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_022::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::MAC_tx_add_en" loc="c,dt"/>
		<prop exp="Reg_int_::RX_APPEND_CRC" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_001::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::CSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_025::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::xoff_cpu" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_007::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_029::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_018::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::Clk_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_005::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_028::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_000::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::pause_quanta_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::broadcast_bucket_depth" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::CPU_rd_dout" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::Tx_Hwmark" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_019::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_033::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_034::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_017::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_024::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::RX_MIN_LENGTH" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::Speed" loc="c,dt"/>
		<prop exp="Reg_int_::MAC_tx_add_prom_wr" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::MAC_rx_add_prom_data" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_000::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::MaxRetry" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_025::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::Rx_Hwmark" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_028::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_028::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_016::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_026::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_001::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_028::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_028::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_028::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_010::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_027::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_025::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_025::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_022::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_027::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::FullDuplex" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_027::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::broadcast_filter_en" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_027::RegOut" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_006::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_021::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_014::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_029::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_025::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_026::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_026::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_026::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_027::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_026::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_025::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::WCtrlDataStart" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_025::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_025::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_021::CA_reg_set" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_008::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_024::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_004::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_009::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_024::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_024::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_005::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_022::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_018::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::IFGset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_024::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_012::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_024::Reset" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_023::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_010::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_023::CD_in_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_007::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_023::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_022::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_027::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_022::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_022::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_004::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_022::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_002::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_012::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_025::CCSB" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_029::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::CPU_rd_grant" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_019::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::Prsd" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_022::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_006::CA_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_028::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_021::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_021::CWR_pulse" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_017::RegInit" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_021::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_008::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::MAC_tx_add_prom_data" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_021::Reset" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_020::RegOut" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_020::CA_reg_set" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_033::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_020::CCSB" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_020::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::tx_pause_en" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_020::CWR_pulse" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_009::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_020::Clk" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_015::Clk" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_020::RegInit" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_019::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_020::CA_reg" loc="c,dt"/>
		<numeric clsEffort="0.1" exp="Reg_int_::U_0_019::CD_in_reg" loc="c,dt"/>
		<prop exp="Reg_int_::Nvalid" loc="c,dt"/>
		<prop exp="Reg_int_::U_0_019::Reset" loc="c,dt"/>



		<template dtLimits="5D,3W,15A,-0.1E,R" exp="G({..#1&..}|-> P0)" /> 



		<sort name="causality" exp="1-afct/traceLength"/>
		<sort name="frequency" exp="atct/traceLength"/>
	</context>
</harm>



