<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width,initial-scale=1"><title>Digital VLSI Design Lecture 2 Verilog | Doraemonzzz</title><meta name="keywords" content="芯片设计"><meta name="author" content="Doraemonzzz"><meta name="copyright" content="Doraemonzzz"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="课程主页： http:&#x2F;&#x2F;www.eng.biu.ac.il&#x2F;temanad&#x2F;digital-vlsi-design&#x2F; 课程视频： https:&#x2F;&#x2F;www.youtube.com&#x2F;watch?reload&#x3D;9&amp;v&#x3D;RbZ3BXbd6_k&amp;list&#x3D;PLZU5hLL_713x0_AV_rVbay0pWmED7992G https:&#x2F;&#x2F;www.bilibili.com&#x2F;video&#x2F;BV">
<meta property="og:type" content="article">
<meta property="og:title" content="Digital VLSI Design Lecture 2 Verilog">
<meta property="og:url" content="http://www.doraemonzzz.com/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/index.html">
<meta property="og:site_name" content="Doraemonzzz">
<meta property="og:description" content="课程主页： http:&#x2F;&#x2F;www.eng.biu.ac.il&#x2F;temanad&#x2F;digital-vlsi-design&#x2F; 课程视频： https:&#x2F;&#x2F;www.youtube.com&#x2F;watch?reload&#x3D;9&amp;v&#x3D;RbZ3BXbd6_k&amp;list&#x3D;PLZU5hLL_713x0_AV_rVbay0pWmED7992G https:&#x2F;&#x2F;www.bilibili.com&#x2F;video&#x2F;BV">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg">
<meta property="article:published_time" content="2020-08-19T11:25:00.000Z">
<meta property="article:modified_time" content="2020-08-23T10:39:47.495Z">
<meta property="article:author" content="Doraemonzzz">
<meta property="article:tag" content="芯片设计">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg"><link rel="shortcut icon" href="https://github.com/Doraemonzzz/md-photo/blob/master/%E5%A4%B4%E5%83%8F.jpg?raw=true"><link rel="canonical" href="http://www.doraemonzzz.com/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//www.google-analytics.com" crossorigin=""/><link rel="preconnect" href="//hm.baidu.com"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><script>var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6f00f37f957f0608abb8c571105456f0";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script><script async="async" src="https://www.googletagmanager.com/gtag/js?id=UA-G-RE4B1LKRZD"></script><script>window.dataLayer = window.dataLayer || [];
function gtag(){dataLayer.push(arguments);}
gtag('js', new Date());
gtag('config', 'UA-G-RE4B1LKRZD');
</script><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"search.xml","languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":500,"position":"top","messagePrev":"距离上次更新已经","messageNext":"天了，文章内容可能已经过时。"},
  highlight: {"plugin":"prismjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    jQuery: 'https://cdn.jsdelivr.net/npm/jquery@latest/dist/jquery.min.js',
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/js/jquery.justifiedGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/justifiedGallery/dist/css/justifiedGallery.min.css'
    },
    fancybox: {
      js: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.js',
      css: 'https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@latest/dist/jquery.fancybox.min.css'
    }
  },
  isPhotoFigcaption: true,
  islazyload: true,
  isanchor: true
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Digital VLSI Design Lecture 2 Verilog',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2020-08-23 18:39:47'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const fontSizeVal = saveToLocal.get('global-font-size')
    if (fontSizeVal !== undefined) {
      document.documentElement.style.setProperty('--global-font-size', fontSizeVal + 'px')
    }
    })(window)</script><link rel="stylesheet" href="/css/bilibili.css" media="defer" onload="this.media='all'"><meta name="google-site-verification" content="c4v-NmuUZRgl3cvtg9GKswryK1YLaPztd_5M-df5VNI" /><meta name="generator" content="Hexo 5.4.0"><link rel="alternate" href="/atom.xml" title="Doraemonzzz" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="author-avatar"><img class="avatar-img" src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/%E5%A4%B4%E5%83%8F.jpg?raw=true" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data"><div class="data-item is-center"><div class="data-item-link"><a href="/archives/"><div class="headline">文章</div><div class="length-num">615</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/tags/"><div class="headline">标签</div><div class="length-num">61</div></a></div></div><div class="data-item is-center"><div class="data-item-link"><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div></div></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-chart-pie"></i><span> 博客统计</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/charts/"><i class="fa-fw far fa-chart-bar"></i><span> 文章统计</span></a></li><li><a class="site-page child" href="/census/"><i class="fa-fw fas fa-chart-area"></i><span> 访问统计</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/top/"><i class="fa-fw fab fa-hotjar"></i><span> 阅读排行榜</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 娱乐</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于我</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Doraemonzzz</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fas fa-chart-pie"></i><span> 博客统计</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/charts/"><i class="fa-fw far fa-chart-bar"></i><span> 文章统计</span></a></li><li><a class="site-page child" href="/census/"><i class="fa-fw fas fa-chart-area"></i><span> 访问统计</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/top/"><i class="fa-fw fab fa-hotjar"></i><span> 阅读排行榜</span></a></div><div class="menus_item"><a class="site-page" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 娱乐</span><i class="fas fa-chevron-down expand"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于我</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Digital VLSI Design Lecture 2 Verilog</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2020-08-19T11:25:00.000Z" title="发表于 2020-08-19 19:25:00">2020-08-19</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2020-08-23T10:39:47.495Z" title="更新于 2020-08-23 18:39:47">2020-08-23</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF/">集成电路</a></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-tag"></i><a class="article-meta__tags" href="/tags/%E8%8A%AF%E7%89%87%E8%AE%BE%E8%AE%A1/">芯片设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>8分钟</span></span><span class="post-meta-separator">|</span><span class="leancloud_visitors" id="/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/" data-flag-title="Digital VLSI Design Lecture 2 Verilog"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span class="leancloud-visitors-count"></span></span><span class="post-meta-separator">|</span><span class="post-meta-commentcount"><i class="far fa-comments fa-fw post-meta-icon"></i><span class="post-meta-label">评论数:</span><a href="/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/#post-comment" itemprop="discussionUrl"><span class="valine-comment-count" data-xid="/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/" itemprop="commentCount"></span></a></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p>课程主页：</p>
<p><a target="_blank" rel="noopener" href="http://www.eng.biu.ac.il/temanad/digital-vlsi-design/">http://www.eng.biu.ac.il/temanad/digital-vlsi-design/</a></p>
<p>课程视频：</p>
<p><a target="_blank" rel="noopener" href="https://www.youtube.com/watch?reload=9&amp;v=RbZ3BXbd6_k&amp;list=PLZU5hLL_713x0_AV_rVbay0pWmED7992G">https://www.youtube.com/watch?reload=9&amp;v=RbZ3BXbd6_k&amp;list=PLZU5hLL_713x0_AV_rVbay0pWmED7992G</a></p>
<p><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1EA411n7VQ?from=search&amp;seid=14545899898143497364">https://www.bilibili.com/video/BV1EA411n7VQ?from=search&amp;seid=14545899898143497364</a></p>
<p>这次回顾第二讲，这一讲介绍了Verilog。</p>
<span id="more"></span>
<h3 id="Verilog语法"><a href="#Verilog语法" class="headerlink" title="Verilog语法"></a>Verilog语法</h3><h4 id="基本结构"><a href="#基本结构" class="headerlink" title="基本结构"></a>基本结构</h4><ul>
<li><p>原语：</p>
<ul>
<li>not,and,or,etc</li>
<li><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082301.jpg?raw=true" alt=""></li>
</ul>
</li>
<li><p>信号：</p>
<ul>
<li><p>$4$种状态：$\text{0,1,X,Z}$</p>
</li>
<li><p>电线：不保持状态</p>
</li>
<li><p>寄存器：保持状态</p>
</li>
<li><p>可以表示总线或一组信号</p>
</li>
<li><p>```vhdl<br>wire in1,in2;<br>reg out;<br>wire [7:0] data;<br>reg [31:0] mem [0:7];//width (bits)=32，depth (words)=8</p>
<pre class="line-numbers language-none"><code class="language-none">
- 操作符

  - 类似原语：
  - $\&amp;,  \sim, \&amp; \&amp;,| \mid, \text &#123; etc &#125;$
  - ![](https:&#x2F;&#x2F;github.com&#x2F;Doraemonzzz&#x2F;md-photo&#x2F;blob&#x2F;master&#x2F;Digital%20VLSI%20Design&#x2F;Lecture%202&#x2F;2020082302.jpg?raw&#x3D;true)

- 常量：

  - 标准形式：$\text&#123;W&#39;Bval&#125;$
  - 例子：
    - 1&#39;b0
    - 8&#39;hff
    - 8&#39;d255



#### 过程块

- Initial块

  - 将只执行一次，第一次调用该单元（仅在测试中）

  - &#96;&#96;&#96;vhdl
    initial begin
    	a &#x3D; 1’b0;
    	b &#x3D; 1’b0;
    end<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
<li><p>always块</p>
<ul>
<li><p>当敏感列表发生更改时，将对语句进行执行</p>
<ul>
<li><p>同步复位与异步复位：</p>
<ul>
<li><p>```vhdl<br>//同步复位<br>always @(posedge clock)</p>
<pre><code>if (!nreset)
    q &lt;= 1’b0;
  else
    q &lt;= d;
</code></pre><p>//异步复位<br>always @(posedge clock or negedge nreset)</p>
<pre><code>if (!nreset)
    q &lt;= 1’b0;
else if (load_enable)
    q &lt;= d;
</code></pre><pre class="line-numbers language-none"><code class="language-none">
- always块有两种

  - 时序

    - 由灵敏度列表中的时钟确定。
    
    - &#96;&#96;&#96;vhdl
  	  always @(posedge clock or negedge nreset)
      	if (!nreset)
      		q &lt;&#x3D; 1’b0;
      	else if (load_enable)
      		q &lt;&#x3D; d;<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
</ul>
</li>
<li><p>组合</p>
<ul>
<li><p>描述纯组合逻辑，敏感列表没有时钟信号。</p>
</li>
<li><p>```vhdl<br>always @(a or b or c)</p>
<pre><code>out = a &amp; b &amp; c
</code></pre><pre class="line-numbers language-none"><code class="language-none">    



#### 赋值

Verilog有三种类型的赋值：

- 连续赋值
  - 在always块之外。
  
  - &#96;&#96;&#96;vhdl
    assign muxout &#x3D; (sel&amp;in1) l (~sel&amp;ine);
    assign muxout &#x3D; sel ? in1 : ine;<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre></li>
</ul>
</li>
</ul>
</li>
<li><p>阻塞过程赋值”=”</p>
<ul>
<li><p>时序执行。</p>
</li>
<li><p>```vhdl<br>// assume initially a=1;<br>a = 2;<br>b = a;<br>// a=2; b=2</p>
<pre class="line-numbers language-none"><code class="language-none">- 非阻塞过程赋值&quot;&lt;&#x3D;&quot;
  - 并行执行。
  
  - &#96;&#96;&#96;vhdl
    &#x2F;&#x2F; assume initially a&#x3D;1; 
    a &lt;&#x3D; 2;
    b &lt;&#x3D; a;
    &#x2F;&#x2F; a&#x3D;2; b&#x3D;2<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre></li>
</ul>
</li>
<li>要消除错误，请遵循以下规则：<ul>
<li>组合always块：使用阻塞赋值(=)</li>
<li>时序always块：使用非阻止赋值(&lt;=)</li>
<li>不要将阻塞和非阻塞混合在同一always块</li>
<li>不要在多个always块中为同一个变量赋值</li>
</ul>
</li>
</ul>
<h4 id="层次化"><a href="#层次化" class="headerlink" title="层次化"></a>层次化</h4><ul>
<li><p>模块</p>
<ul>
<li><p>用来定义硬件模块</p>
</li>
<li><p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082303.jpg?raw=true" alt=""></p>
</li>
</ul>
</li>
<li><p>实例</p>
<ul>
<li><p>引用不同级别的块</p>
</li>
<li><p>```vhdl<br>mux4 M0 (.out(outa),.in(a),.sel(sel));<br>mux4 M1 (.out(outb),.in(b),.sel(sel));</p>
<pre class="line-numbers language-none"><code class="language-none">  
    

#### 系统任务

- 系统任务用于提供模拟数据的接口

- 以$\$\text&#123;name&#125;$语法标识

- 打印任务：

  - $\text&#123;\$display, \$strobe&#125;$：语句执行后立即打印

  - $\text&#123;\$monitor&#125;$：每当其中一个参数发生更改时打印一次

  - 全部采用c语言的printf格式

    - &#96;&#96;&#96;vhdl
      $display(At %t Value of out is %b \n”,$time,out);<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
</ul>
<h3 id="简单例子"><a href="#简单例子" class="headerlink" title="简单例子"></a>简单例子</h3><h4 id="Hello-World"><a href="#Hello-World" class="headerlink" title="Hello World"></a>Hello World</h4><pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">module main<span class="token punctuation">;</span>
	initial
		<span class="token keyword">begin</span>
			$<span class="token function">display</span><span class="token punctuation">(</span>"Hello world !”<span class="token punctuation">)</span><span class="token punctuation">;</span>
			$finish<span class="token punctuation">;</span>
		<span class="token keyword">end</span>
	endmodule<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="组合逻辑"><a href="#组合逻辑" class="headerlink" title="组合逻辑"></a>组合逻辑</h4><p>三种使用MUX的方法</p>
<ul>
<li><p>使用assign：</p>
<ul>
<li>```vhdl<br>wire out;<br>assign out = sel ? a : b;<pre class="line-numbers language-none"><code class="language-none">
- 使用always块：

  - &#96;&#96;&#96;vhdl
    reg out;
    always  (a or b or sel)
    	if (sel)
    		out&#x3D;a;
    	else
    		out&#x3D;b;<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
<li><p>使用case语句：</p>
<ul>
<li>```vhdl<br>reg out;<br>always @ (a or b or sel)<pre><code>begin
    case (sel)
        1&#39;b0: out=b;
        1&#39;b1: out=a;
    endcase
end
</code></pre><pre class="line-numbers language-none"><code class="language-none">



#### 时序逻辑

- D-Flip Flop：

  - &#96;&#96;&#96;vhdl
    reg q;
    always @(posedge clk)
    	q&lt;&#x3D; d;<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
<li><p>异步D-Flip Flop</p>
<ul>
<li>```vhdl<br>reg q;<br>always @(posedge clk or negedge reset_)<pre><code>if(~reset_)
    q&lt;= 0;
else
    q&lt;= d;
</code></pre><pre class="line-numbers language-none"><code class="language-none">


#### 算数运算

- Verilog支持标准算数运算：

  - $+,-, *,&lt;&lt;($ shift left $),&gt;&gt;($ shift right $),$ etc

  - 使用$\&#123;,\&#125;$连接向量

    - &#96;&#96;&#96;vhdl
      assign a &#x3D; 4&#39;b1100;
      assign b &#x3D; 4&#39;b1010;
      assign c &#x3D; &#123;a,b&#125;; &#x2F;&#x2F;c&#x3D;8&#39;b11001010<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
<li><p>但是</p>
<ul>
<li>Verilog将所有向量视为无符号二进制数</li>
<li><p>为了做带符号操作，需要将reg/wire声明为signed：</p>
<ul>
<li>```vhdl<br>wire signed [9:0] a,b;<br>wire signed [19:0] result = a*b;<pre class="line-numbers language-none"><code class="language-none">  - 为了使用带符号常熟，需要增加s：



#### reg vs wire

1.always块内部（时序和组合）只有reg可以用作LHS。
2.对于assign语句，只能使用wire作为LHS。
3.在initial块（Testbench）中，LHS上只能使用reg。
4.实例化模块的输出只能连接到wire
5.模块输入不能为reg

正确案例：

&#96;&#96;&#96;vhdl
reg r;
always @*
	r &#x3D; a &amp; b;<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">wire w<span class="token punctuation">;</span>
assign w <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">reg r<span class="token punctuation">;</span>
initial
	<span class="token keyword">begin</span>
		r<span class="token operator">=</span><span class="token number">1</span>'bo<span class="token punctuation">;</span>
	   #<span class="token number">1</span>
		r <span class="token operator">=</span><span class="token number">1</span>'b1<span class="token punctuation">;</span>
	<span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>错误案例：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">module m1 <span class="token punctuation">(</span><span class="token keyword">out</span><span class="token punctuation">)</span>
	output <span class="token keyword">out</span><span class="token punctuation">;</span>
endmodule

reg r
<span class="token function">m1_m1_instance</span><span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token keyword">out</span><span class="token punctuation">(</span>r<span class="token punctuation">)</span><span class="token punctuation">)</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">module <span class="token function">m2</span><span class="token punctuation">(</span><span class="token keyword">in</span><span class="token punctuation">)</span>
	input <span class="token keyword">in</span><span class="token punctuation">;</span>
	reg <span class="token keyword">in</span>，
endmodule<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="Testbench构造"><a href="#Testbench构造" class="headerlink" title="Testbench构造"></a>Testbench构造</h4><ul>
<li><p>定义clock：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">`define CLK_PERIOD <span class="token number">10</span>
initial
	<span class="token keyword">begin</span>	<span class="token operator">/</span><span class="token operator">/</span>begins executing at time e
		clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
	<span class="token keyword">end</span>
	
always		<span class="token operator">/</span><span class="token operator">/</span>begins executing at time <span class="token number">0</span> <span class="token operator">and</span> never stops
	#<span class="token punctuation">(</span>CLK_PERIOD<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span> clk <span class="token operator">=</span> ~clk<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
<h3 id="Verilog-FSM（有限状态自动机）实现"><a href="#Verilog-FSM（有限状态自动机）实现" class="headerlink" title="Verilog FSM（有限状态自动机）实现"></a>Verilog FSM（有限状态自动机）实现</h3><h4 id="FSM"><a href="#FSM" class="headerlink" title="FSM"></a>FSM</h4><ul>
<li><p>4比特计数器</p>
<ul>
<li>4个输入：<ul>
<li>clk：系统时钟</li>
<li>rst_n：低有效复位</li>
<li>act：激活信号</li>
<li>up_dwn_n：计数上移（正）或计数下移（负数）</li>
</ul>
</li>
<li>两个输出信号：<ul>
<li>count：当前计数值</li>
<li>ovflw：溢出信号</li>
</ul>
</li>
</ul>
</li>
<li><p>状态机的图示：</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082304.jpg?raw=true" alt=""></p>
</li>
<li><p>定义每个状态：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">localparam IDLE  <span class="token operator">=</span> <span class="token number">4</span>'b0001<span class="token punctuation">;</span>
localparam CNTUP <span class="token operator">=</span> <span class="token number">4</span>'b0010<span class="token punctuation">;</span>
localparam CNTDN <span class="token operator">=</span> <span class="token number">4</span>'b0100<span class="token punctuation">;</span>
localparam OVFLW <span class="token operator">=</span> <span class="token number">4</span>'b1000<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>
</li>
<li><p>组合块</p>
<ul>
<li>计算下个状态：</li>
</ul>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">always @<span class="token operator">*</span>
	<span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
		IDLE<span class="token punctuation">:</span> <span class="token keyword">begin</span>
			<span class="token keyword">if</span><span class="token punctuation">(</span>act<span class="token punctuation">)</span>
				<span class="token keyword">if</span><span class="token punctuation">(</span>up_dwn_n<span class="token punctuation">)</span>
					next_state <span class="token operator">=</span> CNTUP<span class="token punctuation">;</span>
				<span class="token keyword">else</span>
					next_state <span class="token operator">=</span> CNTDN<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				next_state <span class="token operator">=</span> IDLE<span class="token punctuation">;</span>
		<span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">CNTUP<span class="token punctuation">:</span> <span class="token keyword">begin</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span>act<span class="token punctuation">)</span>
		<span class="token keyword">if</span><span class="token punctuation">(</span>up_dwn_n<span class="token punctuation">)</span>
			<span class="token keyword">if</span> <span class="token punctuation">(</span>count<span class="token operator">=</span><span class="token operator">=</span><span class="token punctuation">(</span><span class="token number">1</span><span class="token operator">&lt;</span><span class="token operator">&lt;</span>COUNTER_WIDTH<span class="token punctuation">)</span><span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">)</span>
				next_state <span class="token operator">=</span> OVFLW<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				next_state <span class="token operator">=</span> CNTUP<span class="token punctuation">;</span>
		<span class="token keyword">else</span>
			<span class="token keyword">if</span> <span class="token punctuation">(</span>count<span class="token operator">=</span><span class="token operator">=</span>'b0<span class="token punctuation">)</span>
				next_state<span class="token operator">=</span>OVFLW<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				next_state<span class="token operator">=</span>CNTDN<span class="token punctuation">;</span>
			<span class="token keyword">else</span>
				next_state<span class="token operator">=</span>IDLE<span class="token punctuation">;</span>
	<span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082305.jpg?raw=true" alt=""></p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082306.jpg?raw=true" alt=""></p>
</li>
<li><p>时序块：</p>
<ul>
<li><p>定义状态寄存器</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082307.jpg?raw=true" alt=""></p>
</li>
<li><p>定义计数寄存器</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082308.jpg?raw=true" alt=""></p>
</li>
<li><p>最后给输出赋值</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082309.jpg?raw=true" alt=""></p>
</li>
</ul>
</li>
</ul>
<h4 id="Testbench"><a href="#Testbench" class="headerlink" title="Testbench"></a>Testbench</h4><ul>
<li><p>定义信号和参数：</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082310.jpg?raw=true" alt=""></p>
</li>
<li><p>实例化状态机：</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082311.jpg?raw=true" alt=""></p>
</li>
<li><p>设置初始值、值监视和时序重置：</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082312.jpg?raw=true" alt=""></p>
</li>
<li><p>定义时钟：</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082313.jpg?raw=true" alt=""></p>
</li>
<li><p>设置stimuli：</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082314.jpg?raw=true" alt=""></p>
</li>
</ul>
<h3 id="RTL编程风格"><a href="#RTL编程风格" class="headerlink" title="RTL编程风格"></a>RTL编程风格</h3><h4 id="组织代码"><a href="#组织代码" class="headerlink" title="组织代码"></a>组织代码</h4><ul>
<li><p>每个模块应位于单独的文件中</p>
<ul>
<li>将文件命名为$&lt;\text{modulename}&gt;.\text{v}$</li>
<li>始终按名称（.dot()形式）连接模块。</li>
</ul>
</li>
<li><p>将每个输入/输出写在单独的一行上</p>
</li>
<li><p>注释每个信号的作用。</p>
</li>
<li><p>分开时序和组合逻辑</p>
<p><img src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/Digital%20VLSI%20Design/Lecture%202/2020082315.jpg?raw=true" alt=""></p>
</li>
</ul>
<h4 id="赋值"><a href="#赋值" class="headerlink" title="赋值"></a>赋值</h4><ul>
<li>在组合块($\text{always@}^\star$)：<ul>
<li>始终使用阻塞(=)赋值。</li>
<li>建议在敏感性列表中使用$\star$。</li>
</ul>
</li>
<li>在时序块($\text{always@posedge}$)：<ul>
<li>始终使用非阻塞(&lt;=)</li>
<li>最好将每个触发器放在单独的always块中。</li>
</ul>
</li>
<li>永远不要从多个块中对同一个信号（ LHS ）赋值。</li>
</ul>
<h4 id="注意不要引起闩锁-latch"><a href="#注意不要引起闩锁-latch" class="headerlink" title="注意不要引起闩锁(latch)"></a>注意不要引起闩锁(latch)</h4><ul>
<li><p>每个if后要跟else</p>
</li>
<li><p>错误案例：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">module mux4to1 <span class="token punctuation">(</span><span class="token keyword">out</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d， sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
	output <span class="token keyword">out</span><span class="token punctuation">;</span>
	input <span class="token operator">&amp;</span>b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">;</span>
	input <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel<span class="token punctuation">;</span>
	reg <span class="token keyword">out</span><span class="token punctuation">;</span>

always @<span class="token punctuation">(</span>sel <span class="token operator">or</span> a ob <span class="token operator">or</span> c <span class="token operator">or</span> d<span class="token punctuation">)</span>
	<span class="token keyword">case</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span>
		<span class="token number">2</span>'b00<span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token operator">=</span> a<span class="token punctuation">;</span>
		<span class="token number">2</span>'b01<span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token operator">=</span> b<span class="token punctuation">;</span>
		<span class="token number">2</span>'b10<span class="token punctuation">:</span> <span class="token keyword">out</span> <span class="token operator">=</span> d<span class="token punctuation">;</span>
	endcase
endmodule<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
<h4 id="坚持使用一种重置类型"><a href="#坚持使用一种重置类型" class="headerlink" title="坚持使用一种重置类型"></a>坚持使用一种重置类型</h4><ul>
<li><p>重置的目的是使您的设计进入一个众所周知的状态。</p>
<ul>
<li><p>无论是否需要，都希望每个触发器都可重置。</p>
</li>
<li><p>我们通常使用异步重置：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">always @<span class="token punctuation">(</span>posedge clock <span class="token operator">or</span> negedge rst_<span class="token punctuation">)</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span>!nreset<span class="token punctuation">)</span>
		state <span class="token operator">&lt;=</span> idle<span class="token punctuation">;</span>
	<span class="token keyword">else</span>
		state <span class="token operator">&lt;=</span> next_state<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
<li><p>但同步重置也没关系：</p>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">always @<span class="token punctuation">(</span>posedge clock<span class="token punctuation">)</span>
	<span class="token keyword">if</span> <span class="token punctuation">(</span>!nreset<span class="token punctuation">)</span>
		state <span class="token operator">&lt;=</span> idle<span class="token punctuation">;</span>
	<span class="token keyword">else</span>
		state <span class="token operator">&lt;=</span> next_state<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
</li>
<li><p>只要确保不要在设计中混合使用</p>
</li>
<li><p>在复位信号中不要使用逻辑（这一点没有完全理解）</p>
<ul>
<li>反例</li>
</ul>
<pre class="line-numbers language-vhdl" data-language="vhdl"><code class="language-vhdl">assignsomething <span class="token operator">=</span> a <span class="token operator">&amp;</span><span class="token operator">&amp;</span> reset <span class="token punctuation">;</span>
always@<span class="token operator">*</span>
	<span class="token keyword">case</span> <span class="token punctuation">(</span>state<span class="token punctuation">)</span>
		<span class="token number">1</span>'b1011<span class="token punctuation">.</span> <span class="token keyword">if</span><span class="token punctuation">(</span>b ll reset<span class="token punctuation">)</span>
			next_state <span class="token operator">=</span> idle<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
</li>
</ul>
<h4 id="参数化设计"><a href="#参数化设计" class="headerlink" title="参数化设计"></a>参数化设计</h4><ul>
<li>“Pretty code”是完全参数化的代码</li>
<li>参数化的两种方法：’define, ‘include, and ‘ifdef<ul>
<li>编译器指令：<ul>
<li>将所有`define语句放在外部定义文件中。</li>
</ul>
</li>
<li>参数或局部参数<ul>
<li>参数可以通过实例化来重写</li>
<li>局部参数更适合常量，例如FSM编码</li>
</ul>
</li>
</ul>
</li>
<li>也可以使用generate语句，但要注意这些语句。</li>
<li>始终使用硬编码值对FSM状态进行编码<ul>
<li>可以选择各种方法，如二进制码、灰度码、独热码等。</li>
</ul>
</li>
</ul>
<h4 id="编写可读代码"><a href="#编写可读代码" class="headerlink" title="编写可读代码"></a>编写可读代码</h4><ul>
<li>始终使用缩进!!!</li>
<li>命名规范：<ul>
<li>常用样式：</li>
<li>C样式：带下划线的单词，如packet_addr、data_in</li>
<li>Pascal样式：每个单词大写，例如PacketAddr、DataIn</li>
<li>Modula样式：除第一个单词外，其他单词都大写，如packetAddr , dataIn</li>
</ul>
</li>
<li>没有一个正确答案，但有两种推荐的样式<ul>
<li>NetFPGA VerilogCodingGuidelines<br><a target="_blank" rel="noopener" href="https://github.com/NetFPGA/netfpga/wiki/VerilogCodingGuidelines">https://github.com/NetFPGA/netfpga/wiki/VerilogCodingGuidelines</a></li>
<li>ETH Zurich VHDL naming conventions (with emacs highlighting!):<br><a target="_blank" rel="noopener" href="https://www.dz.ee.ethz.ch/en/information/hdl-help/vhdl-naming-conventions.html">https://www.dz.ee.ethz.ch/en/information/hdl-help/vhdl-naming-conventions.html</a></li>
</ul>
</li>
</ul>
<h4 id="一些有用的文档和参考资料"><a href="#一些有用的文档和参考资料" class="headerlink" title="一些有用的文档和参考资料"></a>一些有用的文档和参考资料</h4><ul>
<li>Chris Fletcher “Verilog: wire vs. reg</li>
<li>Greg Tumbush “Signed Arithmetic in Verilog 2001 Opportunities and Hazards”</li>
<li>NetFPGA wiki VerilogCodingGuidelines</li>
<li>MIT 6.111 Lectures <a target="_blank" rel="noopener" href="http://web.mit.edu/6.111/www/f2007/">http://web.mit.edu/6.111/www/f2007/</a></li>
<li>Stuart Sutherland, Don Mills “Standard Gotchas : Subtleties in the Verilog and SystemVerilog Standards That Every Engineer Should Know”</li>
</ul>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="mailto:undefined">Doraemonzzz</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://www.doraemonzzz.com/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/">http://www.doraemonzzz.com/2020/08/19/Digital%20VLSI%20Design%20Lecture%202%20Verilog/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://www.doraemonzzz.com" target="_blank">Doraemonzzz</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%8A%AF%E7%89%87%E8%AE%BE%E8%AE%A1/">芯片设计</a></div><div class="post_share"><div class="social-share" data-image="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/social-share.js/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/social-share.js/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2020/08/23/The%20Hardware%20Software%20Interface%20Section%206%20Arrays%20and%20Structs/"><img class="prev-cover" src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">The Hardware Software Interface Section 6 Arrays and Structs</div></div></a></div><div class="next-post pull-right"><a href="/2020/08/17/Digital%20VLSI%20Design%20Lecture%201%20Introduction/"><img class="next-cover" src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Digital VLSI Design Lecture 1 Introduction</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span> 相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2020/08/17/Digital VLSI Design Lecture 1 Introduction/" title="Digital VLSI Design Lecture 1 Introduction"><img class="cover" src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2020-08-17</div><div class="title">Digital VLSI Design Lecture 1 Introduction</div></div></a></div><div><a href="/2020/09/01/Digital VLSI Design Lecture 3 Logic Synthesis Part 1/" title="Digital VLSI Design Lecture 3 Logic Synthesis Part 1"><img class="cover" src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2020-09-01</div><div class="title">Digital VLSI Design Lecture 3 Logic Synthesis Part 1</div></div></a></div><div><a href="/2020/09/02/Digital VLSI Design Lecture 4 Logic Synthesis Part 2/" title="Digital VLSI Design Lecture 4 Logic Synthesis Part 2"><img class="cover" src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2020-09-02</div><div class="title">Digital VLSI Design Lecture 4 Logic Synthesis Part 2</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div><div id="comment-switch"><span class="first-comment">Valine</span><span class="switch-btn"></span><span class="second-comment">Livere</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div><div><div id="lv-container" data-id="city" data-uid="MTAyMC8zNDcxOS8xMTI1Ng=="></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="card-info-avatar is-center"><img class="avatar-img" src= "/img/loading.gif" data-lazy-src="https://github.com/Doraemonzzz/md-photo/blob/master/%E5%A4%B4%E5%83%8F.jpg?raw=true" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/><div class="author-info__name">Doraemonzzz</div><div class="author-info__description">个人博客，主要记录有关机器学习，数学以及计算机科学的笔记</div></div><div class="card-info-data"><div class="card-info-data-item is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">615</div></a></div><div class="card-info-data-item is-center"><a href="/tags/"><div class="headline">标签</div><div class="length-num">61</div></a></div><div class="card-info-data-item is-center"><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div></div><a class="button--animated" id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/Doraemonzzz"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/Doraemonzzz" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="/doraemon_zzz@163.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a><a class="social-icon" href="https://space.bilibili.com/291079982" target="_blank" title="Bilibili"><i class="iconfont icon-bilibili"></i></a><a class="social-icon" href="/atom.xml" target="_blank" title=""><i class="fa fa-rss"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn card-announcement-animation"></i><span>公告</span></div><div class="announcement_content">暂无公告</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#Verilog%E8%AF%AD%E6%B3%95"><span class="toc-number">1.</span> <span class="toc-text">Verilog语法</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84"><span class="toc-number">1.1.</span> <span class="toc-text">基本结构</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B1%82%E6%AC%A1%E5%8C%96"><span class="toc-number">1.2.</span> <span class="toc-text">层次化</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AE%80%E5%8D%95%E4%BE%8B%E5%AD%90"><span class="toc-number">2.</span> <span class="toc-text">简单例子</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Hello-World"><span class="toc-number">2.1.</span> <span class="toc-text">Hello World</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91"><span class="toc-number">2.2.</span> <span class="toc-text">组合逻辑</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Testbench%E6%9E%84%E9%80%A0"><span class="toc-number">2.3.</span> <span class="toc-text">Testbench构造</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Verilog-FSM%EF%BC%88%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E8%87%AA%E5%8A%A8%E6%9C%BA%EF%BC%89%E5%AE%9E%E7%8E%B0"><span class="toc-number">3.</span> <span class="toc-text">Verilog FSM（有限状态自动机）实现</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#FSM"><span class="toc-number">3.1.</span> <span class="toc-text">FSM</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Testbench"><span class="toc-number">3.2.</span> <span class="toc-text">Testbench</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#RTL%E7%BC%96%E7%A8%8B%E9%A3%8E%E6%A0%BC"><span class="toc-number">4.</span> <span class="toc-text">RTL编程风格</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%84%E7%BB%87%E4%BB%A3%E7%A0%81"><span class="toc-number">4.1.</span> <span class="toc-text">组织代码</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%B5%8B%E5%80%BC"><span class="toc-number">4.2.</span> <span class="toc-text">赋值</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B3%A8%E6%84%8F%E4%B8%8D%E8%A6%81%E5%BC%95%E8%B5%B7%E9%97%A9%E9%94%81-latch"><span class="toc-number">4.3.</span> <span class="toc-text">注意不要引起闩锁(latch)</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%9D%9A%E6%8C%81%E4%BD%BF%E7%94%A8%E4%B8%80%E7%A7%8D%E9%87%8D%E7%BD%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">4.4.</span> <span class="toc-text">坚持使用一种重置类型</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E5%8C%96%E8%AE%BE%E8%AE%A1"><span class="toc-number">4.5.</span> <span class="toc-text">参数化设计</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BC%96%E5%86%99%E5%8F%AF%E8%AF%BB%E4%BB%A3%E7%A0%81"><span class="toc-number">4.6.</span> <span class="toc-text">编写可读代码</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%80%E4%BA%9B%E6%9C%89%E7%94%A8%E7%9A%84%E6%96%87%E6%A1%A3%E5%92%8C%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-number">4.7.</span> <span class="toc-text">一些有用的文档和参考资料</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2021/06/14/2021-6-14-%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%A8%8B%E5%BA%8F%E7%9A%84%E6%9E%84%E9%80%A0%E5%92%8C%E8%A7%A3%E9%87%8A(SICP)-%E7%AC%AC4%E7%AB%A0-%E4%B9%A0%E9%A2%98%E8%A7%A3%E6%9E%90-Part3/" title="计算机程序的构造和解释(SICP) 第4章 习题解析 Part3"><img src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="计算机程序的构造和解释(SICP) 第4章 习题解析 Part3"/></a><div class="content"><a class="title" href="/2021/06/14/2021-6-14-%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%A8%8B%E5%BA%8F%E7%9A%84%E6%9E%84%E9%80%A0%E5%92%8C%E8%A7%A3%E9%87%8A(SICP)-%E7%AC%AC4%E7%AB%A0-%E4%B9%A0%E9%A2%98%E8%A7%A3%E6%9E%90-Part3/" title="计算机程序的构造和解释(SICP) 第4章 习题解析 Part3">计算机程序的构造和解释(SICP) 第4章 习题解析 Part3</a><time datetime="2021-06-14T09:01:00.000Z" title="发表于 2021-06-14 17:01:00">2021-06-14</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/06/13/2021-6-13-%E7%BB%99Hexo-Butterfly%E4%B8%BB%E9%A2%98%E9%A6%96%E9%A1%B5%E5%A2%9E%E5%8A%A0%E5%AD%97%E6%95%B0%E6%80%BB%E8%AE%A1%EF%BC%8C%E9%98%85%E8%AF%BB%E6%97%B6%E9%95%BF/" title="给Hexo Butterfly主题首页增加字数总计，阅读时长"><img src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="给Hexo Butterfly主题首页增加字数总计，阅读时长"/></a><div class="content"><a class="title" href="/2021/06/13/2021-6-13-%E7%BB%99Hexo-Butterfly%E4%B8%BB%E9%A2%98%E9%A6%96%E9%A1%B5%E5%A2%9E%E5%8A%A0%E5%AD%97%E6%95%B0%E6%80%BB%E8%AE%A1%EF%BC%8C%E9%98%85%E8%AF%BB%E6%97%B6%E9%95%BF/" title="给Hexo Butterfly主题首页增加字数总计，阅读时长">给Hexo Butterfly主题首页增加字数总计，阅读时长</a><time datetime="2021-06-13T09:27:28.000Z" title="发表于 2021-06-13 17:27:28">2021-06-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/06/12/2021-6-12-%E5%8D%9A%E5%AE%A2%E5%86%85%E5%AE%B9%E6%95%B4%E7%90%86/" title="博客内容整理"><img src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="博客内容整理"/></a><div class="content"><a class="title" href="/2021/06/12/2021-6-12-%E5%8D%9A%E5%AE%A2%E5%86%85%E5%AE%B9%E6%95%B4%E7%90%86/" title="博客内容整理">博客内容整理</a><time datetime="2021-06-12T08:26:28.000Z" title="发表于 2021-06-12 16:26:28">2021-06-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/06/12/2021-6-12-%E5%8D%9A%E5%AE%A2%E9%85%8D%E7%BD%AE/" title="博客主题配置"><img src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="博客主题配置"/></a><div class="content"><a class="title" href="/2021/06/12/2021-6-12-%E5%8D%9A%E5%AE%A2%E9%85%8D%E7%BD%AE/" title="博客主题配置">博客主题配置</a><time datetime="2021-06-12T01:32:28.000Z" title="发表于 2021-06-12 09:32:28">2021-06-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2021/06/09/2021-6-9-%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C%E2%80%94%E2%80%94%E8%87%AA%E9%A1%B6%E5%90%91%E4%B8%8B%E6%96%B9%E6%B3%95%EF%BC%88%E7%AC%AC%E4%B8%83%E7%89%88%EF%BC%89Wireshark-Lab1-Getting-Started/" title="计算机网络——自顶向下方法（第七版）Wireshark Lab1:Getting Started"><img src= "/img/loading.gif" data-lazy-src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/img/default.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="计算机网络——自顶向下方法（第七版）Wireshark Lab1:Getting Started"/></a><div class="content"><a class="title" href="/2021/06/09/2021-6-9-%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C%E2%80%94%E2%80%94%E8%87%AA%E9%A1%B6%E5%90%91%E4%B8%8B%E6%96%B9%E6%B3%95%EF%BC%88%E7%AC%AC%E4%B8%83%E7%89%88%EF%BC%89Wireshark-Lab1-Getting-Started/" title="计算机网络——自顶向下方法（第七版）Wireshark Lab1:Getting Started">计算机网络——自顶向下方法（第七版）Wireshark Lab1:Getting Started</a><time datetime="2021-06-09T15:40:00.000Z" title="发表于 2021-06-09 23:40:00">2021-06-09</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2018 - 2021 By Doraemonzzz</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="font-plus" type="button" title="放大字体"><i class="fas fa-plus"></i></button><button id="font-minus" type="button" title="缩小字体"><i class="fas fa-minus"></i></button><button id="translateLink" type="button" title="简繁转换">简</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><div class="search-dialog__title" id="local-search-title">本地搜索</div><div id="local-input-panel"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div></div><hr/><div id="local-search-results"></div><span class="search-close-button"><i class="fas fa-times"></i></span></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/vanilla-lazyload/dist/lazyload.iife.min.js"></script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.25
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: 'IpnmxCW9CvYWIXbol5QXsegX-MdYXbMMI',
      appKey: 'w57DVCdbxcyB1TYYagMIMJIU',
      placeholder: 'Please leave your footprints',
      avatar: 'monsterid',
      meta: 'nick,mail,link'.split(','),
      pageSize: '10',
      lang: 'en',
      recordIP: false,
      serverURLs: '',
      emojiCDN: '',
      emojiMaps: "",
      enableQQ: false,
      path: window.location.pathname,
      requiredFields: ["nick,mail"],
      visitor: true
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script><script>function loadLivere () {
  if (typeof LivereTower === 'object') {
    window.LivereTower.init()
  }
  else {
    (function(d, s) {
        var j, e = d.getElementsByTagName(s)[0];
        if (typeof LivereTower === 'function') { return; }
        j = d.createElement(s);
        j.src = 'https://cdn-city.livere.com/js/embed.dist.js';
        j.async = true;
        e.parentNode.insertBefore(j, e);
    })(document, 'script');
  }
}

if ('Valine' === 'Livere' || !false) {
  if (false) btf.loadComment(document.getElementById('lv-container'), loadLivere)
  else loadLivere()
}
else {
  function loadOtherComment () {
    loadLivere()
  }
}</script></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1/dist/canvas-fluttering-ribbon.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>