{
  "module_name": "tpc6_cfg_regs.h",
  "hash_id": "a55696b949371847a0ab73942b318abb46486d13808ba2cf8b405177d56aeafd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc6_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC6_CFG_REGS_H_\n#define ASIC_REG_TPC6_CFG_REGS_H_\n\n \n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF86400\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF86404\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF86408\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF8640C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF86410\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF86414\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF86418\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF8641C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF86420\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF86424\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF86428\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF8642C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF86430\n\n#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF86434\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF86438\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF8643C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF86440\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF86444\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF86448\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF8644C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF86450\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF86454\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF86458\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF8645C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF86460\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF86464\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF86468\n\n#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF8646C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF86470\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF86474\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF86478\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF8647C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF86480\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF86484\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF86488\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF8648C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF86490\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF86494\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF86498\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF8649C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF864A0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xF864A4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xF864A8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xF864AC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xF864B0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xF864B4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xF864B8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xF864BC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xF864C0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xF864C4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xF864C8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xF864CC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xF864D0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xF864D4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xF864D8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xF864DC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xF864E0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xF864E4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xF864E8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xF864EC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xF864F0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xF864F4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xF864F8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xF864FC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xF86500\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xF86504\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xF86508\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xF8650C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xF86510\n\n#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xF86514\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xF86518\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xF8651C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xF86520\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xF86524\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xF86528\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xF8652C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xF86530\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xF86534\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xF86538\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xF8653C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xF86540\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xF86544\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xF86548\n\n#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xF8654C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xF86550\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xF86554\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xF86558\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xF8655C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xF86560\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xF86564\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xF86568\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xF8656C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xF86570\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xF86574\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xF86578\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xF8657C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xF86580\n\n#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xF86584\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xF86588\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xF8658C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xF86590\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xF86594\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xF86598\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xF8659C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xF865A0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xF865A4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xF865A8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xF865AC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xF865B0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xF865B4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xF865B8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xF865BC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_BASE_ADDR_LOW                     0xF865C0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_BASE_ADDR_HIGH                    0xF865C4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_PADDING_VALUE                     0xF865C8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_TENSOR_CONFIG                     0xF865CC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_0_SIZE                        0xF865D0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_0_STRIDE                      0xF865D4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_1_SIZE                        0xF865D8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_1_STRIDE                      0xF865DC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_2_SIZE                        0xF865E0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_2_STRIDE                      0xF865E4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_3_SIZE                        0xF865E8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_3_STRIDE                      0xF865EC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_4_SIZE                        0xF865F0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_8_DIM_4_STRIDE                      0xF865F4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_BASE_ADDR_LOW                     0xF865F8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_BASE_ADDR_HIGH                    0xF865FC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_PADDING_VALUE                     0xF86600\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_TENSOR_CONFIG                     0xF86604\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_0_SIZE                        0xF86608\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_0_STRIDE                      0xF8660C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_1_SIZE                        0xF86610\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_1_STRIDE                      0xF86614\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_2_SIZE                        0xF86618\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_2_STRIDE                      0xF8661C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_3_SIZE                        0xF86620\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_3_STRIDE                      0xF86624\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_4_SIZE                        0xF86628\n\n#define mmTPC6_CFG_KERNEL_TENSOR_9_DIM_4_STRIDE                      0xF8662C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_BASE_ADDR_LOW                    0xF86630\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_BASE_ADDR_HIGH                   0xF86634\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_PADDING_VALUE                    0xF86638\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_TENSOR_CONFIG                    0xF8663C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_0_SIZE                       0xF86640\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_0_STRIDE                     0xF86644\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_1_SIZE                       0xF86648\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_1_STRIDE                     0xF8664C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_2_SIZE                       0xF86650\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_2_STRIDE                     0xF86654\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_3_SIZE                       0xF86658\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_3_STRIDE                     0xF8665C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_4_SIZE                       0xF86660\n\n#define mmTPC6_CFG_KERNEL_TENSOR_10_DIM_4_STRIDE                     0xF86664\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_BASE_ADDR_LOW                    0xF86668\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_BASE_ADDR_HIGH                   0xF8666C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_PADDING_VALUE                    0xF86670\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_TENSOR_CONFIG                    0xF86674\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_0_SIZE                       0xF86678\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_0_STRIDE                     0xF8667C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_1_SIZE                       0xF86680\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_1_STRIDE                     0xF86684\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_2_SIZE                       0xF86688\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_2_STRIDE                     0xF8668C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_3_SIZE                       0xF86690\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_3_STRIDE                     0xF86694\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_4_SIZE                       0xF86698\n\n#define mmTPC6_CFG_KERNEL_TENSOR_11_DIM_4_STRIDE                     0xF8669C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_BASE_ADDR_LOW                    0xF866A0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_BASE_ADDR_HIGH                   0xF866A4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_PADDING_VALUE                    0xF866A8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_TENSOR_CONFIG                    0xF866AC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_0_SIZE                       0xF866B0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_0_STRIDE                     0xF866B4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_1_SIZE                       0xF866B8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_1_STRIDE                     0xF866BC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_2_SIZE                       0xF866C0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_2_STRIDE                     0xF866C4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_3_SIZE                       0xF866C8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_3_STRIDE                     0xF866CC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_4_SIZE                       0xF866D0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_12_DIM_4_STRIDE                     0xF866D4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_BASE_ADDR_LOW                    0xF866D8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_BASE_ADDR_HIGH                   0xF866DC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_PADDING_VALUE                    0xF866E0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_TENSOR_CONFIG                    0xF866E4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_0_SIZE                       0xF866E8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_0_STRIDE                     0xF866EC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_1_SIZE                       0xF866F0\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_1_STRIDE                     0xF866F4\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_2_SIZE                       0xF866F8\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_2_STRIDE                     0xF866FC\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_3_SIZE                       0xF86700\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_3_STRIDE                     0xF86704\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_4_SIZE                       0xF86708\n\n#define mmTPC6_CFG_KERNEL_TENSOR_13_DIM_4_STRIDE                     0xF8670C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_BASE_ADDR_LOW                    0xF86710\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_BASE_ADDR_HIGH                   0xF86714\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_PADDING_VALUE                    0xF86718\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_TENSOR_CONFIG                    0xF8671C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_0_SIZE                       0xF86720\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_0_STRIDE                     0xF86724\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_1_SIZE                       0xF86728\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_1_STRIDE                     0xF8672C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_2_SIZE                       0xF86730\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_2_STRIDE                     0xF86734\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_3_SIZE                       0xF86738\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_3_STRIDE                     0xF8673C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_4_SIZE                       0xF86740\n\n#define mmTPC6_CFG_KERNEL_TENSOR_14_DIM_4_STRIDE                     0xF86744\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_BASE_ADDR_LOW                    0xF86748\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_BASE_ADDR_HIGH                   0xF8674C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_PADDING_VALUE                    0xF86750\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_TENSOR_CONFIG                    0xF86754\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_0_SIZE                       0xF86758\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_0_STRIDE                     0xF8675C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_1_SIZE                       0xF86760\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_1_STRIDE                     0xF86764\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_2_SIZE                       0xF86768\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_2_STRIDE                     0xF8676C\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_3_SIZE                       0xF86770\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_3_STRIDE                     0xF86774\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_4_SIZE                       0xF86778\n\n#define mmTPC6_CFG_KERNEL_TENSOR_15_DIM_4_STRIDE                     0xF8677C\n\n#define mmTPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xF86780\n\n#define mmTPC6_CFG_KERNEL_SYNC_OBJECT_ADDR                           0xF86784\n\n#define mmTPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xF86788\n\n#define mmTPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xF8678C\n\n#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_0                             0xF86790\n\n#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_0                             0xF86794\n\n#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_1                             0xF86798\n\n#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_1                             0xF8679C\n\n#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_2                             0xF867A0\n\n#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_2                             0xF867A4\n\n#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_3                             0xF867A8\n\n#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_3                             0xF867AC\n\n#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_4                             0xF867B0\n\n#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_4                             0xF867B4\n\n#define mmTPC6_CFG_KERNEL_KERNEL_CONFIG                              0xF867B8\n\n#define mmTPC6_CFG_KERNEL_KERNEL_ID                                  0xF867BC\n\n#define mmTPC6_CFG_KERNEL_SRF_0                                      0xF867C0\n\n#define mmTPC6_CFG_KERNEL_SRF_1                                      0xF867C4\n\n#define mmTPC6_CFG_KERNEL_SRF_2                                      0xF867C8\n\n#define mmTPC6_CFG_KERNEL_SRF_3                                      0xF867CC\n\n#define mmTPC6_CFG_KERNEL_SRF_4                                      0xF867D0\n\n#define mmTPC6_CFG_KERNEL_SRF_5                                      0xF867D4\n\n#define mmTPC6_CFG_KERNEL_SRF_6                                      0xF867D8\n\n#define mmTPC6_CFG_KERNEL_SRF_7                                      0xF867DC\n\n#define mmTPC6_CFG_KERNEL_SRF_8                                      0xF867E0\n\n#define mmTPC6_CFG_KERNEL_SRF_9                                      0xF867E4\n\n#define mmTPC6_CFG_KERNEL_SRF_10                                     0xF867E8\n\n#define mmTPC6_CFG_KERNEL_SRF_11                                     0xF867EC\n\n#define mmTPC6_CFG_KERNEL_SRF_12                                     0xF867F0\n\n#define mmTPC6_CFG_KERNEL_SRF_13                                     0xF867F4\n\n#define mmTPC6_CFG_KERNEL_SRF_14                                     0xF867F8\n\n#define mmTPC6_CFG_KERNEL_SRF_15                                     0xF867FC\n\n#define mmTPC6_CFG_KERNEL_SRF_16                                     0xF86800\n\n#define mmTPC6_CFG_KERNEL_SRF_17                                     0xF86804\n\n#define mmTPC6_CFG_KERNEL_SRF_18                                     0xF86808\n\n#define mmTPC6_CFG_KERNEL_SRF_19                                     0xF8680C\n\n#define mmTPC6_CFG_KERNEL_SRF_20                                     0xF86810\n\n#define mmTPC6_CFG_KERNEL_SRF_21                                     0xF86814\n\n#define mmTPC6_CFG_KERNEL_SRF_22                                     0xF86818\n\n#define mmTPC6_CFG_KERNEL_SRF_23                                     0xF8681C\n\n#define mmTPC6_CFG_KERNEL_SRF_24                                     0xF86820\n\n#define mmTPC6_CFG_KERNEL_SRF_25                                     0xF86824\n\n#define mmTPC6_CFG_KERNEL_SRF_26                                     0xF86828\n\n#define mmTPC6_CFG_KERNEL_SRF_27                                     0xF8682C\n\n#define mmTPC6_CFG_KERNEL_SRF_28                                     0xF86830\n\n#define mmTPC6_CFG_KERNEL_SRF_29                                     0xF86834\n\n#define mmTPC6_CFG_KERNEL_SRF_30                                     0xF86838\n\n#define mmTPC6_CFG_KERNEL_SRF_31                                     0xF8683C\n\n#define mmTPC6_CFG_ROUND_CSR                                         0xF868FC\n\n#define mmTPC6_CFG_PROT                                              0xF86900\n\n#define mmTPC6_CFG_SEMAPHORE                                         0xF86908\n\n#define mmTPC6_CFG_VFLAGS                                            0xF8690C\n\n#define mmTPC6_CFG_SFLAGS                                            0xF86910\n\n#define mmTPC6_CFG_LFSR_POLYNOM                                      0xF86918\n\n#define mmTPC6_CFG_STATUS                                            0xF8691C\n\n#define mmTPC6_CFG_CFG_BASE_ADDRESS_HIGH                             0xF86920\n\n#define mmTPC6_CFG_CFG_SUBTRACT_VALUE                                0xF86924\n\n#define mmTPC6_CFG_SM_BASE_ADDRESS_HIGH                              0xF8692C\n\n#define mmTPC6_CFG_TPC_CMD                                           0xF86930\n\n#define mmTPC6_CFG_TPC_EXECUTE                                       0xF86938\n\n#define mmTPC6_CFG_TPC_STALL                                         0xF8693C\n\n#define mmTPC6_CFG_ICACHE_BASE_ADDERESS_LOW                          0xF86940\n\n#define mmTPC6_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xF86944\n\n#define mmTPC6_CFG_RD_RATE_LIMIT                                     0xF86948\n\n#define mmTPC6_CFG_WR_RATE_LIMIT                                     0xF86950\n\n#define mmTPC6_CFG_MSS_CONFIG                                        0xF86954\n\n#define mmTPC6_CFG_TPC_INTR_CAUSE                                    0xF86958\n\n#define mmTPC6_CFG_TPC_INTR_MASK                                     0xF8695C\n\n#define mmTPC6_CFG_WQ_CREDITS                                        0xF86960\n\n#define mmTPC6_CFG_ARUSER_LO                                         0xF86964\n\n#define mmTPC6_CFG_ARUSER_HI                                         0xF86968\n\n#define mmTPC6_CFG_AWUSER_LO                                         0xF8696C\n\n#define mmTPC6_CFG_AWUSER_HI                                         0xF86970\n\n#define mmTPC6_CFG_OPCODE_EXEC                                       0xF86974\n\n#define mmTPC6_CFG_LUT_FUNC32_BASE_ADDR_LO                           0xF86978\n\n#define mmTPC6_CFG_LUT_FUNC32_BASE_ADDR_HI                           0xF8697C\n\n#define mmTPC6_CFG_LUT_FUNC64_BASE_ADDR_LO                           0xF86980\n\n#define mmTPC6_CFG_LUT_FUNC64_BASE_ADDR_HI                           0xF86984\n\n#define mmTPC6_CFG_LUT_FUNC128_BASE_ADDR_LO                          0xF86988\n\n#define mmTPC6_CFG_LUT_FUNC128_BASE_ADDR_HI                          0xF8698C\n\n#define mmTPC6_CFG_LUT_FUNC256_BASE_ADDR_LO                          0xF86990\n\n#define mmTPC6_CFG_LUT_FUNC256_BASE_ADDR_HI                          0xF86994\n\n#define mmTPC6_CFG_TSB_CFG_MAX_SIZE                                  0xF86998\n\n#define mmTPC6_CFG_TSB_CFG                                           0xF8699C\n\n#define mmTPC6_CFG_DBGMEM_ADD                                        0xF869A0\n\n#define mmTPC6_CFG_DBGMEM_DATA_WR                                    0xF869A4\n\n#define mmTPC6_CFG_DBGMEM_DATA_RD                                    0xF869A8\n\n#define mmTPC6_CFG_DBGMEM_CTRL                                       0xF869AC\n\n#define mmTPC6_CFG_DBGMEM_RC                                         0xF869B0\n\n#define mmTPC6_CFG_TSB_INFLIGHT_CNTR                                 0xF869B4\n\n#define mmTPC6_CFG_WQ_INFLIGHT_CNTR                                  0xF869B8\n\n#define mmTPC6_CFG_WQ_LBW_TOTAL_CNTR                                 0xF869BC\n\n#define mmTPC6_CFG_WQ_HBW_TOTAL_CNTR                                 0xF869C0\n\n#define mmTPC6_CFG_IRQ_OCCOUPY_CNTR                                  0xF869C4\n\n#define mmTPC6_CFG_FUNC_MBIST_CNTRL                                  0xF869D0\n\n#define mmTPC6_CFG_FUNC_MBIST_PAT                                    0xF869D4\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_0                                  0xF869D8\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_1                                  0xF869DC\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_2                                  0xF869E0\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_3                                  0xF869E4\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_4                                  0xF869E8\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_5                                  0xF869EC\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_6                                  0xF869F0\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_7                                  0xF869F4\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_8                                  0xF869F8\n\n#define mmTPC6_CFG_FUNC_MBIST_MEM_9                                  0xF869FC\n\n#define mmTPC6_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xF86A00\n\n#define mmTPC6_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xF86A04\n\n#define mmTPC6_CFG_QM_TENSOR_0_PADDING_VALUE                         0xF86A08\n\n#define mmTPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xF86A0C\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xF86A10\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xF86A14\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xF86A18\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xF86A1C\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xF86A20\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xF86A24\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xF86A28\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xF86A2C\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xF86A30\n\n#define mmTPC6_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xF86A34\n\n#define mmTPC6_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xF86A38\n\n#define mmTPC6_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xF86A3C\n\n#define mmTPC6_CFG_QM_TENSOR_1_PADDING_VALUE                         0xF86A40\n\n#define mmTPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xF86A44\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xF86A48\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xF86A4C\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xF86A50\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xF86A54\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xF86A58\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xF86A5C\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xF86A60\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xF86A64\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xF86A68\n\n#define mmTPC6_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xF86A6C\n\n#define mmTPC6_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xF86A70\n\n#define mmTPC6_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xF86A74\n\n#define mmTPC6_CFG_QM_TENSOR_2_PADDING_VALUE                         0xF86A78\n\n#define mmTPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xF86A7C\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xF86A80\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xF86A84\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xF86A88\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xF86A8C\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xF86A90\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xF86A94\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xF86A98\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xF86A9C\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xF86AA0\n\n#define mmTPC6_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xF86AA4\n\n#define mmTPC6_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xF86AA8\n\n#define mmTPC6_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xF86AAC\n\n#define mmTPC6_CFG_QM_TENSOR_3_PADDING_VALUE                         0xF86AB0\n\n#define mmTPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xF86AB4\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xF86AB8\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xF86ABC\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xF86AC0\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xF86AC4\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xF86AC8\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xF86ACC\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xF86AD0\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xF86AD4\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xF86AD8\n\n#define mmTPC6_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xF86ADC\n\n#define mmTPC6_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xF86AE0\n\n#define mmTPC6_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xF86AE4\n\n#define mmTPC6_CFG_QM_TENSOR_4_PADDING_VALUE                         0xF86AE8\n\n#define mmTPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xF86AEC\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xF86AF0\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xF86AF4\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xF86AF8\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xF86AFC\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xF86B00\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xF86B04\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xF86B08\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xF86B0C\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xF86B10\n\n#define mmTPC6_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xF86B14\n\n#define mmTPC6_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xF86B18\n\n#define mmTPC6_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xF86B1C\n\n#define mmTPC6_CFG_QM_TENSOR_5_PADDING_VALUE                         0xF86B20\n\n#define mmTPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xF86B24\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xF86B28\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xF86B2C\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xF86B30\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xF86B34\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xF86B38\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xF86B3C\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xF86B40\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xF86B44\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xF86B48\n\n#define mmTPC6_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xF86B4C\n\n#define mmTPC6_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xF86B50\n\n#define mmTPC6_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xF86B54\n\n#define mmTPC6_CFG_QM_TENSOR_6_PADDING_VALUE                         0xF86B58\n\n#define mmTPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xF86B5C\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xF86B60\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xF86B64\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xF86B68\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xF86B6C\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xF86B70\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xF86B74\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xF86B78\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xF86B7C\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xF86B80\n\n#define mmTPC6_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xF86B84\n\n#define mmTPC6_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xF86B88\n\n#define mmTPC6_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xF86B8C\n\n#define mmTPC6_CFG_QM_TENSOR_7_PADDING_VALUE                         0xF86B90\n\n#define mmTPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xF86B94\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xF86B98\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xF86B9C\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xF86BA0\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xF86BA4\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xF86BA8\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xF86BAC\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xF86BB0\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xF86BB4\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xF86BB8\n\n#define mmTPC6_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xF86BBC\n\n#define mmTPC6_CFG_QM_TENSOR_8_BASE_ADDR_LOW                         0xF86BC0\n\n#define mmTPC6_CFG_QM_TENSOR_8_BASE_ADDR_HIGH                        0xF86BC4\n\n#define mmTPC6_CFG_QM_TENSOR_8_PADDING_VALUE                         0xF86BC8\n\n#define mmTPC6_CFG_QM_TENSOR_8_TENSOR_CONFIG                         0xF86BCC\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_0_SIZE                            0xF86BD0\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_0_STRIDE                          0xF86BD4\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_1_SIZE                            0xF86BD8\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_1_STRIDE                          0xF86BDC\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_2_SIZE                            0xF86BE0\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_2_STRIDE                          0xF86BE4\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_3_SIZE                            0xF86BE8\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_3_STRIDE                          0xF86BEC\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_4_SIZE                            0xF86BF0\n\n#define mmTPC6_CFG_QM_TENSOR_8_DIM_4_STRIDE                          0xF86BF4\n\n#define mmTPC6_CFG_QM_TENSOR_9_BASE_ADDR_LOW                         0xF86BF8\n\n#define mmTPC6_CFG_QM_TENSOR_9_BASE_ADDR_HIGH                        0xF86BFC\n\n#define mmTPC6_CFG_QM_TENSOR_9_PADDING_VALUE                         0xF86C00\n\n#define mmTPC6_CFG_QM_TENSOR_9_TENSOR_CONFIG                         0xF86C04\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_0_SIZE                            0xF86C08\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_0_STRIDE                          0xF86C0C\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_1_SIZE                            0xF86C10\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_1_STRIDE                          0xF86C14\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_2_SIZE                            0xF86C18\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_2_STRIDE                          0xF86C1C\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_3_SIZE                            0xF86C20\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_3_STRIDE                          0xF86C24\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_4_SIZE                            0xF86C28\n\n#define mmTPC6_CFG_QM_TENSOR_9_DIM_4_STRIDE                          0xF86C2C\n\n#define mmTPC6_CFG_QM_TENSOR_10_BASE_ADDR_LOW                        0xF86C30\n\n#define mmTPC6_CFG_QM_TENSOR_10_BASE_ADDR_HIGH                       0xF86C34\n\n#define mmTPC6_CFG_QM_TENSOR_10_PADDING_VALUE                        0xF86C38\n\n#define mmTPC6_CFG_QM_TENSOR_10_TENSOR_CONFIG                        0xF86C3C\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_0_SIZE                           0xF86C40\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_0_STRIDE                         0xF86C44\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_1_SIZE                           0xF86C48\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_1_STRIDE                         0xF86C4C\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_2_SIZE                           0xF86C50\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_2_STRIDE                         0xF86C54\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_3_SIZE                           0xF86C58\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_3_STRIDE                         0xF86C5C\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_4_SIZE                           0xF86C60\n\n#define mmTPC6_CFG_QM_TENSOR_10_DIM_4_STRIDE                         0xF86C64\n\n#define mmTPC6_CFG_QM_TENSOR_11_BASE_ADDR_LOW                        0xF86C68\n\n#define mmTPC6_CFG_QM_TENSOR_11_BASE_ADDR_HIGH                       0xF86C6C\n\n#define mmTPC6_CFG_QM_TENSOR_11_PADDING_VALUE                        0xF86C70\n\n#define mmTPC6_CFG_QM_TENSOR_11_TENSOR_CONFIG                        0xF86C74\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_0_SIZE                           0xF86C78\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_0_STRIDE                         0xF86C7C\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_1_SIZE                           0xF86C80\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_1_STRIDE                         0xF86C84\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_2_SIZE                           0xF86C88\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_2_STRIDE                         0xF86C8C\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_3_SIZE                           0xF86C90\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_3_STRIDE                         0xF86C94\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_4_SIZE                           0xF86C98\n\n#define mmTPC6_CFG_QM_TENSOR_11_DIM_4_STRIDE                         0xF86C9C\n\n#define mmTPC6_CFG_QM_TENSOR_12_BASE_ADDR_LOW                        0xF86CA0\n\n#define mmTPC6_CFG_QM_TENSOR_12_BASE_ADDR_HIGH                       0xF86CA4\n\n#define mmTPC6_CFG_QM_TENSOR_12_PADDING_VALUE                        0xF86CA8\n\n#define mmTPC6_CFG_QM_TENSOR_12_TENSOR_CONFIG                        0xF86CAC\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_0_SIZE                           0xF86CB0\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_0_STRIDE                         0xF86CB4\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_1_SIZE                           0xF86CB8\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_1_STRIDE                         0xF86CBC\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_2_SIZE                           0xF86CC0\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_2_STRIDE                         0xF86CC4\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_3_SIZE                           0xF86CC8\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_3_STRIDE                         0xF86CCC\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_4_SIZE                           0xF86CD0\n\n#define mmTPC6_CFG_QM_TENSOR_12_DIM_4_STRIDE                         0xF86CD4\n\n#define mmTPC6_CFG_QM_TENSOR_13_BASE_ADDR_LOW                        0xF86CD8\n\n#define mmTPC6_CFG_QM_TENSOR_13_BASE_ADDR_HIGH                       0xF86CDC\n\n#define mmTPC6_CFG_QM_TENSOR_13_PADDING_VALUE                        0xF86CE0\n\n#define mmTPC6_CFG_QM_TENSOR_13_TENSOR_CONFIG                        0xF86CE4\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_0_SIZE                           0xF86CE8\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_0_STRIDE                         0xF86CEC\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_1_SIZE                           0xF86CF0\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_1_STRIDE                         0xF86CF4\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_2_SIZE                           0xF86CF8\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_2_STRIDE                         0xF86CFC\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_3_SIZE                           0xF86D00\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_3_STRIDE                         0xF86D04\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_4_SIZE                           0xF86D08\n\n#define mmTPC6_CFG_QM_TENSOR_13_DIM_4_STRIDE                         0xF86D0C\n\n#define mmTPC6_CFG_QM_TENSOR_14_BASE_ADDR_LOW                        0xF86D10\n\n#define mmTPC6_CFG_QM_TENSOR_14_BASE_ADDR_HIGH                       0xF86D14\n\n#define mmTPC6_CFG_QM_TENSOR_14_PADDING_VALUE                        0xF86D18\n\n#define mmTPC6_CFG_QM_TENSOR_14_TENSOR_CONFIG                        0xF86D1C\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_0_SIZE                           0xF86D20\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_0_STRIDE                         0xF86D24\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_1_SIZE                           0xF86D28\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_1_STRIDE                         0xF86D2C\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_2_SIZE                           0xF86D30\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_2_STRIDE                         0xF86D34\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_3_SIZE                           0xF86D38\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_3_STRIDE                         0xF86D3C\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_4_SIZE                           0xF86D40\n\n#define mmTPC6_CFG_QM_TENSOR_14_DIM_4_STRIDE                         0xF86D44\n\n#define mmTPC6_CFG_QM_TENSOR_15_BASE_ADDR_LOW                        0xF86D48\n\n#define mmTPC6_CFG_QM_TENSOR_15_BASE_ADDR_HIGH                       0xF86D4C\n\n#define mmTPC6_CFG_QM_TENSOR_15_PADDING_VALUE                        0xF86D50\n\n#define mmTPC6_CFG_QM_TENSOR_15_TENSOR_CONFIG                        0xF86D54\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_0_SIZE                           0xF86D58\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_0_STRIDE                         0xF86D5C\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_1_SIZE                           0xF86D60\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_1_STRIDE                         0xF86D64\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_2_SIZE                           0xF86D68\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_2_STRIDE                         0xF86D6C\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_3_SIZE                           0xF86D70\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_3_STRIDE                         0xF86D74\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_4_SIZE                           0xF86D78\n\n#define mmTPC6_CFG_QM_TENSOR_15_DIM_4_STRIDE                         0xF86D7C\n\n#define mmTPC6_CFG_QM_SYNC_OBJECT_MESSAGE                            0xF86D80\n\n#define mmTPC6_CFG_QM_SYNC_OBJECT_ADDR                               0xF86D84\n\n#define mmTPC6_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xF86D88\n\n#define mmTPC6_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xF86D8C\n\n#define mmTPC6_CFG_QM_TID_BASE_DIM_0                                 0xF86D90\n\n#define mmTPC6_CFG_QM_TID_SIZE_DIM_0                                 0xF86D94\n\n#define mmTPC6_CFG_QM_TID_BASE_DIM_1                                 0xF86D98\n\n#define mmTPC6_CFG_QM_TID_SIZE_DIM_1                                 0xF86D9C\n\n#define mmTPC6_CFG_QM_TID_BASE_DIM_2                                 0xF86DA0\n\n#define mmTPC6_CFG_QM_TID_SIZE_DIM_2                                 0xF86DA4\n\n#define mmTPC6_CFG_QM_TID_BASE_DIM_3                                 0xF86DA8\n\n#define mmTPC6_CFG_QM_TID_SIZE_DIM_3                                 0xF86DAC\n\n#define mmTPC6_CFG_QM_TID_BASE_DIM_4                                 0xF86DB0\n\n#define mmTPC6_CFG_QM_TID_SIZE_DIM_4                                 0xF86DB4\n\n#define mmTPC6_CFG_QM_KERNEL_CONFIG                                  0xF86DB8\n\n#define mmTPC6_CFG_QM_KERNEL_ID                                      0xF86DBC\n\n#define mmTPC6_CFG_QM_SRF_0                                          0xF86DC0\n\n#define mmTPC6_CFG_QM_SRF_1                                          0xF86DC4\n\n#define mmTPC6_CFG_QM_SRF_2                                          0xF86DC8\n\n#define mmTPC6_CFG_QM_SRF_3                                          0xF86DCC\n\n#define mmTPC6_CFG_QM_SRF_4                                          0xF86DD0\n\n#define mmTPC6_CFG_QM_SRF_5                                          0xF86DD4\n\n#define mmTPC6_CFG_QM_SRF_6                                          0xF86DD8\n\n#define mmTPC6_CFG_QM_SRF_7                                          0xF86DDC\n\n#define mmTPC6_CFG_QM_SRF_8                                          0xF86DE0\n\n#define mmTPC6_CFG_QM_SRF_9                                          0xF86DE4\n\n#define mmTPC6_CFG_QM_SRF_10                                         0xF86DE8\n\n#define mmTPC6_CFG_QM_SRF_11                                         0xF86DEC\n\n#define mmTPC6_CFG_QM_SRF_12                                         0xF86DF0\n\n#define mmTPC6_CFG_QM_SRF_13                                         0xF86DF4\n\n#define mmTPC6_CFG_QM_SRF_14                                         0xF86DF8\n\n#define mmTPC6_CFG_QM_SRF_15                                         0xF86DFC\n\n#define mmTPC6_CFG_QM_SRF_16                                         0xF86E00\n\n#define mmTPC6_CFG_QM_SRF_17                                         0xF86E04\n\n#define mmTPC6_CFG_QM_SRF_18                                         0xF86E08\n\n#define mmTPC6_CFG_QM_SRF_19                                         0xF86E0C\n\n#define mmTPC6_CFG_QM_SRF_20                                         0xF86E10\n\n#define mmTPC6_CFG_QM_SRF_21                                         0xF86E14\n\n#define mmTPC6_CFG_QM_SRF_22                                         0xF86E18\n\n#define mmTPC6_CFG_QM_SRF_23                                         0xF86E1C\n\n#define mmTPC6_CFG_QM_SRF_24                                         0xF86E20\n\n#define mmTPC6_CFG_QM_SRF_25                                         0xF86E24\n\n#define mmTPC6_CFG_QM_SRF_26                                         0xF86E28\n\n#define mmTPC6_CFG_QM_SRF_27                                         0xF86E2C\n\n#define mmTPC6_CFG_QM_SRF_28                                         0xF86E30\n\n#define mmTPC6_CFG_QM_SRF_29                                         0xF86E34\n\n#define mmTPC6_CFG_QM_SRF_30                                         0xF86E38\n\n#define mmTPC6_CFG_QM_SRF_31                                         0xF86E3C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}