

================================================================
== Vitis HLS Report for 'matprod'
================================================================
* Date:           Tue Jan  9 20:32:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 28 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.9>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N3" [first_accel/matprod.cpp:6]   --->   Operation 29 'read' 'N3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N2" [first_accel/matprod.cpp:6]   --->   Operation 30 'read' 'N2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %N1" [first_accel/matprod.cpp:6]   --->   Operation 31 'read' 'N1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%m3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m3" [first_accel/matprod.cpp:6]   --->   Operation 32 'read' 'm3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%m2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m2" [first_accel/matprod.cpp:6]   --->   Operation 33 'read' 'm2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%m1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m1" [first_accel/matprod.cpp:6]   --->   Operation 34 'read' 'm1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i32 %N3_read" [first_accel/matprod.cpp:6]   --->   Operation 35 'trunc' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i32 %N2_read" [first_accel/matprod.cpp:6]   --->   Operation 36 'trunc' 'trunc_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [first_accel/matprod.cpp:6]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N1"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N2"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %N3"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %N3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m1_buffer = alloca i64 1" [first_accel/matprod.cpp:19]   --->   Operation 56 'alloca' 'm1_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m2_buffer = alloca i64 1" [first_accel/matprod.cpp:20]   --->   Operation 57 'alloca' 'm2_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%m3_buffer = alloca i64 1" [first_accel/matprod.cpp:21]   --->   Operation 58 'alloca' 'm3_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (8.47ns)   --->   "%mul_ln23 = mul i32 %N2_read, i32 %N1_read" [first_accel/matprod.cpp:23]   --->   Operation 59 'mul' 'mul_ln23' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.43ns)   --->   "%icmp_ln23 = icmp_eq  i32 %mul_ln23, i32 0" [first_accel/matprod.cpp:23]   --->   Operation 60 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %loop-memcpy-expansion8.preheader, void %post-loop-memcpy-expansion7" [first_accel/matprod.cpp:23]   --->   Operation 61 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_cast = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %m1_read, i32 3, i32 63" [first_accel/matprod.cpp:6]   --->   Operation 62 'partselect' 'p_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i61 %p_cast" [first_accel/matprod.cpp:6]   --->   Operation 63 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %p_cast_cast" [first_accel/matprod.cpp:6]   --->   Operation 64 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 66 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 67 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 68 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 69 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 70 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 71 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_1, i64 %gmem, i61 %p_cast, i64 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 72 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_1, i64 %gmem, i61 %p_cast, i64 %m1_buffer, i32 %mul_ln23" [first_accel/matprod.cpp:6]   --->   Operation 73 'call' 'call_ln6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (8.47ns)   --->   "%mul_ln24 = mul i32 %N3_read, i32 %N2_read" [first_accel/matprod.cpp:24]   --->   Operation 75 'mul' 'mul_ln24' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (2.43ns)   --->   "%icmp_ln24 = icmp_eq  i32 %mul_ln24, i32 0" [first_accel/matprod.cpp:24]   --->   Operation 76 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %loop-memcpy-expansion2.preheader, void %VITIS_LOOP_26_1" [first_accel/matprod.cpp:24]   --->   Operation 77 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %m2_read, i32 3, i32 63" [first_accel/matprod.cpp:6]   --->   Operation 78 'partselect' 'p_cast1' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i61 %p_cast1" [first_accel/matprod.cpp:6]   --->   Operation 79 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i64 %gmem, i64 %p_cast1_cast" [first_accel/matprod.cpp:6]   --->   Operation 80 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [7/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 81 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 82 [6/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 82 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 83 [5/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 83 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 84 [4/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 84 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 85 [3/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 85 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 86 [2/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 86 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 87 [1/7] (14.6ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr_1, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 87 'readreq' 'empty_28' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_2, i64 %gmem, i61 %p_cast1, i64 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 88 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_2, i64 %gmem, i61 %p_cast1, i64 %m2_buffer, i32 %mul_ln24" [first_accel/matprod.cpp:6]   --->   Operation 89 'call' 'call_ln6' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_26_1"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 10.9>
ST_20 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_VITIS_LOOP_26_1, i32 %N1_read, i10 %trunc_ln6_1, i64 %m1_buffer, i10 %trunc_ln6, i64 %m2_buffer, i32 %N2_read, i64 %m3_buffer, i32 %N3_read, i64 %regc" [first_accel/matprod.cpp:6]   --->   Operation 91 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 92 [1/1] (8.47ns)   --->   "%mul_ln40 = mul i32 %N3_read, i32 %N1_read" [first_accel/matprod.cpp:40]   --->   Operation 92 'mul' 'mul_ln40' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 93 [1/1] (2.43ns)   --->   "%icmp_ln40 = icmp_eq  i32 %mul_ln40, i32 0" [first_accel/matprod.cpp:40]   --->   Operation 93 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_VITIS_LOOP_26_1, i32 %N1_read, i10 %trunc_ln6_1, i64 %m1_buffer, i10 %trunc_ln6, i64 %m2_buffer, i32 %N2_read, i64 %m3_buffer, i32 %N3_read, i64 %regc" [first_accel/matprod.cpp:6]   --->   Operation 94 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %loop-memcpy-expansion.preheader, void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:40]   --->   Operation 95 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %m3_read, i32 3, i32 63" [first_accel/matprod.cpp:6]   --->   Operation 96 'partselect' 'p_cast3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i61 %p_cast3" [first_accel/matprod.cpp:6]   --->   Operation 97 'sext' 'p_cast3_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i64 %gmem, i64 %p_cast3_cast" [first_accel/matprod.cpp:6]   --->   Operation 98 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (14.6ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr_2, i32 %mul_ln40" [first_accel/matprod.cpp:6]   --->   Operation 99 'writereq' 'empty_29' <Predicate = (!icmp_ln40)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_4, i64 %gmem, i61 %p_cast3, i64 %m3_buffer, i32 %mul_ln40" [first_accel/matprod.cpp:6]   --->   Operation 100 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln6 = call void @matprod_Pipeline_4, i64 %gmem, i61 %p_cast3, i64 %m3_buffer, i32 %mul_ln40" [first_accel/matprod.cpp:6]   --->   Operation 101 'call' 'call_ln6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 102 [5/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 102 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 103 [4/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 103 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 104 [3/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 104 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 105 [2/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 105 'writeresp' 'empty_30' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 106 [1/5] (14.6ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr_2" [first_accel/matprod.cpp:41]   --->   Operation 106 'writeresp' 'empty_30' <Predicate = (!icmp_ln40)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln41 = br void %post-loop-memcpy-expansion" [first_accel/matprod.cpp:41]   --->   Operation 107 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_28 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [first_accel/matprod.cpp:41]   --->   Operation 108 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 11.9ns
The critical path consists of the following:
	s_axi read operation ('N2', first_accel/matprod.cpp:6) on port 'N2' (first_accel/matprod.cpp:6) [10]  (1 ns)
	'mul' operation ('mul_ln23', first_accel/matprod.cpp:23) [39]  (8.47 ns)
	'icmp' operation ('icmp_ln23', first_accel/matprod.cpp:23) [40]  (2.44 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', first_accel/matprod.cpp:6) [45]  (0 ns)
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [46]  (14.6 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 10.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', first_accel/matprod.cpp:24) [50]  (8.47 ns)
	'icmp' operation ('icmp_ln24', first_accel/matprod.cpp:24) [51]  (2.44 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', first_accel/matprod.cpp:6) [56]  (0 ns)
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus request operation ('empty_28', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [57]  (14.6 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 10.9ns
The critical path consists of the following:
	'mul' operation ('mul_ln40', first_accel/matprod.cpp:40) [62]  (8.47 ns)
	'icmp' operation ('icmp_ln40', first_accel/matprod.cpp:40) [63]  (2.44 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', first_accel/matprod.cpp:6) [68]  (0 ns)
	bus request operation ('empty_29', first_accel/matprod.cpp:6) on port 'gmem' (first_accel/matprod.cpp:6) [69]  (14.6 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_30', first_accel/matprod.cpp:41) on port 'gmem' (first_accel/matprod.cpp:41) [71]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_30', first_accel/matprod.cpp:41) on port 'gmem' (first_accel/matprod.cpp:41) [71]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_30', first_accel/matprod.cpp:41) on port 'gmem' (first_accel/matprod.cpp:41) [71]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_30', first_accel/matprod.cpp:41) on port 'gmem' (first_accel/matprod.cpp:41) [71]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus response operation ('empty_30', first_accel/matprod.cpp:41) on port 'gmem' (first_accel/matprod.cpp:41) [71]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
