Info (10281): Verilog HDL Declaration information at mat_ops.v(29): object "READ_DONE" differs only in case from object "read_done" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_ops.v Line: 29
Info (10281): Verilog HDL Declaration information at mat_ops.v(41): object "MAT_MUL_DONE" differs only in case from object "mat_mul_done" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_ops.v Line: 41
Info (10281): Verilog HDL Declaration information at mat_ops.v(52): object "WRITE_DONE" differs only in case from object "write_done" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_ops.v Line: 52
Info (10281): Verilog HDL Declaration information at mat_mul.v(37): object "parse_mat_a" differs only in case from object "PARSE_MAT_A" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_mul.v Line: 37
Info (10281): Verilog HDL Declaration information at mat_mul.v(38): object "parse_mat_b" differs only in case from object "PARSE_MAT_B" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_mul.v Line: 38
Info (10281): Verilog HDL Declaration information at mat_mul.v(39): object "parse_mat_c" differs only in case from object "PARSE_MAT_C" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_mul.v Line: 39
Info (10281): Verilog HDL Declaration information at mat_mul.v(40): object "parse_mat_outer" differs only in case from object "PARSE_MAT_OUTER" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_mul.v Line: 40
Info (10281): Verilog HDL Declaration information at mat_add.v(15): object "parse_mat_a" differs only in case from object "PARSE_MAT_A" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_add.v Line: 15
Info (10281): Verilog HDL Declaration information at mat_add.v(16): object "parse_mat_b" differs only in case from object "PARSE_MAT_B" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_add.v Line: 16
Info (10281): Verilog HDL Declaration information at mat_add.v(17): object "parse_mat_c" differs only in case from object "PARSE_MAT_C" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/verilog/mat_add.v Line: 17
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/de1soc/DE1_SoC_Computer_copy/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 49
