Analysis & Synthesis report for ball
Mon Nov 26 04:34:50 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ball|control:c0|current_state_all
 12. State Machine - |ball|control:c0|button_taken
 13. State Machine - |ball|control:c0|debuffed_lp
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated
 20. Source assignments for zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated
 21. Source assignments for drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated
 22. Source assignments for finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated
 23. Source assignments for txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated
 24. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated
 25. Parameter Settings for User Entity Instance: bgtest:bg1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: zero:char1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: drunktest:char2|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: finaltest:char3|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: txtboxtest:txt1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 36. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0
 37. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3
 39. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5
 40. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4
 41. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7
 42. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6
 43. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1
 44. altsyncram Parameter Settings by Entity Instance
 45. altpll Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 47. Port Connectivity Checks: "datapath:d0"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 26 04:34:50 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ball                                        ;
; Top-level Entity Name           ; ball                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 542                                         ;
; Total pins                      ; 101                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,378,050                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ball               ; ball               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; roms/drunk/drunktest.v               ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/test/roms/drunk/drunktest.v                                   ;         ;
; roms/final/finaltest.v               ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/test/roms/final/finaltest.v                                   ;         ;
; roms/txtboxall/txtboxtest.v          ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/test/roms/txtboxall/txtboxtest.v                              ;         ;
; roms/bg/bgtest.v                     ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/test/roms/bg/bgtest.v                                         ;         ;
; roms/mainchar/zero.v                 ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/test/roms/mainchar/zero.v                                     ;         ;
; ball.v                               ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/test/ball.v                                                   ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/test/vga_adapter/vga_adapter.v                                ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/test/vga_adapter/vga_address_translator.v                     ;         ;
; vga_adapter/vga_controller.v         ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/test/vga_adapter/vga_controller.v                             ;         ;
; vga_adapter/vga_pll.v                ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/test/vga_adapter/vga_pll.v                                    ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_heg1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altsyncram_heg1.tdf                                   ;         ;
; main2bit.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/test/main2bit.mif                                             ;         ;
; db/decode_g2a.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/decode_g2a.tdf                                        ;         ;
; db/mux_5hb.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/mux_5hb.tdf                                           ;         ;
; db/altsyncram_l3g1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altsyncram_l3g1.tdf                                   ;         ;
; ZERO.mif                             ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/test/ZERO.mif                                                 ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/decode_01a.tdf                                        ;         ;
; db/mux_lfb.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/mux_lfb.tdf                                           ;         ;
; db/altsyncram_p6g1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altsyncram_p6g1.tdf                                   ;         ;
; drunk.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/test/drunk.mif                                                ;         ;
; db/altsyncram_v5g1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altsyncram_v5g1.tdf                                   ;         ;
; final.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/test/final.mif                                                ;         ;
; db/altsyncram_gkg1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altsyncram_gkg1.tdf                                   ;         ;
; txtboxall.mif                        ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/test/txtboxall.mif                                            ;         ;
; db/altsyncram_bgm1.tdf               ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altsyncram_bgm1.tdf                                   ;         ;
; db/decode_nma.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/decode_nma.tdf                                        ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/altpll_80u.tdf                                        ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_82m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/lpm_divide_82m.tdf                                    ;         ;
; db/sign_div_unsign_bkh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/sign_div_unsign_bkh.tdf                               ;         ;
; db/alt_u_div_sse.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/alt_u_div_sse.tdf                                     ;         ;
; db/lpm_divide_22m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/lpm_divide_22m.tdf                                    ;         ;
; db/sign_div_unsign_5kh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/sign_div_unsign_5kh.tdf                               ;         ;
; db/alt_u_div_gse.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/alt_u_div_gse.tdf                                     ;         ;
; db/lpm_divide_62m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/lpm_divide_62m.tdf                                    ;         ;
; db/sign_div_unsign_9kh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/sign_div_unsign_9kh.tdf                               ;         ;
; db/alt_u_div_ose.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/alt_u_div_ose.tdf                                     ;         ;
; db/lpm_divide_j3m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/lpm_divide_j3m.tdf                                    ;         ;
; db/sign_div_unsign_mlh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/sign_div_unsign_mlh.tdf                               ;         ;
; db/alt_u_div_ive.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/alt_u_div_ive.tdf                                     ;         ;
; db/lpm_divide_l3m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/lpm_divide_l3m.tdf                                    ;         ;
; db/sign_div_unsign_olh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/sign_div_unsign_olh.tdf                               ;         ;
; db/alt_u_div_mve.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/alt_u_div_mve.tdf                                     ;         ;
; db/lpm_divide_92m.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/lpm_divide_92m.tdf                                    ;         ;
; db/sign_div_unsign_ckh.tdf           ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/sign_div_unsign_ckh.tdf                               ;         ;
; db/alt_u_div_use.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/test/db/alt_u_div_use.tdf                                     ;         ;
+--------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1568           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2688           ;
;     -- 7 input functions                    ; 31             ;
;     -- 6 input functions                    ; 403            ;
;     -- 5 input functions                    ; 393            ;
;     -- 4 input functions                    ; 312            ;
;     -- <=3 input functions                  ; 1549           ;
;                                             ;                ;
; Dedicated logic registers                   ; 542            ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1378050        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 701            ;
; Total fan-out                               ; 14990          ;
; Average fan-out                             ; 4.13           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |ball                                                   ; 2688 (43)           ; 542 (23)                  ; 1378050           ; 2          ; 101  ; 0            ; |ball                                                                                                           ; ball                   ; work         ;
;    |bgtest:bg1|                                         ; 16 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|bgtest:bg1                                                                                                ; bgtest                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 16 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component                                                                ; altsyncram             ; work         ;
;          |altsyncram_heg1:auto_generated|               ; 16 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated                                 ; altsyncram_heg1        ; work         ;
;             |decode_g2a:rden_decode|                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|decode_g2a:rden_decode          ; decode_g2a             ; work         ;
;             |mux_5hb:mux2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|mux_5hb:mux2                    ; mux_5hb                ; work         ;
;    |bosses:b0|                                          ; 881 (503)           ; 42 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0                                                                                                 ; bosses                 ; work         ;
;       |lfsr_counter:r0|                                 ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lfsr_counter:r0                                                                                 ; lfsr_counter           ; work         ;
;       |lpm_divide:Mod0|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod1|                                 ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_92m:auto_generated|                ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated                                                   ; lpm_divide_92m         ; work         ;
;             |sign_div_unsign_ckh:divider|               ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                       ; sign_div_unsign_ckh    ; work         ;
;                |alt_u_div_use:divider|                  ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider ; alt_u_div_use          ; work         ;
;       |lpm_divide:Mod2|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod3|                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_22m:auto_generated|                ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated                                                   ; lpm_divide_22m         ; work         ;
;             |sign_div_unsign_5kh:divider|               ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider                       ; sign_div_unsign_5kh    ; work         ;
;                |alt_u_div_gse:divider|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider ; alt_u_div_gse          ; work         ;
;       |lpm_divide:Mod4|                                 ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated                                                   ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod5|                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_62m:auto_generated|                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m         ; work         ;
;             |sign_div_unsign_9kh:divider|               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh    ; work         ;
;                |alt_u_div_ose:divider|                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose          ; work         ;
;       |lpm_divide:Mod6|                                 ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_l3m:auto_generated|                ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated                                                   ; lpm_divide_l3m         ; work         ;
;             |sign_div_unsign_olh:divider|               ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh    ; work         ;
;                |alt_u_div_mve:divider|                  ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve          ; work         ;
;       |lpm_divide:Mod7|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_j3m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m         ; work         ;
;             |sign_div_unsign_mlh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh    ; work         ;
;                |alt_u_div_ive:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive          ; work         ;
;    |control:c0|                                         ; 779 (779)           ; 276 (276)                 ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0                                                                                                ; control                ; work         ;
;    |datapath:d0|                                        ; 831 (831)           ; 159 (159)                 ; 0                 ; 2          ; 0    ; 0            ; |ball|datapath:d0                                                                                               ; datapath               ; work         ;
;    |drunktest:char2|                                    ; 6 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|drunktest:char2                                                                                           ; drunktest              ; work         ;
;       |altsyncram:altsyncram_component|                 ; 6 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|drunktest:char2|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;          |altsyncram_p6g1:auto_generated|               ; 6 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated                            ; altsyncram_p6g1        ; work         ;
;             |mux_lfb:mux2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|mux_lfb:mux2               ; mux_lfb                ; work         ;
;    |finaltest:char3|                                    ; 8 (0)               ; 2 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|finaltest:char3                                                                                           ; finaltest              ; work         ;
;       |altsyncram:altsyncram_component|                 ; 8 (0)               ; 2 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|finaltest:char3|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;          |altsyncram_v5g1:auto_generated|               ; 8 (0)               ; 2 (2)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated                            ; altsyncram_v5g1        ; work         ;
;             |decode_01a:rden_decode|                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|decode_01a:rden_decode     ; decode_01a             ; work         ;
;             |mux_lfb:mux2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|mux_lfb:mux2               ; mux_lfb                ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h1                                                                                            ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h2                                                                                            ; hex_decoder            ; work         ;
;    |txtboxtest:txt1|                                    ; 3 (0)               ; 2 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtboxtest:txt1                                                                                           ; txtboxtest             ; work         ;
;       |altsyncram:altsyncram_component|                 ; 3 (0)               ; 2 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtboxtest:txt1|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;          |altsyncram_gkg1:auto_generated|               ; 3 (0)               ; 2 (2)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated                            ; altsyncram_gkg1        ; work         ;
;             |decode_01a:rden_decode|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|decode_01a:rden_decode     ; decode_01a             ; work         ;
;    |vga_adapter:VGA|                                    ; 100 (2)             ; 34 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA                                                                                           ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 44 (0)              ; 8 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory                                                                    ; altsyncram             ; work         ;
;          |altsyncram_bgm1:auto_generated|               ; 44 (0)              ; 8 (8)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated                                     ; altsyncram_bgm1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_g2a:rden_decode_b            ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2                  ; decode_nma             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3                        ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_address_translator:user_input_translator                                              ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller                                                                 ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                    ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll                                                                             ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                     ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                           ; altpll_80u             ; work         ;
;    |zero:char1|                                         ; 7 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|zero:char1                                                                                                ; zero                   ; work         ;
;       |altsyncram:altsyncram_component|                 ; 7 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|zero:char1|altsyncram:altsyncram_component                                                                ; altsyncram             ; work         ;
;          |altsyncram_l3g1:auto_generated|               ; 7 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated                                 ; altsyncram_l3g1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|decode_01a:rden_decode          ; decode_01a             ; work         ;
;             |mux_lfb:mux2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|mux_lfb:mux2                    ; mux_lfb                ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF           ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+
; bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; main2bit.mif  ;
; drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 18125        ; 6            ; --           ; --           ; 108750 ; drunk.mif     ;
; finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 18125        ; 6            ; --           ; --           ; 108750 ; final.mif     ;
; txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; txtboxall.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 76800        ; 6            ; 76800        ; 6            ; 460800 ; main2bit.mif  ;
; zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 18125        ; 6            ; --           ; --           ; 108750 ; ZERO.mif      ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|bgtest:bg1      ; roms/bg/bgtest.v            ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|zero:char1      ; roms/mainchar/zero.v        ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|drunktest:char2 ; roms/drunk/drunktest.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|finaltest:char3 ; roms/final/finaltest.v      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txtboxtest:txt1 ; roms/txtboxall/txtboxtest.v ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|current_state_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; Name                                    ; current_state_all.GAME_CYCLE_CHOOSE ; current_state_all.GAME_USER_WAIT ; current_state_all.GAME_CYCLE_TXTBOX ; current_state_all.GAME_CYCLE_CHAR ; current_state_all.GAME_CYCLE_X ; current_state_all.GAME_CYCLE_SCENARIO ; current_state_all.SPR_CYCLE_X ; current_state_all.SPR_CYCLE_FIRE ; current_state_all.SPR_CYCLE_M ; current_state_all.SPR_CYCLE_C ; current_state_all.SPR_CYCLE_D ; current_state_all.GAME_CYCLE_DRAWBG ; current_state_all.PONG_CYCLE_GAMEOVER ; current_state_all.PONG_CYCLE_PAUSE ; current_state_all.PONG_CYCLE_SCORE ; current_state_all.PONG_CYCLE_DELETE ; current_state_all.PR_CYCLE_C ; current_state_all.PR_CYCLE_M ; current_state_all.PR_CYCLE_X ; current_state_all.PR_CYCLE_D ; current_state_all.PL_CYCLE_C ; current_state_all.PL_CYCLE_M ; current_state_all.PL_CYCLE_X ; current_state_all.PL_CYCLE_D ; current_state_all.PONG_CYCLE_WAIT ; current_state_all.B_CYCLE_C ; current_state_all.B_CYCLE_M ; current_state_all.B_CYCLE_X ; current_state_all.B_CYCLE_D ; current_state_all.PONG_CYCLE_START_WAIT ; current_state_all.PONG_CYCLE_START ; current_state_all.GAME_CYCLE_MAIN ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; current_state_all.GAME_CYCLE_MAIN       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 0                                 ;
; current_state_all.PONG_CYCLE_START      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 1                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_START_WAIT ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_D             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_X             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_M             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_C             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_WAIT       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_DELETE     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 1                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_SCORE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 1                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_PAUSE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 1                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_GAMEOVER   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 1                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_DRAWBG     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 1                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_D           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 1                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_C           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 1                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_M           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 1                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_FIRE        ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 1                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_X           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 1                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_SCENARIO   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 1                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_X          ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 1                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHAR       ; 0                                   ; 0                                ; 0                                   ; 1                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_TXTBOX     ; 0                                   ; 0                                ; 1                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_USER_WAIT        ; 0                                   ; 1                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHOOSE     ; 1                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ball|control:c0|button_taken                         ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; button_taken.00 ; button_taken.10 ; button_taken.01 ;
+-----------------+-----------------+-----------------+-----------------+
; button_taken.00 ; 0               ; 0               ; 0               ;
; button_taken.01 ; 1               ; 0               ; 1               ;
; button_taken.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|debuffed_lp                                                     ;
+---------------------------+----------------+---------------------------+-------------------------+
; Name                      ; debuffed_lp.00 ; debuffed_lp.DEBUFF_FREEZE ; debuffed_lp.DEBUFF_SLOW ;
+---------------------------+----------------+---------------------------+-------------------------+
; debuffed_lp.00            ; 0              ; 0                         ; 0                       ;
; debuffed_lp.DEBUFF_SLOW   ; 1              ; 0                         ; 1                       ;
; debuffed_lp.DEBUFF_FREEZE ; 1              ; 1                         ; 0                       ;
+---------------------------+----------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+------------------------------------------------------+-----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal   ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------+------------------------+
; control:c0|next_state_all.B_CYCLE_X_9272             ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_X_8525           ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_9386      ; control:c0|Selector67 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_MAIN_9422       ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_X_8454          ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_D_9307             ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_SCORE_8817      ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_M_9237             ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_D_8665           ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_FIRE_8560        ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHOOSE_8301     ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_SCENARIO_8490   ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_M_8595           ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_D_8992            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_M_9062            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_M_8922            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.GAME_USER_WAIT_8340        ; control:c0|Selector67 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_TXTBOX_8380     ; control:c0|Selector67 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHAR_8419       ; control:c0|Selector67 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_DRAWBG_8712     ; control:c0|Selector67 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_C_9202             ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_D_9132            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_C_9027            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_C_8887            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_C_8630           ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_DELETE_8852     ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_WAIT_9167       ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_WAIT_9342 ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_X_9097            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_X_8957            ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_GAMEOVER_8747   ; control:c0|Selector69 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_PAUSE_8782      ; control:c0|Selector69 ; yes                    ;
; Number of user-specified and inferred latches = 32   ;                       ;                        ;
+------------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal                                                                                          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; datapath:d0|c_o[0..3,5]                                                                         ; Merged with datapath:d0|c_o[4]                                                                              ;
; datapath:d0|x_rp[1]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                             ;
; datapath:d0|x_lp[3,5]                                                                           ; Merged with datapath:d0|x_rp[0]                                                                             ;
; datapath:d0|x_rp[7]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                             ;
; datapath:d0|x_lp[0,4,6..8]                                                                      ; Merged with datapath:d0|x_rp[0]                                                                             ;
; datapath:d0|x_rp[6]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                             ;
; datapath:d0|x_lp[2]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                             ;
; datapath:d0|x_rp[3..5,8]                                                                        ; Merged with datapath:d0|x_rp[2]                                                                             ;
; datapath:d0|x_lp[1]                                                                             ; Merged with datapath:d0|x_rp[2]                                                                             ;
; control:c0|dx_spr[4..8]                                                                         ; Merged with control:c0|dx_spr[3]                                                                            ;
; control:c0|dy_r[6,7]                                                                            ; Merged with control:c0|dy_r[5]                                                                              ;
; zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|address_reg_a[1]      ; Merged with finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[1] ;
; drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|address_reg_a[1] ; Merged with finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[1] ;
; zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|address_reg_a[0]      ; Merged with finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[0] ;
; drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated|address_reg_a[0] ; Merged with finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|address_reg_a[0] ;
; c_o_r[0,1,3..5]                                                                                 ; Merged with c_o_r[2]                                                                                        ;
; control:c0|x_char[8]                                                                            ; Merged with control:c0|x_char[6]                                                                            ;
; control:c0|y_char[1,2,5..7]                                                                     ; Merged with control:c0|x_char[6]                                                                            ;
; control:c0|x_char[1,3,5,7]                                                                      ; Merged with control:c0|x_char[0]                                                                            ;
; control:c0|x_char[4]                                                                            ; Merged with control:c0|character_id[1]                                                                      ;
; control:c0|y_char[0,3,4]                                                                        ; Merged with control:c0|x_char[2]                                                                            ;
; control:c0|textbox_id[4]                                                                        ; Merged with control:c0|textbox_id[3]                                                                        ;
; datapath:d0|wall_spr_r                                                                          ; Stuck at GND due to stuck port data_in                                                                      ;
; datapath:d0|x_rp[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; datapath:d0|colour_id[4]                                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; colour_id_r[4]                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; control:c0|x_char[6]                                                                            ; Stuck at GND due to stuck port data_in                                                                      ;
; control:c0|x_char[2]                                                                            ; Stuck at VCC due to stuck port data_in                                                                      ;
; control:c0|dx_spr[3]                                                                            ; Stuck at VCC due to stuck port data_in                                                                      ;
; datapath:d0|paddle_spr_r                                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; datapath:d0|x_rp[2]                                                                             ; Stuck at VCC due to stuck port data_in                                                                      ;
; control:c0|button_taken.00                                                                      ; Lost fanout                                                                                                 ;
; control:c0|current_state_all~2                                                                  ; Lost fanout                                                                                                 ;
; control:c0|current_state_all~3                                                                  ; Lost fanout                                                                                                 ;
; control:c0|current_state_all~4                                                                  ; Lost fanout                                                                                                 ;
; control:c0|current_state_all~5                                                                  ; Lost fanout                                                                                                 ;
; control:c0|current_state_all~6                                                                  ; Lost fanout                                                                                                 ;
; control:c0|debuffed_lp.00                                                                       ; Lost fanout                                                                                                 ;
; control:c0|textbox_id[3]                                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; Total Number of Removed Registers = 69                                                          ;                                                                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; datapath:d0|x_rp[0]      ; Stuck at GND              ; datapath:d0|paddle_spr_r               ;
;                          ; due to stuck port data_in ;                                        ;
; datapath:d0|colour_id[4] ; Stuck at GND              ; colour_id_r[4]                         ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 542   ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 230   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|go_count_ball[3]                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|go_count_lp[7]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ball|bosses:b0|hold_y_lp[2]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_left[1]                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|datapath:d0|paddle_l_floor                                                                                 ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |ball|datapath:d0|current_bg_colour_id[1]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|go_count_rp[6]                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|ability_rp_r[1]                                                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |ball|control:c0|dx[0]                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|score_l[1]                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_spr_left[7]                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ball|control:c0|go_count_spr_debuff[4]                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ball|control:c0|score_r[0]                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|y_rp[6]                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ball|datapath:d0|y_lp[7]                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ball|datapath:d0|y[1]                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ball|datapath:d0|y[3]                                                                                           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |ball|control:c0|go_count_rp[11]                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_spr[1]                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|control:c0|x_char[6]                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|bg_address[5]                                                                                  ;
; 8:1                ; 12 bits   ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |ball|datapath:d0|bg_address[16]                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|control:c0|dx_spr[0]                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[4]                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[5]                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ball|control:c0|game_scenario_id[3]                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[8]                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[6]                                                                                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ball|control:c0|textbox_id[1]                                                                                   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|dy_r[2]                                                                                         ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|goTime_ai[1]                                                                                     ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; Yes        ; |ball|control:c0|x_char[0]                                                                                       ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; Yes        ; |ball|control:c0|dy_l[6]                                                                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |ball|datapath:d0|x_r[6]                                                                                         ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |ball|datapath:d0|x_r[8]                                                                                         ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_r[6]                                                                                         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; Yes        ; |ball|datapath:d0|colour_id[1]                                                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ball|bosses:b0|dy_spr_ai[7]                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|dy_spr_ai[1]                                                                                     ;
; 22:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; Yes        ; |ball|control:c0|dy_spr[7]                                                                                       ;
; 24:1               ; 7 bits    ; 112 LEs       ; 84 LEs               ; 28 LEs                 ; Yes        ; |ball|control:c0|dy[3]                                                                                           ;
; 33:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|down_r                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ball|finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated|mux_lfb:mux2|result_node[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add28                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|button_taken                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|next_state_all                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|debuffed_lp                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add13                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ball|control:c0|Mux100                                                                                          ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|mux_5hb:mux3|l4_w0_n0_mux_dataout    ;
; 16:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |ball|Mux1                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bgtest:bg1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 6                    ; Signed Integer              ;
; WIDTHAD_A                          ; 17                   ; Signed Integer              ;
; NUMWORDS_A                         ; 76800                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; main2bit.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_heg1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zero:char1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 6                    ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 18125                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ZERO.mif             ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_l3g1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drunktest:char2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; drunk.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_p6g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finaltest:char3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; final.mif            ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_v5g1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txtboxtest:txt1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 21700                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; txtboxall.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gkg1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+--------------+---------------------+
; Parameter Name          ; Value        ; Type                ;
+-------------------------+--------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 2            ; Signed Integer      ;
; MONOCHROME              ; FALSE        ; String              ;
; RESOLUTION              ; 320x240      ; String              ;
; BACKGROUND_IMAGE        ; main2bit.mif ; String              ;
+-------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; main2bit.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bgm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                          ;
; LPM_WIDTHD             ; 3              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_22m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 6                                               ;
; Entity Instance                           ; bgtest:bg1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 76800                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; zero:char1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 18125                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; drunktest:char2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 18125                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; finaltest:char3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 18125                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; txtboxtest:txt1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 21700                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 76800                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 6                                               ;
;     -- NUMWORDS_B                         ; 76800                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0"                                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; current_bg_colour_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 542                         ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 129                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 62                          ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 62                          ;
;     SCLR SLD          ; 10                          ;
;     SLD               ; 31                          ;
;     plain             ; 191                         ;
; arriav_lcell_comb     ; 2691                        ;
;     arith             ; 922                         ;
;         0 data inputs ; 69                          ;
;         1 data inputs ; 580                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 14                          ;
;     extend            ; 31                          ;
;         7 data inputs ; 31                          ;
;     normal            ; 1608                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 301                         ;
;         3 data inputs ; 244                         ;
;         4 data inputs ; 270                         ;
;         5 data inputs ; 379                         ;
;         6 data inputs ; 403                         ;
;     shared            ; 130                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 3                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 101                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 16.60                       ;
; Average LUT depth     ; 6.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 26 04:33:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yes -c ball
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file roms/drunk/drunktest.v
    Info (12023): Found entity 1: drunktest File: W:/quartuslabs/test/roms/drunk/drunktest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/final/finaltest.v
    Info (12023): Found entity 1: finaltest File: W:/quartuslabs/test/roms/final/finaltest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/mainchar/mainchartest.v
    Info (12023): Found entity 1: mainchartest File: W:/quartuslabs/test/roms/mainchar/mainchartest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtboxtest.v
    Info (12023): Found entity 1: txtboxtest File: W:/quartuslabs/test/roms/txtboxall/txtboxtest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/bg/bgtest.v
    Info (12023): Found entity 1: bgtest File: W:/quartuslabs/test/roms/bg/bgtest.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/mainchar/zero.v
    Info (12023): Found entity 1: zero File: W:/quartuslabs/test/roms/mainchar/zero.v Line: 39
Warning (10229): Verilog HDL Expression warning at ball.v(1227): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 1227
Warning (10229): Verilog HDL Expression warning at ball.v(2573): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 2573
Warning (10229): Verilog HDL Expression warning at ball.v(2580): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 2580
Warning (10229): Verilog HDL Expression warning at ball.v(2607): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 2607
Warning (10229): Verilog HDL Expression warning at ball.v(2614): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 2614
Warning (10229): Verilog HDL Expression warning at ball.v(2640): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 2640
Warning (10229): Verilog HDL Expression warning at ball.v(2647): truncated literal to match 8 bits File: W:/quartuslabs/test/ball.v Line: 2647
Warning (12125): Using design file ball.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project
    Info (12023): Found entity 1: vga_adapter File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 78
    Info (12023): Found entity 2: vga_address_translator File: W:/quartuslabs/test/vga_adapter/vga_address_translator.v Line: 4
    Info (12023): Found entity 3: vga_controller File: W:/quartuslabs/test/vga_adapter/vga_controller.v Line: 9
    Info (12023): Found entity 4: vga_pll File: W:/quartuslabs/test/vga_adapter/vga_pll.v Line: 36
    Info (12023): Found entity 5: ball File: W:/quartuslabs/test/ball.v Line: 13
    Info (12023): Found entity 6: control File: W:/quartuslabs/test/ball.v Line: 422
    Info (12023): Found entity 7: datapath File: W:/quartuslabs/test/ball.v Line: 1638
    Info (12023): Found entity 8: bosses File: W:/quartuslabs/test/ball.v Line: 2139
    Info (12023): Found entity 9: lfsr_counter File: W:/quartuslabs/test/ball.v Line: 2890
    Info (12023): Found entity 10: hex_decoder File: W:/quartuslabs/test/ball.v Line: 2912
Info (12127): Elaborating entity "ball" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at ball.v(240): variable "c_o_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at ball.v(243): variable "char_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 243
Warning (10235): Verilog HDL Always Construct warning at ball.v(244): variable "bg_id_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 244
Warning (10235): Verilog HDL Always Construct warning at ball.v(245): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 245
Warning (10235): Verilog HDL Always Construct warning at ball.v(246): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 246
Warning (10235): Verilog HDL Always Construct warning at ball.v(247): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 247
Warning (10235): Verilog HDL Always Construct warning at ball.v(248): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 248
Warning (10235): Verilog HDL Always Construct warning at ball.v(249): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at ball.v(250): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at ball.v(253): variable "char_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at ball.v(256): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 256
Warning (10235): Verilog HDL Always Construct warning at ball.v(257): variable "bg_id_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 257
Warning (10235): Verilog HDL Always Construct warning at ball.v(258): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 258
Warning (10235): Verilog HDL Always Construct warning at ball.v(259): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 259
Warning (10235): Verilog HDL Always Construct warning at ball.v(260): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 260
Warning (10235): Verilog HDL Always Construct warning at ball.v(261): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 261
Warning (10235): Verilog HDL Always Construct warning at ball.v(262): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 262
Warning (10235): Verilog HDL Always Construct warning at ball.v(263): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 263
Warning (10235): Verilog HDL Always Construct warning at ball.v(266): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 266
Warning (10235): Verilog HDL Always Construct warning at ball.v(269): variable "char_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 269
Warning (10235): Verilog HDL Always Construct warning at ball.v(270): variable "bg_id_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 270
Warning (10235): Verilog HDL Always Construct warning at ball.v(271): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 271
Warning (10235): Verilog HDL Always Construct warning at ball.v(272): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 272
Warning (10235): Verilog HDL Always Construct warning at ball.v(273): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 273
Warning (10235): Verilog HDL Always Construct warning at ball.v(274): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 274
Warning (10235): Verilog HDL Always Construct warning at ball.v(275): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 275
Warning (10235): Verilog HDL Always Construct warning at ball.v(276): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 276
Warning (10235): Verilog HDL Always Construct warning at ball.v(279): variable "char_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 279
Warning (10235): Verilog HDL Always Construct warning at ball.v(281): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 281
Warning (10235): Verilog HDL Always Construct warning at ball.v(282): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 282
Warning (10235): Verilog HDL Always Construct warning at ball.v(283): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 283
Warning (10235): Verilog HDL Always Construct warning at ball.v(284): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 284
Warning (10235): Verilog HDL Always Construct warning at ball.v(285): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 285
Warning (10235): Verilog HDL Always Construct warning at ball.v(286): variable "txt_noob_a_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 286
Warning (10235): Verilog HDL Always Construct warning at ball.v(287): variable "txt_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 287
Warning (10235): Verilog HDL Always Construct warning at ball.v(288): variable "txt_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at ball.v(289): variable "txt_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 289
Warning (10235): Verilog HDL Always Construct warning at ball.v(290): variable "txt_final_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 290
Warning (10235): Verilog HDL Always Construct warning at ball.v(291): variable "txt_select_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at ball.v(292): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/test/ball.v Line: 292
Warning (10034): Output port "LEDR[9..8]" at ball.v(36) has no driver File: W:/quartuslabs/test/ball.v Line: 36
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h1" File: W:/quartuslabs/test/ball.v Line: 128
Info (12128): Elaborating entity "bgtest" for hierarchy "bgtest:bg1" File: W:/quartuslabs/test/ball.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/bg/bgtest.v Line: 81
Info (12130): Elaborated megafunction instantiation "bgtest:bg1|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/bg/bgtest.v Line: 81
Info (12133): Instantiated megafunction "bgtest:bg1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/test/roms/bg/bgtest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "main2bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heg1.tdf
    Info (12023): Found entity 1: altsyncram_heg1 File: W:/quartuslabs/test/db/altsyncram_heg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_heg1" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/quartuslabs/test/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|decode_g2a:rden_decode" File: W:/quartuslabs/test/db/altsyncram_heg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: W:/quartuslabs/test/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "bgtest:bg1|altsyncram:altsyncram_component|altsyncram_heg1:auto_generated|mux_5hb:mux2" File: W:/quartuslabs/test/db/altsyncram_heg1.tdf Line: 40
Info (12128): Elaborating entity "zero" for hierarchy "zero:char1" File: W:/quartuslabs/test/ball.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "zero:char1|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/mainchar/zero.v Line: 81
Info (12130): Elaborated megafunction instantiation "zero:char1|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/mainchar/zero.v Line: 81
Info (12133): Instantiated megafunction "zero:char1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/test/roms/mainchar/zero.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ZERO.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l3g1.tdf
    Info (12023): Found entity 1: altsyncram_l3g1 File: W:/quartuslabs/test/db/altsyncram_l3g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_l3g1" for hierarchy "zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/quartuslabs/test/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|decode_01a:rden_decode" File: W:/quartuslabs/test/db/altsyncram_l3g1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: W:/quartuslabs/test/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "zero:char1|altsyncram:altsyncram_component|altsyncram_l3g1:auto_generated|mux_lfb:mux2" File: W:/quartuslabs/test/db/altsyncram_l3g1.tdf Line: 40
Info (12128): Elaborating entity "drunktest" for hierarchy "drunktest:char2" File: W:/quartuslabs/test/ball.v Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "drunktest:char2|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/drunk/drunktest.v Line: 81
Info (12130): Elaborated megafunction instantiation "drunktest:char2|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/drunk/drunktest.v Line: 81
Info (12133): Instantiated megafunction "drunktest:char2|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/test/roms/drunk/drunktest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "drunk.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6g1.tdf
    Info (12023): Found entity 1: altsyncram_p6g1 File: W:/quartuslabs/test/db/altsyncram_p6g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_p6g1" for hierarchy "drunktest:char2|altsyncram:altsyncram_component|altsyncram_p6g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "finaltest" for hierarchy "finaltest:char3" File: W:/quartuslabs/test/ball.v Line: 154
Info (12128): Elaborating entity "altsyncram" for hierarchy "finaltest:char3|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/final/finaltest.v Line: 81
Info (12130): Elaborated megafunction instantiation "finaltest:char3|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/final/finaltest.v Line: 81
Info (12133): Instantiated megafunction "finaltest:char3|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/test/roms/final/finaltest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "final.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf
    Info (12023): Found entity 1: altsyncram_v5g1 File: W:/quartuslabs/test/db/altsyncram_v5g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_v5g1" for hierarchy "finaltest:char3|altsyncram:altsyncram_component|altsyncram_v5g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txtboxtest" for hierarchy "txtboxtest:txt1" File: W:/quartuslabs/test/ball.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "txtboxtest:txt1|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/txtboxall/txtboxtest.v Line: 81
Info (12130): Elaborated megafunction instantiation "txtboxtest:txt1|altsyncram:altsyncram_component" File: W:/quartuslabs/test/roms/txtboxall/txtboxtest.v Line: 81
Info (12133): Instantiated megafunction "txtboxtest:txt1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/test/roms/txtboxall/txtboxtest.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "txtboxall.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gkg1.tdf
    Info (12023): Found entity 1: altsyncram_gkg1 File: W:/quartuslabs/test/db/altsyncram_gkg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gkg1" for hierarchy "txtboxtest:txt1|altsyncram:altsyncram_component|altsyncram_gkg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bosses" for hierarchy "bosses:b0" File: W:/quartuslabs/test/ball.v Line: 309
Warning (10230): Verilog HDL assignment warning at ball.v(2486): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2486
Warning (10230): Verilog HDL assignment warning at ball.v(2487): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2487
Warning (10230): Verilog HDL assignment warning at ball.v(2504): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2504
Warning (10230): Verilog HDL assignment warning at ball.v(2505): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2505
Warning (10230): Verilog HDL assignment warning at ball.v(2815): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2815
Warning (10230): Verilog HDL assignment warning at ball.v(2817): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2817
Warning (10230): Verilog HDL assignment warning at ball.v(2819): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2819
Warning (10230): Verilog HDL assignment warning at ball.v(2833): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2833
Warning (10230): Verilog HDL assignment warning at ball.v(2835): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2835
Warning (10230): Verilog HDL assignment warning at ball.v(2837): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2837
Warning (10230): Verilog HDL assignment warning at ball.v(2853): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2853
Warning (10230): Verilog HDL assignment warning at ball.v(2867): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 2867
Info (12128): Elaborating entity "lfsr_counter" for hierarchy "bosses:b0|lfsr_counter:r0" File: W:/quartuslabs/test/ball.v Line: 2155
Warning (10036): Verilog HDL or VHDL warning at ball.v(2896): object "lfsr_done" assigned a value but never read File: W:/quartuslabs/test/ball.v Line: 2896
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/quartuslabs/test/ball.v Line: 352
Warning (10036): Verilog HDL or VHDL warning at ball.v(582): object "check" assigned a value but never read File: W:/quartuslabs/test/ball.v Line: 582
Warning (10036): Verilog HDL or VHDL warning at ball.v(582): object "check_l" assigned a value but never read File: W:/quartuslabs/test/ball.v Line: 582
Warning (10036): Verilog HDL or VHDL warning at ball.v(582): object "check_r" assigned a value but never read File: W:/quartuslabs/test/ball.v Line: 582
Warning (10036): Verilog HDL or VHDL warning at ball.v(585): object "goTime_lp_r" assigned a value but never read File: W:/quartuslabs/test/ball.v Line: 585
Warning (10036): Verilog HDL or VHDL warning at ball.v(596): object "toggle_ability" assigned a value but never read File: W:/quartuslabs/test/ball.v Line: 596
Warning (10270): Verilog HDL Case Statement warning at ball.v(649): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 649
Warning (10270): Verilog HDL Case Statement warning at ball.v(657): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 657
Warning (10270): Verilog HDL Case Statement warning at ball.v(664): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 664
Warning (10270): Verilog HDL Case Statement warning at ball.v(673): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 673
Warning (10270): Verilog HDL Case Statement warning at ball.v(682): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 682
Warning (10270): Verilog HDL Case Statement warning at ball.v(689): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 689
Warning (10270): Verilog HDL Case Statement warning at ball.v(693): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 693
Warning (10270): Verilog HDL Case Statement warning at ball.v(697): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 697
Warning (10270): Verilog HDL Case Statement warning at ball.v(701): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 701
Warning (10270): Verilog HDL Case Statement warning at ball.v(705): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 705
Warning (10270): Verilog HDL Case Statement warning at ball.v(709): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 709
Warning (10270): Verilog HDL Case Statement warning at ball.v(713): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 713
Warning (10270): Verilog HDL Case Statement warning at ball.v(648): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 648
Warning (10240): Verilog HDL Always Construct warning at ball.v(602): inferring latch(es) for variable "next_state_all", which holds its previous value in one or more paths through the always construct File: W:/quartuslabs/test/ball.v Line: 602
Warning (10230): Verilog HDL assignment warning at ball.v(748): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/test/ball.v Line: 748
Warning (10230): Verilog HDL assignment warning at ball.v(775): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/test/ball.v Line: 775
Warning (10230): Verilog HDL assignment warning at ball.v(801): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/test/ball.v Line: 801
Warning (10230): Verilog HDL assignment warning at ball.v(830): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/test/ball.v Line: 830
Warning (10270): Verilog HDL Case Statement warning at ball.v(872): incomplete case statement has no default case item File: W:/quartuslabs/test/ball.v Line: 872
Info (10264): Verilog HDL Case Statement information at ball.v(872): all case item expressions in this case statement are onehot File: W:/quartuslabs/test/ball.v Line: 872
Warning (10230): Verilog HDL assignment warning at ball.v(1052): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/test/ball.v Line: 1052
Warning (10230): Verilog HDL assignment warning at ball.v(1056): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/test/ball.v Line: 1056
Warning (10230): Verilog HDL assignment warning at ball.v(1211): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/test/ball.v Line: 1211
Warning (10230): Verilog HDL assignment warning at ball.v(1256): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/test/ball.v Line: 1256
Warning (10230): Verilog HDL assignment warning at ball.v(1330): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/test/ball.v Line: 1330
Warning (10230): Verilog HDL assignment warning at ball.v(1336): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/test/ball.v Line: 1336
Warning (10230): Verilog HDL assignment warning at ball.v(1435): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1435
Warning (10230): Verilog HDL assignment warning at ball.v(1439): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1439
Warning (10230): Verilog HDL assignment warning at ball.v(1444): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1444
Warning (10230): Verilog HDL assignment warning at ball.v(1446): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1446
Warning (10230): Verilog HDL assignment warning at ball.v(1449): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1449
Warning (10230): Verilog HDL assignment warning at ball.v(1457): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1457
Warning (10230): Verilog HDL assignment warning at ball.v(1461): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1461
Warning (10230): Verilog HDL assignment warning at ball.v(1463): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1463
Warning (10230): Verilog HDL assignment warning at ball.v(1466): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1466
Warning (10230): Verilog HDL assignment warning at ball.v(1473): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1473
Warning (10230): Verilog HDL assignment warning at ball.v(1479): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1479
Warning (10230): Verilog HDL assignment warning at ball.v(1484): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1484
Warning (10230): Verilog HDL assignment warning at ball.v(1487): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1487
Warning (10230): Verilog HDL assignment warning at ball.v(1489): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1489
Warning (10230): Verilog HDL assignment warning at ball.v(1492): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1492
Warning (10230): Verilog HDL assignment warning at ball.v(1501): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1501
Warning (10230): Verilog HDL assignment warning at ball.v(1507): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1507
Warning (10230): Verilog HDL assignment warning at ball.v(1512): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1512
Warning (10230): Verilog HDL assignment warning at ball.v(1515): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1515
Warning (10230): Verilog HDL assignment warning at ball.v(1517): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1517
Warning (10230): Verilog HDL assignment warning at ball.v(1520): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1520
Warning (10230): Verilog HDL assignment warning at ball.v(1527): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1527
Warning (10230): Verilog HDL assignment warning at ball.v(1532): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1532
Warning (10230): Verilog HDL assignment warning at ball.v(1537): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1537
Warning (10230): Verilog HDL assignment warning at ball.v(1540): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1540
Warning (10230): Verilog HDL assignment warning at ball.v(1549): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1549
Warning (10230): Verilog HDL assignment warning at ball.v(1558): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1558
Warning (10230): Verilog HDL assignment warning at ball.v(1567): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1567
Warning (10230): Verilog HDL assignment warning at ball.v(1576): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1576
Warning (10230): Verilog HDL assignment warning at ball.v(1585): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1585
Warning (10230): Verilog HDL assignment warning at ball.v(1593): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1593
Warning (10230): Verilog HDL assignment warning at ball.v(1600): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1600
Warning (10230): Verilog HDL assignment warning at ball.v(1625): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/test/ball.v Line: 1625
Warning (10034): Output port "c_spl" at ball.v(447) has no driver File: W:/quartuslabs/test/ball.v Line: 447
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHOOSE" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_USER_WAIT" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_TXTBOX" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHAR" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_X" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_SCENARIO" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_X" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_FIRE" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_M" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_C" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_D" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_DRAWBG" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_GAMEOVER" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_PAUSE" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_SCORE" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_DELETE" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_C" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_M" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_X" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_D" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_C" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_M" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_X" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_D" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_WAIT" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.B_CYCLE_C" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.B_CYCLE_M" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.B_CYCLE_X" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.B_CYCLE_D" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START_WAIT" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_MAIN" at ball.v(602) File: W:/quartuslabs/test/ball.v Line: 602
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/quartuslabs/test/ball.v Line: 396
Warning (10230): Verilog HDL assignment warning at ball.v(1732): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1732
Warning (10230): Verilog HDL assignment warning at ball.v(1733): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1733
Warning (10230): Verilog HDL assignment warning at ball.v(1734): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1734
Warning (10230): Verilog HDL assignment warning at ball.v(1735): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1735
Warning (10230): Verilog HDL assignment warning at ball.v(1736): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/test/ball.v Line: 1736
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/quartuslabs/test/ball.v Line: 413
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "main2bit.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bgm1.tdf
    Info (12023): Found entity 1: altsyncram_bgm1 File: W:/quartuslabs/test/db/altsyncram_bgm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bgm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/quartuslabs/test/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bgm1:auto_generated|decode_nma:decode2" File: W:/quartuslabs/test/db/altsyncram_bgm1.tdf Line: 46
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/test/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/test/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/quartuslabs/test/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/quartuslabs/test/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/quartuslabs/test/vga_adapter/vga_adapter.v Line: 262
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod0" File: W:/quartuslabs/test/ball.v Line: 2483
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod2" File: W:/quartuslabs/test/ball.v Line: 2721
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod3" File: W:/quartuslabs/test/ball.v Line: 2804
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod5" File: W:/quartuslabs/test/ball.v Line: 2819
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod4" File: W:/quartuslabs/test/ball.v Line: 2817
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod7" File: W:/quartuslabs/test/ball.v Line: 2837
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod6" File: W:/quartuslabs/test/ball.v Line: 2835
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod1" File: W:/quartuslabs/test/ball.v Line: 2487
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod0" File: W:/quartuslabs/test/ball.v Line: 2483
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod0" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2483
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: W:/quartuslabs/test/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: W:/quartuslabs/test/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: W:/quartuslabs/test/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod2" File: W:/quartuslabs/test/ball.v Line: 2721
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod2" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2721
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod3" File: W:/quartuslabs/test/ball.v Line: 2804
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod3" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2804
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf
    Info (12023): Found entity 1: lpm_divide_22m File: W:/quartuslabs/test/db/lpm_divide_22m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: W:/quartuslabs/test/db/sign_div_unsign_5kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: W:/quartuslabs/test/db/alt_u_div_gse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod5" File: W:/quartuslabs/test/ball.v Line: 2819
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod5" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2819
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: W:/quartuslabs/test/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: W:/quartuslabs/test/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: W:/quartuslabs/test/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod4" File: W:/quartuslabs/test/ball.v Line: 2817
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod4" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2817
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod7" File: W:/quartuslabs/test/ball.v Line: 2837
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod7" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2837
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: W:/quartuslabs/test/db/lpm_divide_j3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: W:/quartuslabs/test/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: W:/quartuslabs/test/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod6" File: W:/quartuslabs/test/ball.v Line: 2835
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod6" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2835
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: W:/quartuslabs/test/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: W:/quartuslabs/test/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: W:/quartuslabs/test/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod1" File: W:/quartuslabs/test/ball.v Line: 2487
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod1" with the following parameter: File: W:/quartuslabs/test/ball.v Line: 2487
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: W:/quartuslabs/test/db/lpm_divide_92m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: W:/quartuslabs/test/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: W:/quartuslabs/test/db/alt_u_div_use.tdf Line: 22
Warning (13012): Latch control:c0|next_state_all.PONG_CYCLE_START_9386 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/test/ball.v Line: 578
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_MAIN_9422 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/test/ball.v Line: 974
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHOOSE_8301 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/test/ball.v Line: 974
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_SCENARIO_8490 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/test/ball.v Line: 974
Warning (13012): Latch control:c0|next_state_all.GAME_USER_WAIT_8340 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/test/ball.v Line: 974
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_TXTBOX_8380 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/test/ball.v Line: 974
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHAR_8419 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/test/ball.v Line: 974
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_DRAWBG_8712 has unsafe behavior File: W:/quartuslabs/test/ball.v Line: 602
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/test/ball.v Line: 578
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 37
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: W:/quartuslabs/test/ball.v Line: 36
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: W:/quartuslabs/test/ball.v Line: 36
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/quartuslabs/test/ball.v Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/quartuslabs/test/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/quartuslabs/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/quartuslabs/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/quartuslabs/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/quartuslabs/test/ball.v Line: 35
    Warning (15610): No output dependent on input pin "KEY[4]" File: W:/quartuslabs/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[5]" File: W:/quartuslabs/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[6]" File: W:/quartuslabs/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[7]" File: W:/quartuslabs/test/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[8]" File: W:/quartuslabs/test/ball.v Line: 34
Info (21057): Implemented 3112 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 2816 logic cells
    Info (21064): Implemented 192 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 817 megabytes
    Info: Processing ended: Mon Nov 26 04:34:50 2018
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:56


