// (C) 2001-2017 Intel Corporation. All rights reserved.
// This simulation model contains highly confidential and
// proprietary information of Intel and is being provided
// in accordance with and subject to the protections of the
// applicable Intel Program License Subscription Agreement
// which governs its use and disclosure. Your use of Intel
// Corporation's design tools, logic functions and other
// software and tools, and its AMPP partner logic functions,
// and any output files from any of the foregoing (including device
// programming or simulation files), and any associated
// documentation or information are expressly subject to the
// terms and conditions of the Intel Program License Subscription
// Agreement, Intel FPGA IP License Agreement, or other
// applicable license agreement, including, without limitation,
// that your use is for the sole purpose of simulating designs
// for use exclusively in logic devices manufactured by Intel and sold
// by Intel or its authorized distributors. Please refer to the
// applicable agreement for further details. Intel products and
// services are protected under numerous U.S. and foreign patents,
// maskwork rights, copyrights and other intellectual property laws.
// Intel assumes no responsibility or liability arising out of the
// application or use of this simulation model.
// ACDS 17.1
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent= "Aldec protectip", encrypt_agent_info= "Riviera-PRO 2015.06.92"
`pragma protect data_method= "aes128-cbc"
`pragma protect key_keyowner= "Aldec", key_keyname= "ALDEC15_001", key_method= "rsa"
`pragma protect key_block encoding= (enctype="base64", line_length= 76, bytes= 256)
jAlLp+0P3oeUdM5xC8Z79gsfpGo4z7L6AIyGOZd9izHTzgNwV1NJK8usikDWONy1IVb+dR7hRWcc
QXlNWxYOa3WbaTaF2AYxb20bHdMP2QjUS4BuVdIysW5g31bHxwPCERhLPuIaEpMI2C5h2uvpYJZJ
2v+boP01GvrvPV9fbqVe8i4EbKnTM3zxLF9WLR0xrJ6nqToR7sy7dyUQ6NixwZWb4qFgWCUMOgDP
Zet7zy9XaGRt4ixfF/I5OD1B5KbxnYgqHDlupfHQ+HTFSN2yBshJq1N3xvePMPnU8qRdPvBS0klP
FaV6z7AJeQ8YjaX/Dflh6RQMN/DKxzzeYs3m5w==
`pragma protect data_keyowner= "altera", data_keyname= "altera"
`pragma protect data_block encoding= (enctype="base64", line_length= 76, bytes= 1392)
SiNdf/UfYbfNBNsLGlIDY81WJqPnEtUPtWqt/iKX/hKjQyU7ZlYchw52pT6PO+ti2EbHP6bYhiuT
LJQvHnXJ+dT/rp4XRB8u4eGu1vfLZUcX87R91qyS+eMGX/Nrhq2t5gxcU9kvOmcSgG83LJdp8qxn
HkRQxjpNpQMHE9RiWoe5geIa8/X0ypXvuk4JnyroMngEKBLC82rb9KzhHU+wshojwN4r7d17kfpu
z2qGzdRFRT39Yu2ErJV0+ZceIGz/LP3EQIXA9H/Nl9oZbnUCdhL1u7IKuGrxrGKbFM5vc4le/Jn1
h9yZBbBRyI0rpnepe9ib2W1Evnct0XqbgcrXRq233kCF+Y/+EnJJqDZueWokL/WIUe6r0nwFzKQD
LQqMkoxas/TN8AbQfb1V+d/MnpSABseMQYxMslsFcUuHez+qMfVvx2LJ97/EoSRLLpduvfaLcQGc
j9gbn8iubjzZmrAQr/tzVYlyFVYbJsJi+TcjBADMxyT+C0o+xxK/XSnVwtf2fGx0jLT8TGPUkMqR
UrQMX3V65eGOIVpaYJc6J3FPFz7qiAWgj+2QFlAMtRG65gAC5WWcKcms5dQXH6A8Y1R5QGG9m+m4
mqKVJKscSB+7vCrImoO0nyei631NeGYUTmyd0a0WyTG4xyARUNyYgbhfRHnOIHwcDbFih9rE3TOi
3Jldd3F13SUbbNYuNTyrYmYl59xqSNP7eXhJJ7+IxHaD2mIn02+R05u+jl4Y+WZw2t5SyYXk9Sbf
id8mu5lraBsxPPBb2YuIfWaIU7ZWhewYu2Uj0fCA9JQFIx68lCpBk1/WPQKXj/LRtlns+b2w0EXJ
nKnUvmvQTj2uQ3bGbieHJE/Rj+QSyW2ljtGoFoZKA/GmnfeZ9UC3okVmXJZwpHd4FZcr0OK+Ynbx
NoXKe8F/cxjnRFcm6r0lYAkbQ8IEmQ4OkC8tnvgwvk8XpyAlYYgaiCOH0DzsHl6lIv1ACCie5GCf
QLy6vR+DQMNXFKix5GDaHmNHQdeuLbz2C74NoaQn+8yNAhRihyaddUmCAYLcvNL7VEtRIkuJXfWe
Zb9RPd4oYd9ecd3twLAvB6UZz+pOckxyitiv9zKRsNPKzhGdUJyFy05al7GnxI34d5y5ZF2Ut/Jz
5fMiwkRdSKUc6CUjZL8R4vaevJb8hamUWXrNyJaQbD4w2rB71qKaT0B/voQb70UK+3/TLU2uTKRJ
W0DJBUqLFyMF//4CmkMV/6/FFzQUEWMjQQ3fZ8JzgioLlv0OVKgsMpkDUH1kEr6en+M29L995uEZ
IwXN4gRsjdi81YjMDYHcV+GDmo/Fe05+egNFcZ9MX3jz711/VQkMxN8klwtkMcA6FsPeOjtjToMo
Sr1AaUwci5YHOEVGH+HvpnsLOS36cUbUUF1GHy1uQSf5jdBcnIyABcS3mmth6mov8SVvNruny0iv
U9rtDvqFXQV6A4T3KxTDLh+4pQKXwOHWi2oO5v9uHGufnlbYAwaO1eqrSukmn8p+i2wnGoyPI1Am
u6bF2SEeQWzGSHuQetHukfodI2Zwofyj4GlykUhkhEwAIyANpRwzDkfn7OzweL9y7P2ygpQZ1/z7
iYQQnon16cg28gspp4K9KuhS5JUm5Zjr4tugRqP71nRjiL9CpwfsnDjS0vMn8OTgCW64DdkTNun7
bcX+cmQRMPqbHtqExvCvNWgME7IzHjHmGEEFEGuNWz4+3AYOzmqRnhfFu3Ri9x2uAriXmIOpghIN
FjYoNu78G4aQL0yp7AoWS0+uTwNbOlKs/PUqz36Bkaq1PjIFp//0/H1JOzGaG7n+r/SducM+Fr0F
FKcarFLez6X6iYx2k5gbiLF10Q0m3RC1
`pragma protect end_protected
