$date
	Tue Nov 05 14:16:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! A [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # Up $end
$var reg 1 $ clear_b $end
$scope module UUT $end
$var wire 4 % A [3:0] $end
$var wire 1 & CLK $end
$var wire 1 ' Up $end
$var wire 1 ( clear_b $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$scope module and2_1 $end
$var wire 1 ' i0 $end
$var wire 1 , i1 $end
$var wire 1 ) o $end
$upscope $end
$scope module and2_2 $end
$var wire 1 ) i0 $end
$var wire 1 - i1 $end
$var wire 1 * o $end
$upscope $end
$scope module and2_3 $end
$var wire 1 * i0 $end
$var wire 1 . i1 $end
$var wire 1 + o $end
$upscope $end
$scope module TFF0 $end
$var wire 1 & CLK $end
$var wire 1 ' T $end
$var wire 1 ( clear_b $end
$var reg 1 / Q $end
$upscope $end
$scope module TFF1 $end
$var wire 1 & CLK $end
$var wire 1 ) T $end
$var wire 1 ( clear_b $end
$var reg 1 0 Q $end
$upscope $end
$scope module TFF2 $end
$var wire 1 & CLK $end
$var wire 1 * T $end
$var wire 1 ( clear_b $end
$var reg 1 1 Q $end
$upscope $end
$scope module TFF3 $end
$var wire 1 & CLK $end
$var wire 1 + T $end
$var wire 1 ( clear_b $end
$var reg 1 2 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b0 %
0$
0#
0"
b0 !
$end
#5
1"
1&
#10
0"
0&
1#
1'
1$
1(
#15
1)
1,
1/
b1 !
b1 %
1"
1&
#20
0"
0&
#25
0)
1-
0,
10
0/
b10 !
b10 %
1"
1&
#30
0"
0&
#35
1*
1)
1,
1/
b11 !
b11 %
1"
1&
#40
0"
0&
#45
0*
0)
1.
0-
0,
11
00
0/
b100 !
b100 %
1"
1&
#50
0"
0&
#55
1)
1,
1/
b101 !
b101 %
1"
1&
#60
0"
0&
#65
0)
1-
0,
10
0/
b110 !
b110 %
1"
1&
#70
0"
0&
#75
1+
1*
1)
1,
1/
b111 !
b111 %
1"
1&
#80
0"
0&
#85
0+
0*
0)
0.
0-
0,
12
01
00
0/
b1000 !
b1000 %
1"
1&
#90
0"
0&
#95
1)
1,
1/
b1001 !
b1001 %
1"
1&
#100
0"
0&
#105
0)
1-
0,
10
0/
b1010 !
b1010 %
1"
1&
#110
0"
0&
#115
1*
1)
1,
1/
b1011 !
b1011 %
1"
1&
#120
0"
0&
#125
0*
0)
1.
0-
0,
11
00
0/
b1100 !
b1100 %
1"
1&
#130
0"
0&
#135
1)
1,
1/
b1101 !
b1101 %
1"
1&
#140
0"
0&
#145
0)
1-
0,
10
0/
b1110 !
b1110 %
1"
1&
#150
0"
0&
#155
1+
1*
1)
1,
1/
b1111 !
b1111 %
1"
1&
#160
0"
0&
#165
0+
0*
0)
0.
0-
0,
02
01
00
0/
b0 !
b0 %
1"
1&
#170
0"
0&
#175
1)
1,
1/
b1 !
b1 %
1"
1&
#180
0"
0&
#185
0)
1-
0,
10
0/
b10 !
b10 %
1"
1&
#190
0"
0&
#195
1*
1)
1,
1/
b11 !
b11 %
1"
1&
#200
0"
0&
#205
0*
0)
1.
0-
0,
11
00
0/
b100 !
b100 %
1"
1&
#210
0.
01
b0 !
b0 %
0"
0&
0$
0(
#215
1"
1&
#220
0"
0&
1$
1(
#225
1)
1,
1/
b1 !
b1 %
1"
1&
#230
0"
0&
#235
0)
1-
0,
10
0/
b10 !
b10 %
1"
1&
#240
0"
0&
#245
1*
1)
1,
1/
b11 !
b11 %
1"
1&
#250
0"
0&
#255
0*
0)
1.
0-
0,
11
00
0/
b100 !
b100 %
1"
1&
#260
0"
0&
#265
1)
1,
1/
b101 !
b101 %
1"
1&
#270
0"
0&
#275
0)
1-
0,
10
0/
b110 !
b110 %
1"
1&
#280
0"
0&
#285
1+
1*
1)
1,
1/
b111 !
b111 %
1"
1&
#290
0"
0&
#295
0+
0*
0)
0.
0-
0,
12
01
00
0/
b1000 !
b1000 %
1"
1&
#300
0"
0&
#305
1)
1,
1/
b1001 !
b1001 %
1"
1&
#310
0"
0&
#315
0)
1-
0,
10
0/
b1010 !
b1010 %
1"
1&
#320
0"
0&
