#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Mar 24 16:36:48 2022
# Process ID: 6160
# Current directory: D:/intelight/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26620 D:\intelight\intelight\intelight.xpr
# Log file: D:/intelight/intelight/vivado.log
# Journal file: D:/intelight/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight/intelight.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelight/ip_repo/intelight_mem_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/intelight/ip_repo/intelight_ip_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1329.070 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference {system_PG_0_1 testbench_PG_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Reading block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:user:intelight_mem:1.0 - intelight_mem_0
Adding component instance block -- xilinx.com:module_ref:bram_interface:1.0 - bram_interface_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:enabler4_32bit:1.0 - enabler4_32bit_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd>
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_PG_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_PG_0_1 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/intelight/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Reading block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/testbench/testbench.bd>...
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - PL_RAM_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:module_ref:bram_interface:1.0 - bram_interface_0
Adding component instance block -- xilinx.com:module_ref:enabler4_32bit:1.0 - enabler4_32bit_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <testbench> from block design file <D:/intelight/intelight/intelight.srcs/sources_1/bd/testbench/testbench.bd>
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/testbench/testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded testbench_PG_0_0 from PG_v1_0 1.0 to PG_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
upgrade_ip: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1487.578 ; gain = 158.508
update_module_reference: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1487.578 ; gain = 158.508
update_module_reference {system_RD_0_1 testbench_RD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_RD_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_RD_0_1 from RD_v1_0 1.0 to RD_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/testbench/testbench.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/testbench_RD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded testbench_RD_0_0 from RD_v1_0 1.0 to RD_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.125 ; gain = 77.547
update_module_reference: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1565.125 ; gain = 77.547
update_module_reference {system_SD_0_1 testbench_SD_0_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/system_SD_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_SD_0_1 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Upgrading 'D:/intelight/intelight/intelight.srcs/sources_1/bd/testbench/testbench.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/testbench_SD_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded testbench_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\testbench\testbench.bd> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.125 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_mem_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
set_property  ip_repo_paths  {d:/intelight/ip_repo d:/intelight/ip_repo/intelight_ip_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelight/ip_repo/intelight_ip_1.0'. The path is contained within another repository.
set_property  ip_repo_paths  d:/intelight/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelight/ip_repo'.
make_wrapper -files [get_files D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_2/addrb'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_3/addrb'(32) to pin: '/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_1/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_2/addrb'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_3/addrb'(32) to pin: '/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_1/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1736.629 ; gain = 168.484
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/intelight/intelight/intelight.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\intelight\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_2/addrb'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_3/addrb'(32) to pin: '/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_1/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_2/addrb'(32) to pin: '/axi_bram_ctrl_2/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_3/addrb'(32) to pin: '/axi_bram_ctrl_3/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/PL_RAM_1/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/intelight/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Section/AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Section/EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PL_Section/EV/SD_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/intelight/intelight/intelight.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m05_couplers/auto_pc .
Exporting to file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/intelight/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/intelight/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6feb2a8559635a4a; cache size = 30.041 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 6feb2a8559635a4a; cache size = 30.041 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = 504bfcefa4b0a818; cache size = 30.041 MB.
[Thu Mar 24 16:49:25 2022] Launched system_SD_0_1_synth_1, system_RD_0_1_synth_1, system_PG_0_1_synth_1, synth_1...
Run output will be captured here:
system_SD_0_1_synth_1: D:/intelight/intelight/intelight.runs/system_SD_0_1_synth_1/runme.log
system_RD_0_1_synth_1: D:/intelight/intelight/intelight.runs/system_RD_0_1_synth_1/runme.log
system_PG_0_1_synth_1: D:/intelight/intelight/intelight.runs/system_PG_0_1_synth_1/runme.log
synth_1: D:/intelight/intelight/intelight.runs/synth_1/runme.log
[Thu Mar 24 16:49:25 2022] Launched impl_1...
Run output will be captured here: D:/intelight/intelight/intelight.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1761.578 ; gain = 24.949
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1923.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 409 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 2663.211 ; gain = 13.051
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.906 . Memory (MB): peak = 2663.211 ; gain = 13.051
Generating merged BMM file for the design top 'system_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2663.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2780.859 ; gain = 1019.281
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.859 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 24 16:55:45 2022...
