Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X19/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2039 LCs used as LUT4 only
Info:      186 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      503 LCs used as DFF only
Info: Packing carries..
Info:       64 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.memread_SB_LUT4_I3_O[1] [cen] (fanout 49)
Info: promoting data_mem_inst.state_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x9bde7ac8

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc0733d10

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2796/ 5280    52%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 2727 cells, random placement wirelen = 69582.
Info:     at initial placer iter 0, wirelen = 359
Info:     at initial placer iter 1, wirelen = 445
Info:     at initial placer iter 2, wirelen = 426
Info:     at initial placer iter 3, wirelen = 440
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 426, spread = 24635, legal = 26187; time = 0.12s
Info:     at iteration #2, type ALL: wirelen solved = 497, spread = 22355, legal = 23884; time = 0.16s
Info:     at iteration #3, type ALL: wirelen solved = 562, spread = 22205, legal = 23753; time = 0.15s
Info:     at iteration #4, type ALL: wirelen solved = 1007, spread = 21111, legal = 22016; time = 0.15s
Info:     at iteration #5, type ALL: wirelen solved = 1010, spread = 21466, legal = 22510; time = 0.14s
Info:     at iteration #6, type ALL: wirelen solved = 1469, spread = 21165, legal = 21937; time = 0.14s
Info:     at iteration #7, type ALL: wirelen solved = 1617, spread = 21231, legal = 22445; time = 0.13s
Info:     at iteration #8, type ALL: wirelen solved = 2040, spread = 21627, legal = 22461; time = 0.14s
Info:     at iteration #9, type ALL: wirelen solved = 2489, spread = 21716, legal = 22316; time = 0.14s
Info:     at iteration #10, type ALL: wirelen solved = 2503, spread = 22010, legal = 22222; time = 0.13s
Info:     at iteration #11, type ALL: wirelen solved = 3007, spread = 22653, legal = 23097; time = 0.13s
Info: HeAP Placer Time: 2.25s
Info:   of which solving equations: 1.64s
Info:   of which spreading cells: 0.17s
Info:   of which strict legalisation: 0.07s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 20437, wirelen = 21937
Info:   at iteration #5: temp = 0.000000, timing cost = 18187, wirelen = 16606
Info:   at iteration #10: temp = 0.000000, timing cost = 17960, wirelen = 15905
Info:   at iteration #15: temp = 0.000000, timing cost = 17818, wirelen = 15569
Info:   at iteration #20: temp = 0.000000, timing cost = 17736, wirelen = 15143
Info:   at iteration #25: temp = 0.000000, timing cost = 17706, wirelen = 15005
Info:   at iteration #30: temp = 0.000000, timing cost = 17703, wirelen = 14925
Info:   at iteration #35: temp = 0.000000, timing cost = 17695, wirelen = 14907
Info:   at iteration #36: temp = 0.000000, timing cost = 17695, wirelen = 14901 
Info: SA placement time 9.12s

Info: Max frequency for clock               'clk': 14.76 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.89 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk              : 37.92 ns
Info: Max delay <async>                   -> posedge clk_proc_$glb_clk: 32.31 ns
Info: Max delay posedge clk               -> <async>                  : 24.46 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 62.41 ns
Info: Max delay posedge clk_proc_$glb_clk -> <async>                  : 34.02 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 77.30 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 11363,  18966) |+
Info: [ 18966,  26569) |+
Info: [ 26569,  34172) |**+
Info: [ 34172,  41775) |***+
Info: [ 41775,  49378) |+
Info: [ 49378,  56981) |*************************** 
Info: [ 56981,  64584) |***********************+
Info: [ 64584,  72187) |************************************************+
Info: [ 72187,  79790) |************************************************************ 
Info: [ 79790,  87393) |+
Info: [ 87393,  94996) |+
Info: [ 94996, 102599) |+
Info: [102599, 110202) |+
Info: [110202, 117805) |* 
Info: [117805, 125408) |* 
Info: [125408, 133011) |+
Info: [133011, 140614) |***+
Info: [140614, 148217) |***+
Info: [148217, 155820) |*******************+
Info: [155820, 163423) |*******************+
Info: Checksum: 0x3f41cf4a

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8929 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       53        896 |   53   896 |      7995|       0.44       0.44|
Info:       2000 |      140       1776 |   87   880 |      7109|       0.31       0.75|
Info:       3000 |      363       2553 |  223   777 |      6382|       0.21       0.95|
Info:       4000 |      528       3388 |  165   835 |      5584|       0.70       1.65|
Info:       5000 |      619       4297 |   91   909 |      4705|       0.20       1.85|
Info:       6000 |      796       5120 |  177   823 |      3939|       0.37       2.22|
Info:       7000 |     1162       5754 |  366   634 |      3431|       0.53       2.75|
Info:       8000 |     1432       6484 |  270   730 |      2795|       0.45       3.20|
Info:       9000 |     1689       7227 |  257   743 |      2181|       0.50       3.70|
Info:      10000 |     1900       8016 |  211   789 |      1537|       0.48       4.18|
Info:      11000 |     2320       8596 |  420   580 |      1211|       0.74       4.92|
Info:      12000 |     2747       9169 |  427   573 |       921|       1.07       5.99|
Info:      13000 |     3163       9753 |  416   584 |       633|       0.60       6.59|
Info:      14000 |     3581      10335 |  418   582 |       336|       0.88       7.46|
Info:      14705 |     3797      10825 |  216   490 |         0|       0.87       8.33|
Info: Routing complete.
Info: Router1 time 8.33s
Info: Checksum: 0xdeaada74

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  4.7  6.1    Net data_out[0] budget 0.000000 ns (3,18) -> (13,11)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:76.13-76.21
Info:  1.2  7.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.1    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (13,11) -> (12,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2 10.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 13.3    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (12,11) -> (15,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 14.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 18.6    Net data_WrData[0] budget 0.000000 ns (15,9) -> (17,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 19.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.7 23.5    Net processor.alu_mux_out[0] budget 0.000000 ns (17,17) -> (17,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 24.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  3.1 27.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (17,6) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 28.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 28.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 28.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 28.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 28.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 29.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 29.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 29.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 30.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,1) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 30.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 31.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 31.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 31.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 31.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 32.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 32.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 33.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,2) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 33.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 33.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 34.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 34.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 34.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 35.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 35.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 36.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 36.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 36.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 37.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 37.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 37.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 38.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 39.6    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,4) -> (16,5)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 40.4  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 42.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,5) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 43.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 46.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,4) -> (16,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 47.7  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  3.0 50.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,9) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 51.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 53.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,12) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 54.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  2.3 56.5    Net processor.alu_result[0] budget 4.027000 ns (16,12) -> (14,12)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 57.7  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 59.5    Net data_addr[0] budget 5.621000 ns (14,12) -> (13,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  toplevel.v:77.13-77.22
Info:  1.3 60.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 63.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (13,12) -> (12,15)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 64.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  5.0 69.4    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.278000 ns (12,15) -> (9,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 69.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 25.4 ns logic, 44.1 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  3.6  5.0    Net processor.ex_mem_out[142] budget 0.000000 ns (7,8) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  6.2  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.O
Info:  1.8  8.0    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1[2] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.8  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  1.8 10.6    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[3] budget 0.000000 ns (3,13) -> (4,13)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.5  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 13.9    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (4,13) -> (5,15)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.7  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.0 18.8    Net processor.mfwd2 budget 0.000000 ns (5,15) -> (12,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 19.7  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 22.6    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (12,11) -> (15,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 23.8  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 28.0    Net data_WrData[0] budget 0.000000 ns (15,9) -> (17,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 29.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.7 32.9    Net processor.alu_mux_out[0] budget 0.000000 ns (17,17) -> (17,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 33.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  3.1 36.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (17,6) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 37.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 37.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 37.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 38.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 38.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 38.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 39.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 39.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,1) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 40.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 40.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 40.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 41.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 41.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 41.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 41.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 42.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,2) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 43.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 43.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 43.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 43.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 44.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 44.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 44.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 45.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 45.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 46.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 46.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 46.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 47.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 47.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 47.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 47.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 47.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 48.9    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,4) -> (16,5)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 49.8  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 51.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,5) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 52.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 55.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,4) -> (16,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 57.1  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  3.0 60.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,9) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 60.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 62.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,12) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 63.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  2.3 65.9    Net processor.alu_result[0] budget 3.714000 ns (16,12) -> (15,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 67.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  1.8 68.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[1] budget 3.449000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 70.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.1 73.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.448000 ns (15,12) -> (16,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 74.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 27.4 ns logic, 46.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source processor.alu_main.alu_sub.SB_MAC16_adder_DSP.O_9
Info:  4.1  4.1    Net processor.alu_main.sub_o[9] budget 9.262000 ns (25,5) -> (18,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  verilog/alu_dsp.v:77.14-77.19
Info:  0.9  5.0  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  1.8  6.8    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3] budget 9.262000 ns (18,13) -> (18,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.7  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  3.0 10.6    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[3] budget 3.793000 ns (18,13) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.5  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I1_SB_LUT4_O_1_LC.O
Info:  1.8 13.3    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I1[3] budget 3.449000 ns (16,13) -> (16,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_LC.O
Info:  2.4 16.6    Net processor.alu_result[9] budget 4.698000 ns (16,13) -> (15,11)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_22_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 17.8  Source processor.lui_mux.out_SB_LUT4_O_22_LC.O
Info:  1.8 19.6    Net data_addr[9] budget 4.960000 ns (15,11) -> (15,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.I0
Info:                Defined in:
Info:                  toplevel.v:77.13-77.22
Info:  1.3 20.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.O
Info:  3.0 23.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] budget 4.629000 ns (15,10) -> (13,11)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 25.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_LC.O
Info:  1.8 26.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3] budget 4.629000 ns (13,11) -> (13,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 27.7  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 30.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (13,12) -> (12,15)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 31.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  5.0 36.4    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.278000 ns (12,15) -> (9,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 36.5  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 9.6 ns logic, 26.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source processor.alu_main.alu_sub.SB_MAC16_adder_DSP.O_28
Info:  3.6  3.6    Net processor.alu_main.sub_o[28] budget 9.262000 ns (25,5) -> (22,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:77.14-77.19
Info:  1.3  4.9  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  4.1  9.0    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2] budget 9.262000 ns (22,15) -> (13,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.2  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_LC.O
Info:  1.8 12.0    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2] budget 3.793000 ns (13,21) -> (14,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 12.9  Source processor.alu_main.ALUOut_SB_LUT4_O_5_I1_SB_LUT4_O_1_LC.O
Info:  2.4 15.3    Net processor.alu_main.ALUOut_SB_LUT4_O_5_I1[3] budget 3.449000 ns (14,21) -> (15,21)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_5_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 16.1  Source processor.alu_main.ALUOut_SB_LUT4_O_5_LC.O
Info:  1.8 17.9    Net processor.alu_result[28] budget 3.449000 ns (15,21) -> (14,20)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 19.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_LC.O
Info:  1.8 21.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0] budget 3.449000 ns (14,20) -> (14,19)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 22.2  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  3.6 25.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[0] budget 3.449000 ns (14,19) -> (15,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 27.0  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.1 30.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.448000 ns (15,12) -> (16,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 31.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 9.1 ns logic, 22.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  4.7  6.1    Net data_out[0] budget 0.000000 ns (3,18) -> (13,11)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:76.13-76.21
Info:  1.2  7.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.1    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (13,11) -> (12,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2 10.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 13.3    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (12,11) -> (15,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 14.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 18.6    Net data_WrData[0] budget 0.000000 ns (15,9) -> (17,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 19.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.8 24.6    Net processor.alu_mux_out[0] budget 9.245000 ns (17,17) -> (25,5)
Info:                Sink processor.alu_main.alu_sub.SB_MAC16_adder_DSP.B_0
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.1 24.7  Setup processor.alu_main.alu_sub.SB_MAC16_adder_DSP.B_0
Info: 6.4 ns logic, 18.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  4.7  6.1    Net data_out[0] budget 0.000000 ns (3,18) -> (13,11)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  toplevel.v:76.13-76.21
Info:  1.2  7.3  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  9.1    Net processor.dataMemOut_fwd_mux_out[0] budget 0.000000 ns (13,11) -> (12,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:                Defined in:
Info:                  verilog/cpu.v:153.15-153.37
Info:  1.2 10.3  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 13.3    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (12,11) -> (15,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 14.5  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 18.6    Net data_WrData[0] budget 0.000000 ns (15,9) -> (17,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 19.8  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.7 23.5    Net processor.alu_mux_out[0] budget 0.000000 ns (17,17) -> (17,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 24.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  3.1 27.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (17,6) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 28.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 28.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 28.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 28.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 28.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 28.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 29.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 29.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 29.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 29.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 30.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,1) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 30.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 30.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 31.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 31.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 31.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 31.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 31.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 32.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 32.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 32.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 33.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,2) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 33.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 33.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 33.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 34.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 34.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 34.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 34.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 35.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 35.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 35.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 36.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 36.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 36.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 36.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 36.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 37.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 37.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 37.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 38.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 39.6    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,4) -> (16,5)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 40.4  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 42.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,5) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 43.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 46.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,4) -> (16,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 47.7  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  3.0 50.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,9) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 51.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 53.3    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,12) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 54.2  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  2.3 56.5    Net processor.alu_result[0] budget 3.714000 ns (16,12) -> (15,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.3 57.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  1.8 59.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_I1[1] budget 3.449000 ns (15,12) -> (15,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 60.8  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.1 63.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0[2] budget 3.448000 ns (15,12) -> (16,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 65.0  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I2
Info: 25.1 ns logic, 39.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  3.6  5.0    Net processor.ex_mem_out[142] budget 0.000000 ns (7,8) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  6.2  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.O
Info:  1.8  8.0    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1[2] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.8  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  1.8 10.6    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[3] budget 0.000000 ns (3,13) -> (4,13)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.5  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 13.9    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (4,13) -> (5,15)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.7  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.0 18.8    Net processor.mfwd2 budget 0.000000 ns (5,15) -> (12,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 19.7  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 22.6    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (12,11) -> (15,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 23.8  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 28.0    Net data_WrData[0] budget 0.000000 ns (15,9) -> (17,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 29.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  4.8 34.0    Net processor.alu_mux_out[0] budget 9.245000 ns (17,17) -> (25,5)
Info:                Sink processor.alu_main.alu_sub.SB_MAC16_adder_DSP.B_0
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.1 34.1  Setup processor.alu_main.alu_sub.SB_MAC16_adder_DSP.B_0
Info: 8.6 ns logic, 25.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  3.6  5.0    Net processor.ex_mem_out[142] budget 0.000000 ns (7,8) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:92.16-92.26
Info:  1.2  6.2  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1_SB_LUT4_O_1_LC.O
Info:  1.8  8.0    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I1[2] budget 0.000000 ns (3,13) -> (3,13)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.8  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  1.8 10.6    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O[3] budget 0.000000 ns (3,13) -> (4,13)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.5  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 13.9    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I3_O_SB_LUT4_I3_O[3] budget 0.000000 ns (4,13) -> (5,15)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.7  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  4.0 18.8    Net processor.mfwd2 budget 0.000000 ns (5,15) -> (12,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:159.9-159.14
Info:  0.9 19.7  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 22.6    Net processor.mem_fwd2_mux_out[0] budget 0.000000 ns (12,11) -> (15,9)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:155.15-155.31
Info:  1.2 23.8  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.1 28.0    Net data_WrData[0] budget 0.000000 ns (15,9) -> (17,17)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  toplevel.v:78.13-78.24
Info:  1.2 29.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.7 32.9    Net processor.alu_mux_out[0] budget 0.000000 ns (17,17) -> (17,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.I3
Info:                Defined in:
Info:                  verilog/cpu.v:131.15-131.26
Info:  0.9 33.7  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4_LC.O
Info:  3.1 36.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1[0] budget 0.000000 ns (17,6) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.I2
Info:                Defined in:
Info:                  verilog/alu_dsp.v:160.29-160.57
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6 37.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_30$CARRY.COUT
Info:  0.0 37.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 37.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 37.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 38.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[2] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0 38.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0 38.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[4] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 38.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0 38.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[5] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0 39.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[6] budget 0.000000 ns (16,1) -> (16,1)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 39.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.6 39.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[7] budget 0.560000 ns (16,1) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0 40.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[8] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO$CARRY.COUT
Info:  0.0 40.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[9] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 40.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_29$CARRY.COUT
Info:  0.0 40.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[10] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_28$CARRY.COUT
Info:  0.0 41.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[11] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 41.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[12] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_26$CARRY.COUT
Info:  0.0 41.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[13] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 41.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_25$CARRY.COUT
Info:  0.0 41.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[14] budget 0.000000 ns (16,2) -> (16,2)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 42.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_24$CARRY.COUT
Info:  0.6 42.7    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[15] budget 0.560000 ns (16,2) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 43.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[16] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.2  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 43.2    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[17] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.5  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0 43.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[18] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 43.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 43.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[19] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 44.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[20] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 44.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[21] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 44.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[22] budget 0.000000 ns (16,3) -> (16,3)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 44.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_15$CARRY.COUT
Info:  0.6 45.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[23] budget 0.560000 ns (16,3) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 45.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 45.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[24] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.0  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[25] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.3  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0 46.3    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[26] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.6  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 46.6    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[27] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 46.9    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[28] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 47.1  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 47.1    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[29] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 47.4  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 47.4    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[30] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3 47.7  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  1.2 48.9    Net $nextpnr_ICESTORM_LC_0$I3 budget 1.220000 ns (16,4) -> (16,5)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.9 49.8  Source $nextpnr_ICESTORM_LC_0.O
Info:  1.8 51.5    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[31] budget 29.544001 ns (16,5) -> (16,4)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  verilog/alu_dsp.v:158.29-158.53
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.3 52.8  Source processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.0 55.8    Net processor.alu_main.ALUOut_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1] budget 3.714000 ns (16,4) -> (16,9)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 57.1  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.O
Info:  3.0 60.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_I3[3] budget 3.714000 ns (16,9) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 60.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I1_SB_LUT4_O_2_LC.O
Info:  1.8 62.7    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I1[3] budget 3.714000 ns (16,12) -> (16,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 63.6  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  2.3 65.9    Net processor.alu_result[0] budget 4.027000 ns (16,12) -> (14,12)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:                Defined in:
Info:                  verilog/cpu.v:135.15-135.25
Info:  1.2 67.1  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 68.8    Net data_addr[0] budget 5.621000 ns (14,12) -> (13,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  toplevel.v:77.13-77.22
Info:  1.3 70.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  2.4 72.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O[0] budget 4.629000 ns (13,12) -> (12,15)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 73.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  5.0 78.8    Net data_mem_inst.led_reg_SB_DFFE_Q_E budget 7.278000 ns (12,15) -> (9,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:                Defined in:
Info:                  verilog/data_mem.v:232.6-232.42
Info:  0.1 78.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 27.6 ns logic, 51.3 ns routing

Info: Max frequency for clock               'clk': 14.39 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.45 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk              : 36.57 ns
Info: Max delay <async>                   -> posedge clk_proc_$glb_clk: 31.33 ns
Info: Max delay posedge clk               -> <async>                  : 24.69 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 64.96 ns
Info: Max delay posedge clk_proc_$glb_clk -> <async>                  : 34.06 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 78.87 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [  9010,  16732) |+
Info: [ 16732,  24454) |+
Info: [ 24454,  32176) |***+
Info: [ 32176,  39898) |***+
Info: [ 39898,  47620) |+
Info: [ 47620,  55342) |********************+
Info: [ 55342,  63064) |**********************************+
Info: [ 63064,  70786) |************************************************************ 
Info: [ 70786,  78508) |*********************************************************+
Info: [ 78508,  86230) |**************************+
Info: [ 86230,  93952) |+
Info: [ 93952, 101674) |*+
Info: [101674, 109396) |+
Info: [109396, 117118) |*+
Info: [117118, 124840) |*+
Info: [124840, 132562) |+
Info: [132562, 140284) |***+
Info: [140284, 148006) |***+
Info: [148006, 155728) |********************+
Info: [155728, 163450) |*****************************+

Info: Program finished normally.
