Core: ddr3_altera_emif_arch_nf_191_zhajlla - Instance: platform_design|ddr3|ddr3
Path, Setup Margin, Hold Margin
"Address/Command (Slow 900mV 100C Model)",0.114,0.114
"Core (Slow 900mV 100C Model)",-5.803,0.057
"Core Recovery/Removal (Slow 900mV 100C Model)",-2.787,0.453
"DQS Gating (Slow 900mV 100C Model)",0.085,0.085
"Read Capture (Slow 900mV 100C Model)",0.033,0.033
"Write (Slow 900mV 100C Model)",0.037,0.037
"Write Levelling (Slow 900mV 100C Model)",0.149,0.149
"Address/Command (Slow 900mV 0C Model)",0.114,0.114
"Core (Slow 900mV 0C Model)",-4.884,0.053
"Core Recovery/Removal (Slow 900mV 0C Model)",-2.498,0.429
"DQS Gating (Slow 900mV 0C Model)",0.085,0.085
"Read Capture (Slow 900mV 0C Model)",0.033,0.033
"Write (Slow 900mV 0C Model)",0.037,0.037
"Write Levelling (Slow 900mV 0C Model)",0.149,0.149
"Address/Command (Fast 900mV 100C Model)",0.114,0.114
"Core (Fast 900mV 100C Model)",-4.985,0.019
"Core Recovery/Removal (Fast 900mV 100C Model)",-2.066,0.27
"DQS Gating (Fast 900mV 100C Model)",0.085,0.085
"Read Capture (Fast 900mV 100C Model)",0.033,0.033
"Write (Fast 900mV 100C Model)",0.037,0.037
"Write Levelling (Fast 900mV 100C Model)",0.149,0.149
"Address/Command (Fast 900mV 0C Model)",0.114,0.114
"Core (Fast 900mV 0C Model)",-4.004,0.017
"Core Recovery/Removal (Fast 900mV 0C Model)",-1.694,0.226
"DQS Gating (Fast 900mV 0C Model)",0.085,0.085
"Read Capture (Fast 900mV 0C Model)",0.033,0.033
"Write (Fast 900mV 0C Model)",0.037,0.037
"Write Levelling (Fast 900mV 0C Model)",0.149,0.149
