Analysis & Elaboration report for Lab3
Tue Sep 10 08:50:22 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: flag_generator:DUT
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "flag_generator:DUT"
  7. Analysis & Elaboration Messages
  8. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Sep 10 08:50:22 2019       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; Lab3                                        ;
; Top-level Entity Name         ; flag_generator_test                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flag_generator:DUT ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                    ;
; Top-level entity name                                                           ; flag_generator_test ; Lab3               ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flag_generator:DUT"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 10 08:50:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate_test.sv
    Info (12023): Found entity 1: xor_gate_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/xor_gate_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate.sv
    Info (12023): Found entity 1: xor_gate File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/xor_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file srl_test.sv
    Info (12023): Found entity 1: srl_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/srl_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slr.sv
    Info (12023): Found entity 1: slr File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/slr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll_test.sv
    Info (12023): Found entity 1: sll_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sll_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll.sv
    Info (12023): Found entity 1: sll File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_gate_test.sv
    Info (12023): Found entity 1: or_gate_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/or_gate_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_gate.sv
    Info (12023): Found entity 1: or_gate File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/or_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_result_test.sv
    Info (12023): Found entity 1: mux_result_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_result_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_result.sv
    Info (12023): Found entity 1: mux_result File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_result.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_not_test.sv
    Info (12023): Found entity 1: mux_not_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_not_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_not.sv
    Info (12023): Found entity 1: mux_not File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/mux_not.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fulladder File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/fulladder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_generator.sv
    Info (12023): Found entity 1: flag_generator File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate_test.sv
    Info (12023): Found entity 1: and_gate_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/and_gate_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate.sv
    Info (12023): Found entity 1: and_gate File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/and_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_sub_test.sv
    Info (12023): Found entity 1: add_sub_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/add_sub_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sar.sv
    Info (12023): Found entity 1: sar File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sar_test.sv
    Info (12023): Found entity 1: sar_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sar_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sc.sv
    Info (12023): Found entity 1: sc File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sc_test.sv
    Info (12023): Found entity 1: sc_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/sc_test.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flag_generator_test.sv
    Info (12023): Found entity 1: flag_generator_test File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 1
Info (12127): Elaborating entity "flag_generator_test" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(11): a=000, b=000, result=000, ALUControl=0000; cout=0, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 11
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(13): a=000, b=111, result=111, ALUControl=0000; cout=0, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 13
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(15): a=111, b=001, result=000, ALUControl=0000; cout=1, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 15
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(17): a=111, b=111, result=000, ALUControl=0001; cout=1, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 17
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(21): a=111, b=111, result=111, ALUControl=0010; cout=0, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 21
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(24): a=100, b=010, result=110, ALUControl=0011; cout=0, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 24
Info (10648): Verilog HDL Display System Task info at flag_generator_test.sv(27): a=010, b=000, result=101, ALUControl=0100; cout=0, Z=., N=., V=., C=.\n File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 27
Info (12128): Elaborating entity "flag_generator" for hierarchy "flag_generator:DUT" File: C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/flag_generator_test.sv Line: 6
Info (144001): Generated suppressed messages file C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/output_files/Lab3.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Tue Sep 10 08:50:22 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/ErickOF/Documents/Git/Taller-de-Dise-o-Digital/Lab3 - Logica Combinacional/output_files/Lab3.map.smsg.


