/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [27:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [35:0] celloutsig_1_4z;
  wire [40:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~celloutsig_1_0z[1];
  assign celloutsig_1_18z = ~celloutsig_1_16z;
  assign celloutsig_0_4z = ~(in_data[28] ^ celloutsig_0_1z[3]);
  reg [3:0] _03_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_16z)
    if (celloutsig_1_16z) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_1z[3:1], celloutsig_0_1z[1] };
  assign out_data[35:32] = _03_;
  assign celloutsig_1_2z = celloutsig_1_1z[5:3] / { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_1_4z = { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, in_data[139:124], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[28:26] != in_data[20:18];
  assign celloutsig_1_5z = - { in_data[136:101], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] !== { celloutsig_0_1z[1], celloutsig_0_1z[1], celloutsig_0_0z };
  assign celloutsig_1_0z = ~ in_data[180:177];
  assign celloutsig_0_3z = ~ in_data[53:46];
  assign celloutsig_1_16z = celloutsig_1_8z & celloutsig_1_12z;
  assign celloutsig_1_7z = ~^ celloutsig_1_6z[7:1];
  assign celloutsig_1_8z = ~^ { in_data[156:153], celloutsig_1_0z };
  assign celloutsig_1_12z = ~^ celloutsig_1_1z[4:1];
  assign celloutsig_1_19z = celloutsig_1_5z[33:6] >> { celloutsig_1_5z[25:3], celloutsig_1_9z };
  assign celloutsig_1_1z = { in_data[168:163], celloutsig_1_0z } << { in_data[170:165], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[129:127], celloutsig_1_7z, celloutsig_1_8z } << celloutsig_1_5z[27:23];
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z[3:1], celloutsig_0_1z[1] } ^ { celloutsig_0_3z[6:2], celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[11:6], celloutsig_1_2z, celloutsig_1_3z } ^ { in_data[117:112], celloutsig_1_0z };
  assign celloutsig_0_1z[3:1] = ~ { in_data[13:12], celloutsig_0_0z };
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { out_data[128], out_data[123:96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z };
endmodule
