Analysis & Synthesis report for top
Sat Jun 15 01:03:33 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. State Machine - |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state
  8. State Machine - |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Source assignments for ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder
 13. Source assignments for ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2|addcore:adder
 14. Parameter Settings for User Entity Instance: m68k_decoder:m68k_decoder_inst
 15. Parameter Settings for Inferred Entity Instance: ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2
 16. Parameter Settings for Inferred Entity Instance: ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2
 17. Port Connectivity Checks: "m68k_decoder:m68k_decoder_inst"
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Jun 15 01:03:33 2024   ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name               ; top                                     ;
; Top-level Entity Name       ; top                                     ;
; Family                      ; FLEX10KA                                ;
; Total logic elements        ; 321                                     ;
; Total pins                  ; 99                                      ;
; Total memory bits           ; 0                                       ;
+-----------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+----------------------------------------------------------------+------------------+---------------+
; Option                                                         ; Setting          ; Default Value ;
+----------------------------------------------------------------+------------------+---------------+
; Device                                                         ; EPF10K10ATC144-1 ;               ;
; Top-level entity name                                          ; top              ; top           ;
; Family name                                                    ; FLEX10KA         ; Stratix II    ;
; Use smart compilation                                          ; On               ; Off           ;
; Optimization Technique                                         ; Speed            ; Area          ;
; Use Generated Physical Constraints File                        ; Off              ;               ;
; Create Debugging Nodes for IP Cores                            ; Off              ; Off           ;
; Preserve fewer node names                                      ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off              ; Off           ;
; Verilog Version                                                ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93           ; VHDL93        ;
; State Machine Processing                                       ; Auto             ; Auto          ;
; Safe State Machine                                             ; Off              ; Off           ;
; Extract Verilog State Machines                                 ; On               ; On            ;
; Extract VHDL State Machines                                    ; On               ; On            ;
; Ignore Verilog initial constructs                              ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On               ; On            ;
; Parallel Synthesis                                             ; Off              ; Off           ;
; NOT Gate Push-Back                                             ; On               ; On            ;
; Power-Up Don't Care                                            ; On               ; On            ;
; Remove Redundant Logic Cells                                   ; Off              ; Off           ;
; Remove Duplicate Registers                                     ; On               ; On            ;
; Ignore CARRY Buffers                                           ; Off              ; Off           ;
; Ignore CASCADE Buffers                                         ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off              ; Off           ;
; Ignore LCELL Buffers                                           ; Off              ; Off           ;
; Ignore SOFT Buffers                                            ; On               ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off              ; Off           ;
; Auto Implement in ROM                                          ; Off              ; Off           ;
; Carry Chain Length                                             ; 32               ; 32            ;
; Cascade Chain Length                                           ; 2                ; 2             ;
; Auto Carry Chains                                              ; On               ; On            ;
; Auto Open-Drain Pins                                           ; On               ; On            ;
; Auto ROM Replacement                                           ; On               ; On            ;
; Auto RAM Replacement                                           ; On               ; On            ;
; Auto Clock Enable Replacement                                  ; On               ; On            ;
; Strict RAM Replacement                                         ; Off              ; Off           ;
; Auto Resource Sharing                                          ; Off              ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off              ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off              ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On               ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off              ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On               ; On            ;
; HDL message level                                              ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100              ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100              ; 100           ;
; Block Design Naming                                            ; Auto             ; Auto          ;
; Synthesis Effort                                               ; Auto             ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On               ; On            ;
; Analysis & Synthesis Message Level                             ; Medium           ; Medium        ;
+----------------------------------------------------------------+------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+-----------------------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                      ;
+-----------------------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------+
; ../src/design/reset_sync.vhd                              ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd                              ;
; ../src/design/m68k_decoder.vhd                            ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd                            ;
; ../src/design/top.vhd                                     ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/top.vhd                                     ;
; ../src/lib/utils.vhd                                      ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/lib/utils.vhd                                      ;
; ../src/design/ram_controller/ram_controller.vhd           ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/ram_controller.vhd           ;
; ../src/design/ram_controller/types.vhd                    ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/types.vhd                    ;
; ../src/design/ram_controller/components/config_regs.vhd   ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd   ;
; ../src/design/ram_controller/components/decoder.vhd       ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/decoder.vhd       ;
; ../src/design/ram_controller/components/mux.vhd           ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd           ;
; ../src/design/ram_controller/components/state_machine.vhd ; yes             ; User VHDL File  ; C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd ;
; lpm_add_sub.tdf                                           ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf                                      ;
; addcore.inc                                               ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/addcore.inc                                          ;
; look_add.inc                                              ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/look_add.inc                                         ;
; bypassff.inc                                              ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc                                         ;
; altshift.inc                                              ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc                                         ;
; alt_stratix_add_sub.inc                                   ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                              ;
; alt_mercury_add_sub.inc                                   ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc                              ;
; aglobal90.inc                                             ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                        ;
; addcore.tdf                                               ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/addcore.tdf                                          ;
; a_csnbuffer.inc                                           ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.inc                                      ;
; a_csnbuffer.tdf                                           ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/a_csnbuffer.tdf                                      ;
; altshift.tdf                                              ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/altshift.tdf                                         ;
+-----------------------------------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 321     ;
; Total combinational functions     ; 212     ;
;     -- Total 4-input functions    ; 133     ;
;     -- Total 3-input functions    ; 30      ;
;     -- Total 2-input functions    ; 27      ;
;     -- Total 1-input functions    ; 18      ;
;     -- Total 0-input functions    ; 4       ;
; Total registers                   ; 151     ;
; Total logic cells in carry chains ; 18      ;
; I/O pins                          ; 99      ;
; Maximum fan-out node              ; i_clk   ;
; Maximum fan-out                   ; 151     ;
; Total fan-out                     ; 1319    ;
; Average fan-out                   ; 3.14    ;
+-----------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+--------------------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                   ; 321 (0)     ; 151          ; 0           ; 99   ; 170 (0)      ; 109 (0)           ; 42 (0)           ; 18 (0)          ; 0 (0)      ; |top                                                                                                                                          ; work         ;
;    |m68k_decoder:m68k_decoder_inst|                    ; 17 (17)     ; 3            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |top|m68k_decoder:m68k_decoder_inst                                                                                                           ; work         ;
;    |ram_controller:ram_controller_inst|                ; 302 (2)     ; 146          ; 0           ; 0    ; 156 (2)      ; 108 (0)           ; 38 (0)           ; 18 (0)          ; 0 (0)      ; |top|ram_controller:ram_controller_inst                                                                                                       ; work         ;
;       |config_regs:config_regs_inst|                   ; 35 (35)     ; 34           ; 0           ; 0    ; 1 (1)        ; 32 (32)           ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|config_regs:config_regs_inst                                                                          ; work         ;
;       |mux:mux_inst|                                   ; 19 (19)     ; 0            ; 0           ; 0    ; 19 (19)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|mux:mux_inst                                                                                          ; work         ;
;       |state_machine:\banks_inst:0:state_machine_inst| ; 115 (106)   ; 48           ; 0           ; 0    ; 67 (58)      ; 29 (29)           ; 19 (19)          ; 9 (0)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst                                                        ; work         ;
;          |lpm_add_sub:Add2|                            ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2                                       ; work         ;
;             |addcore:adder|                            ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2|addcore:adder                         ; work         ;
;                |a_csnbuffer:result_node|               ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node ; work         ;
;       |state_machine:\banks_inst:1:state_machine_inst| ; 131 (122)   ; 64           ; 0           ; 0    ; 67 (58)      ; 47 (47)           ; 17 (17)          ; 9 (0)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst                                                        ; work         ;
;          |lpm_add_sub:Add2|                            ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2                                       ; work         ;
;             |addcore:adder|                            ; 9 (1)       ; 0            ; 0           ; 0    ; 9 (1)        ; 0 (0)             ; 0 (0)            ; 9 (1)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder                         ; work         ;
;                |a_csnbuffer:result_node|               ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node ; work         ;
;    |reset_sync:reset_sync_inst|                        ; 2 (2)       ; 2            ; 0           ; 0    ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |top|reset_sync:reset_sync_inst                                                                                                               ; work         ;
+--------------------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state                                                                                                                                                                                                ;
+-------------------------------+------------------------+------------------------+--------------------------+--------------------------+------------------------------+-----------------------+-----------------------+-------------------------------+-----------------+----------------------+------------------+
; Name                          ; curr_state.REFRESH_RAS ; curr_state.REFRESH_CAS ; curr_state.REFRESH_START ; curr_state.ROW_PRECHARGE ; curr_state.REFRESH_PRECHARGE ; curr_state.READ_WRITE ; curr_state.ROW_ACTIVE ; curr_state.ROW_ADDRESS_STROBE ; curr_state.IDLE ; curr_state.WAIT_INIT ; curr_state.RESET ;
+-------------------------------+------------------------+------------------------+--------------------------+--------------------------+------------------------------+-----------------------+-----------------------+-------------------------------+-----------------+----------------------+------------------+
; curr_state.RESET              ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 0                ;
; curr_state.WAIT_INIT          ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 1                    ; 1                ;
; curr_state.IDLE               ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 1               ; 0                    ; 1                ;
; curr_state.ROW_ADDRESS_STROBE ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 1                             ; 0               ; 0                    ; 1                ;
; curr_state.ROW_ACTIVE         ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 1                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.READ_WRITE         ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 1                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_PRECHARGE  ; 0                      ; 0                      ; 0                        ; 0                        ; 1                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.ROW_PRECHARGE      ; 0                      ; 0                      ; 0                        ; 1                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_START      ; 0                      ; 0                      ; 1                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_CAS        ; 0                      ; 1                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_RAS        ; 1                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
+-------------------------------+------------------------+------------------------+--------------------------+--------------------------+------------------------------+-----------------------+-----------------------+-------------------------------+-----------------+----------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state                                                                                                                                                                                                ;
+-------------------------------+------------------------+------------------------+--------------------------+--------------------------+------------------------------+-----------------------+-----------------------+-------------------------------+-----------------+----------------------+------------------+
; Name                          ; curr_state.REFRESH_RAS ; curr_state.REFRESH_CAS ; curr_state.REFRESH_START ; curr_state.ROW_PRECHARGE ; curr_state.REFRESH_PRECHARGE ; curr_state.READ_WRITE ; curr_state.ROW_ACTIVE ; curr_state.ROW_ADDRESS_STROBE ; curr_state.IDLE ; curr_state.WAIT_INIT ; curr_state.RESET ;
+-------------------------------+------------------------+------------------------+--------------------------+--------------------------+------------------------------+-----------------------+-----------------------+-------------------------------+-----------------+----------------------+------------------+
; curr_state.RESET              ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 0                ;
; curr_state.WAIT_INIT          ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 1                    ; 1                ;
; curr_state.IDLE               ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 1               ; 0                    ; 1                ;
; curr_state.ROW_ADDRESS_STROBE ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 1                             ; 0               ; 0                    ; 1                ;
; curr_state.ROW_ACTIVE         ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 1                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.READ_WRITE         ; 0                      ; 0                      ; 0                        ; 0                        ; 0                            ; 1                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_PRECHARGE  ; 0                      ; 0                      ; 0                        ; 0                        ; 1                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.ROW_PRECHARGE      ; 0                      ; 0                      ; 0                        ; 1                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_START      ; 0                      ; 0                      ; 1                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_CAS        ; 0                      ; 1                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
; curr_state.REFRESH_RAS        ; 1                      ; 0                      ; 0                        ; 0                        ; 0                            ; 0                     ; 0                     ; 0                             ; 0               ; 0                    ; 1                ;
+-------------------------------+------------------------+------------------------+--------------------------+--------------------------+------------------------------+-----------------------+-----------------------+-------------------------------+-----------------+----------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|cs_n                             ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.precharge_threshold[0]    ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.precharge_threshold[1]    ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_ras_threshold[0]  ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[0]  ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_ras_threshold[1]  ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[9]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[8]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[7]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[6]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[5]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[5]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[4]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[3]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[2]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[1]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.refresh_threshold[0]      ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]      ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.init_refresh_threshold[0] ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[0] ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.init_refresh_threshold[1] ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[1] ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|config.init_refresh_threshold[2] ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[2] ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.RESET                 ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.RESET                 ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.WAIT_INIT             ; Merged with ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ;
; Total Number of Removed Registers = 20                                                                             ;                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 151   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 150   ;
; Number of registers using Asynchronous Load  ; 1     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; m68k_decoder:m68k_decoder_inst|cs_n                                                    ; 8       ;
; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                ; 11      ;
; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                              ; 4       ;
; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n ; 13      ;
; Total number of inverted registers = 4                                                 ;         ;
+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                           ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                                            ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                           ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                                            ;
+---------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: m68k_decoder:m68k_decoder_inst ;
+--------------------+-------+------------------------------------------------+
; Parameter Name     ; Value ; Type                                           ;
+--------------------+-------+------------------------------------------------+
; base_block_width   ; 20    ; Signed Integer                                 ;
; io_base_block      ; 64    ; Signed Integer                                 ;
; io_selects         ; 2     ; Signed Integer                                 ;
; mem_block_capacity ; 128   ; Signed Integer                                 ;
+--------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                           ;
; DEVICE_FAMILY          ; FLEX10KA    ; Untyped                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_0sh ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|lpm_add_sub:Add2 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                      ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                                                      ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                      ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                                                                                      ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                           ;
; DEVICE_FAMILY          ; FLEX10KA    ; Untyped                                                                                                      ;
; USE_WYS                ; OFF         ; Untyped                                                                                                      ;
; STYLE                  ; FAST        ; Untyped                                                                                                      ;
; CBXI_PARAMETER         ; add_sub_0sh ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "m68k_decoder:m68k_decoder_inst"                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_io_cs_n[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Jun 15 01:03:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dram-controller -c top
Info: Found 2 design units, including 1 entities, in source file ../src/design/reset_sync.vhd
    Info: Found design unit 1: reset_sync-behavioral
    Info: Found entity 1: reset_sync
Info: Found 2 design units, including 1 entities, in source file ../src/design/m68k_decoder.vhd
    Info: Found design unit 1: m68k_decoder-behavioral
    Info: Found entity 1: m68k_decoder
Info: Found 2 design units, including 1 entities, in source file ../src/design/top.vhd
    Info: Found design unit 1: top-rtl
    Info: Found entity 1: top
Info: Found 2 design units, including 0 entities, in source file ../src/lib/utils.vhd
    Info: Found design unit 1: utils
    Info: Found design unit 2: utils-body
Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/ram_controller.vhd
    Info: Found design unit 1: ram_controller-behavioral
    Info: Found entity 1: ram_controller
Info: Found 1 design units, including 0 entities, in source file ../src/design/ram_controller/types.vhd
    Info: Found design unit 1: ram_controller_types
Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/config_regs.vhd
    Info: Found design unit 1: config_regs-behavioral
    Info: Found entity 1: config_regs
Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/decoder.vhd
    Info: Found design unit 1: decoder-behavioral
    Info: Found entity 1: decoder
Warning: Entity "mux" obtained from "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/mux.vhd
    Info: Found design unit 1: mux-behavioral
    Info: Found entity 1: mux
Info: Found 2 design units, including 1 entities, in source file ../src/design/ram_controller/components/state_machine.vhd
    Info: Found design unit 1: state_machine-behavioral
    Info: Found entity 1: state_machine
Info: Elaborating entity "top" for the top level hierarchy
Info: Elaborating entity "reset_sync" for hierarchy "reset_sync:reset_sync_inst"
Info: Elaborating entity "ram_controller" for hierarchy "ram_controller:ram_controller_inst"
Info: Elaborating entity "config_regs" for hierarchy "ram_controller:ram_controller_inst|config_regs:config_regs_inst"
Info: Elaborating entity "decoder" for hierarchy "ram_controller:ram_controller_inst|decoder:dec_inst"
Info: Elaborating entity "state_machine" for hierarchy "ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst"
Warning (10492): VHDL Process Statement warning at state_machine.vhd(171): signal "config" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_machine.vhd(182): signal "config" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_machine.vhd(197): signal "config" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_machine.vhd(198): signal "initialized" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_machine.vhd(214): signal "i_cs_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at state_machine.vhd(235): signal "row_changed" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "mux" for hierarchy "ram_controller:ram_controller_inst|mux:mux_inst"
Info: Elaborating entity "m68k_decoder" for hierarchy "m68k_decoder:m68k_decoder_inst"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Add2"
Info: Elaborated megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2"
Info: Instantiated megafunction "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder", which is child of megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|lpm_add_sub:Add2"
Info: Registers with preset signals will power-up high
Info: Implemented 420 device resources after synthesis - the final resource count might be different
    Info: Implemented 37 input pins
    Info: Implemented 30 output pins
    Info: Implemented 32 bidirectional pins
    Info: Implemented 321 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Sat Jun 15 01:03:33 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


