|TOP_DE0_CAMERA_MOUSE
DRAM_LDQM <= DE0_D5M:inst.DRAM_LDQM
CLOCK_50 => DE0_D5M:inst.CLOCK_50
CLOCK_50 => Tonetest:inst14.clock_in
DRAM_DQ[0] <> DE0_D5M:inst.DRAM_DQ[0]
DRAM_DQ[1] <> DE0_D5M:inst.DRAM_DQ[1]
DRAM_DQ[2] <> DE0_D5M:inst.DRAM_DQ[2]
DRAM_DQ[3] <> DE0_D5M:inst.DRAM_DQ[3]
DRAM_DQ[4] <> DE0_D5M:inst.DRAM_DQ[4]
DRAM_DQ[5] <> DE0_D5M:inst.DRAM_DQ[5]
DRAM_DQ[6] <> DE0_D5M:inst.DRAM_DQ[6]
DRAM_DQ[7] <> DE0_D5M:inst.DRAM_DQ[7]
DRAM_DQ[8] <> DE0_D5M:inst.DRAM_DQ[8]
DRAM_DQ[9] <> DE0_D5M:inst.DRAM_DQ[9]
DRAM_DQ[10] <> DE0_D5M:inst.DRAM_DQ[10]
DRAM_DQ[11] <> DE0_D5M:inst.DRAM_DQ[11]
DRAM_DQ[12] <> DE0_D5M:inst.DRAM_DQ[12]
DRAM_DQ[13] <> DE0_D5M:inst.DRAM_DQ[13]
DRAM_DQ[14] <> DE0_D5M:inst.DRAM_DQ[14]
DRAM_DQ[15] <> DE0_D5M:inst.DRAM_DQ[15]
GPIO_1[0] <> DE0_D5M:inst.GPIO_1[0]
GPIO_1[1] <> DE0_D5M:inst.GPIO_1[1]
GPIO_1[2] <> DE0_D5M:inst.GPIO_1[2]
GPIO_1[3] <> DE0_D5M:inst.GPIO_1[3]
GPIO_1[4] <> DE0_D5M:inst.GPIO_1[4]
GPIO_1[5] <> DE0_D5M:inst.GPIO_1[5]
GPIO_1[6] <> DE0_D5M:inst.GPIO_1[6]
GPIO_1[7] <> DE0_D5M:inst.GPIO_1[7]
GPIO_1[8] <> DE0_D5M:inst.GPIO_1[8]
GPIO_1[9] <> DE0_D5M:inst.GPIO_1[9]
GPIO_1[10] <> DE0_D5M:inst.GPIO_1[10]
GPIO_1[11] <> DE0_D5M:inst.GPIO_1[11]
GPIO_1[12] <> DE0_D5M:inst.GPIO_1[12]
GPIO_1[13] <> DE0_D5M:inst.GPIO_1[13]
GPIO_1[14] <> DE0_D5M:inst.GPIO_1[14]
GPIO_1[15] <> DE0_D5M:inst.GPIO_1[15]
GPIO_1[16] <> DE0_D5M:inst.GPIO_1[16]
GPIO_1[17] <> DE0_D5M:inst.GPIO_1[17]
GPIO_1[18] <> DE0_D5M:inst.GPIO_1[18]
GPIO_1[19] <> DE0_D5M:inst.GPIO_1[19]
GPIO_1[20] <> DE0_D5M:inst.GPIO_1[20]
GPIO_1[21] <> DE0_D5M:inst.GPIO_1[21]
GPIO_1[22] <> DE0_D5M:inst.GPIO_1[22]
GPIO_1[23] <> DE0_D5M:inst.GPIO_1[23]
GPIO_1[24] <> DE0_D5M:inst.GPIO_1[24]
GPIO_1[25] <> DE0_D5M:inst.GPIO_1[25]
GPIO_1[26] <> DE0_D5M:inst.GPIO_1[26]
GPIO_1[27] <> DE0_D5M:inst.GPIO_1[27]
GPIO_1[28] <> DE0_D5M:inst.GPIO_1[28]
GPIO_1[29] <> DE0_D5M:inst.GPIO_1[29]
GPIO_1[30] <> DE0_D5M:inst.GPIO_1[30]
GPIO_1[31] <> DE0_D5M:inst.GPIO_1[31]
GPIO_1_CLKIN[0] => DE0_D5M:inst.GPIO_1_CLKIN[0]
GPIO_1_CLKIN[1] => DE0_D5M:inst.GPIO_1_CLKIN[1]
KEY[0] => DE0_D5M:inst.KEY[0]
KEY[0] => sound_clk:inst15.arst_n
KEY[0] => blue_detect:inst333.arst_n
KEY[0] => get_last:inst53.arst_n
KEY[0] => rd:inst7.arst_n
KEY[0] => rd:inst10.arst_n
KEY[0] => rd:inst17.arst_n
KEY[0] => rd:inst6.arst_n
KEY[0] => rd:inst5.arst_n
KEY[0] => red_detect:inst335.arst_n
KEY[1] => DE0_D5M:inst.KEY[1]
KEY[2] => get_red:inst18.arst_n
DRAM_UDQM <= DE0_D5M:inst.DRAM_UDQM
DRAM_BA_1 <= DE0_D5M:inst.DRAM_BA_1
DRAM_BA_0 <= DE0_D5M:inst.DRAM_BA_0
DRAM_CAS_N <= DE0_D5M:inst.DRAM_CAS_N
DRAM_CKE <= DE0_D5M:inst.DRAM_CKE
DRAM_CS_N <= DE0_D5M:inst.DRAM_CS_N
DRAM_RAS_N <= DE0_D5M:inst.DRAM_RAS_N
DRAM_WE_N <= DE0_D5M:inst.DRAM_WE_N
DRAM_CLK <= DE0_D5M:inst.DRAM_CLK
VGA_CLK <= DE0_D5M:inst.VGA_CLK
VGA_HS <= DE0_D5M:inst.VGA_HS
VGA_VS <= DE0_D5M:inst.VGA_VS
SpeakerOut <= Tonetest:inst14.clock_out
LEDG[0] <= inst329.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= Tonetest:inst14.clock_out
LEDG[5] <= inst24[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= inst24[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= inst24[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= inst24[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[9] <= inst24[4].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => inst12.IN0
SW[0] => mux4:inst342.S0
SW[1] => inst12.IN1
SW[1] => mux4:inst342.S1
SW[2] => ~NO_FANOUT~
SW8 => special_note_mux:inst353.rst
DRAM_ADDR[0] <= DE0_D5M:inst.DRAM_ADDR[0]
DRAM_ADDR[1] <= DE0_D5M:inst.DRAM_ADDR[1]
DRAM_ADDR[2] <= DE0_D5M:inst.DRAM_ADDR[2]
DRAM_ADDR[3] <= DE0_D5M:inst.DRAM_ADDR[3]
DRAM_ADDR[4] <= DE0_D5M:inst.DRAM_ADDR[4]
DRAM_ADDR[5] <= DE0_D5M:inst.DRAM_ADDR[5]
DRAM_ADDR[6] <= DE0_D5M:inst.DRAM_ADDR[6]
DRAM_ADDR[7] <= DE0_D5M:inst.DRAM_ADDR[7]
DRAM_ADDR[8] <= DE0_D5M:inst.DRAM_ADDR[8]
DRAM_ADDR[9] <= DE0_D5M:inst.DRAM_ADDR[9]
DRAM_ADDR[10] <= DE0_D5M:inst.DRAM_ADDR[10]
DRAM_ADDR[11] <= DE0_D5M:inst.DRAM_ADDR[11]
GPIO_1_CLKOUT[0] <= DE0_D5M:inst.GPIO_1_CLKOUT[0]
GPIO_1_CLKOUT[1] <= DE0_D5M:inst.GPIO_1_CLKOUT[1]
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
VGA_B[0] <= VGA_MUX_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_MUX_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_MUX_OUT[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_MUX_OUT[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_MUX_OUT[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_MUX_OUT[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_MUX_OUT[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_MUX_OUT[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_MUX_OUT[26].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_MUX_OUT[27].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_MUX_OUT[28].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_MUX_OUT[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst
CLOCK_50 => CLOCK_50.IN4
KEY[0] => KEY[0].IN1
KEY[1] => _.IN1
KEY[2] => _.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDG[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDG[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= SEG7_LUT_8:u5.oSEG0
HEX0[1] <= SEG7_LUT_8:u5.oSEG0
HEX0[2] <= SEG7_LUT_8:u5.oSEG0
HEX0[3] <= SEG7_LUT_8:u5.oSEG0
HEX0[4] <= SEG7_LUT_8:u5.oSEG0
HEX0[5] <= SEG7_LUT_8:u5.oSEG0
HEX0[6] <= SEG7_LUT_8:u5.oSEG0
HEX1[0] <= SEG7_LUT_8:u5.oSEG1
HEX1[1] <= SEG7_LUT_8:u5.oSEG1
HEX1[2] <= SEG7_LUT_8:u5.oSEG1
HEX1[3] <= SEG7_LUT_8:u5.oSEG1
HEX1[4] <= SEG7_LUT_8:u5.oSEG1
HEX1[5] <= SEG7_LUT_8:u5.oSEG1
HEX1[6] <= SEG7_LUT_8:u5.oSEG1
HEX2[0] <= SEG7_LUT_8:u5.oSEG2
HEX2[1] <= SEG7_LUT_8:u5.oSEG2
HEX2[2] <= SEG7_LUT_8:u5.oSEG2
HEX2[3] <= SEG7_LUT_8:u5.oSEG2
HEX2[4] <= SEG7_LUT_8:u5.oSEG2
HEX2[5] <= SEG7_LUT_8:u5.oSEG2
HEX2[6] <= SEG7_LUT_8:u5.oSEG2
HEX3[0] <= SEG7_LUT_8:u5.oSEG3
HEX3[1] <= SEG7_LUT_8:u5.oSEG3
HEX3[2] <= SEG7_LUT_8:u5.oSEG3
HEX3[3] <= SEG7_LUT_8:u5.oSEG3
HEX3[4] <= SEG7_LUT_8:u5.oSEG3
HEX3[5] <= SEG7_LUT_8:u5.oSEG3
HEX3[6] <= SEG7_LUT_8:u5.oSEG3
DRAM_DQ[0] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u7.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u7.DQ
DRAM_ADDR[0] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[1] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[2] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[3] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[4] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[5] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[6] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[7] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[8] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[9] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[10] <= Sdram_Control_4Port:u7.SA
DRAM_ADDR[11] <= Sdram_Control_4Port:u7.SA
DRAM_LDQM <= Sdram_Control_4Port:u7.DQM
DRAM_UDQM <= Sdram_Control_4Port:u7.DQM
DRAM_WE_N <= Sdram_Control_4Port:u7.WE_N
DRAM_CAS_N <= Sdram_Control_4Port:u7.CAS_N
DRAM_RAS_N <= Sdram_Control_4Port:u7.RAS_N
DRAM_CS_N <= Sdram_Control_4Port:u7.CS_N
DRAM_BA_0 <= Sdram_Control_4Port:u7.BA
DRAM_BA_1 <= Sdram_Control_4Port:u7.BA
DRAM_CLK <= sdram_pll:u6.c1
DRAM_CKE <= Sdram_Control_4Port:u7.CKE
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_R[8] <= VGA_Controller:u1.oVGA_R
VGA_R[9] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_G[8] <= VGA_Controller:u1.oVGA_G
VGA_G[9] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_B[8] <= VGA_Controller:u1.oVGA_B
VGA_B[9] <= VGA_Controller:u1.oVGA_B
VGA_CLK <= GPIO_1_CLKOUT[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_X[0] <= VGA_Controller:u1.oVGA_Y
VGA_X[1] <= VGA_Controller:u1.oVGA_Y
VGA_X[2] <= VGA_Controller:u1.oVGA_Y
VGA_X[3] <= VGA_Controller:u1.oVGA_Y
VGA_X[4] <= VGA_Controller:u1.oVGA_Y
VGA_X[5] <= VGA_Controller:u1.oVGA_Y
VGA_X[6] <= VGA_Controller:u1.oVGA_Y
VGA_X[7] <= VGA_Controller:u1.oVGA_Y
VGA_X[8] <= VGA_Controller:u1.oVGA_Y
VGA_X[9] <= VGA_Controller:u1.oVGA_Y
VGA_X[10] <= VGA_Controller:u1.oVGA_Y
VGA_X[11] <= VGA_Controller:u1.oVGA_Y
VGA_Y[0] <= VGA_Controller:u1.oVGA_X
VGA_Y[1] <= VGA_Controller:u1.oVGA_X
VGA_Y[2] <= VGA_Controller:u1.oVGA_X
VGA_Y[3] <= VGA_Controller:u1.oVGA_X
VGA_Y[4] <= VGA_Controller:u1.oVGA_X
VGA_Y[5] <= VGA_Controller:u1.oVGA_X
VGA_Y[6] <= VGA_Controller:u1.oVGA_X
VGA_Y[7] <= VGA_Controller:u1.oVGA_X
VGA_Y[8] <= VGA_Controller:u1.oVGA_X
VGA_Y[9] <= VGA_Controller:u1.oVGA_X
VGA_Y[10] <= VGA_Controller:u1.oVGA_X
VGA_Y[11] <= VGA_Controller:u1.oVGA_X
VGA_ACTIVE <= VGA_Controller:u1.oVGA_ACTIVE
GPIO_1_CLKIN[0] => CCD_PIXCLK.IN2
GPIO_1_CLKIN[1] => ~NO_FANOUT~
GPIO_1_CLKOUT[0] <= GPIO_1_CLKOUT[0].DB_MAX_OUTPUT_PORT_TYPE
GPIO_1_CLKOUT[1] <= <GND>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> <VCC>
GPIO_1[16] <> <UNC>
GPIO_1[19] <> I2C_CCD_Config:u8.I2C_SDAT
GPIO_1[20] <> I2C_CCD_Config:u8.I2C_SCLK
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|VGA_Controller:u1
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[4] <= H_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[5] <= H_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[6] <= H_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[7] <= H_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[8] <= H_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[9] <= H_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[10] <= H_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[11] <= H_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[0] <= V_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[1] <= V_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[2] <= V_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[3] <= V_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[4] <= V_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[5] <= V_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[6] <= V_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[7] <= V_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[8] <= V_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[9] <= V_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[10] <= V_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[11] <= V_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oVGA_ACTIVE <= active.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => active.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => active.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Reset_Delay:u2
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= mCCD_R[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= mCCD_R[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= mCCD_G[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= mCCD_G[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= mCCD_B[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= mCCD_B[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => mDVAL.IN0
iX_Cont[0] => Equal0.IN1
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal2.IN1
iX_Cont[0] => Equal3.IN0
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => mDVAL.IN1
iY_Cont[0] => Equal0.IN0
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDVAL => iDVAL.IN1
iCLK => iCLK.IN1
iRST => mDVAL.ACLR
iRST => mDATAd_1[0].ACLR
iRST => mDATAd_1[1].ACLR
iRST => mDATAd_1[2].ACLR
iRST => mDATAd_1[3].ACLR
iRST => mDATAd_1[4].ACLR
iRST => mDATAd_1[5].ACLR
iRST => mDATAd_1[6].ACLR
iRST => mDATAd_1[7].ACLR
iRST => mDATAd_1[8].ACLR
iRST => mDATAd_1[9].ACLR
iRST => mDATAd_1[10].ACLR
iRST => mDATAd_1[11].ACLR
iRST => mDATAd_0[0].ACLR
iRST => mDATAd_0[1].ACLR
iRST => mDATAd_0[2].ACLR
iRST => mDATAd_0[3].ACLR
iRST => mDATAd_0[4].ACLR
iRST => mDATAd_0[5].ACLR
iRST => mDATAd_0[6].ACLR
iRST => mDATAd_0[7].ACLR
iRST => mDATAd_0[8].ACLR
iRST => mDATAd_0[9].ACLR
iRST => mDATAd_0[10].ACLR
iRST => mDATAd_0[11].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_B[10].ACLR
iRST => mCCD_B[11].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_G[11].ACLR
iRST => mCCD_G[12].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR
iRST => mCCD_R[10].ACLR
iRST => mCCD_R[11].ACLR


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_rnn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_rnn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_rnn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_rnn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_rnn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_rnn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_rnn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_rnn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_rnn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_rnn:auto_generated.shiftin[9]
shiftin[10] => shift_taps_rnn:auto_generated.shiftin[10]
shiftin[11] => shift_taps_rnn:auto_generated.shiftin[11]
clock => shift_taps_rnn:auto_generated.clock
clken => shift_taps_rnn:auto_generated.clken
shiftout[0] <= shift_taps_rnn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_rnn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_rnn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_rnn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_rnn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_rnn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_rnn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_rnn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_rnn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_rnn:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_rnn:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_rnn:auto_generated.shiftout[11]
taps[0] <= shift_taps_rnn:auto_generated.taps[0]
taps[1] <= shift_taps_rnn:auto_generated.taps[1]
taps[2] <= shift_taps_rnn:auto_generated.taps[2]
taps[3] <= shift_taps_rnn:auto_generated.taps[3]
taps[4] <= shift_taps_rnn:auto_generated.taps[4]
taps[5] <= shift_taps_rnn:auto_generated.taps[5]
taps[6] <= shift_taps_rnn:auto_generated.taps[6]
taps[7] <= shift_taps_rnn:auto_generated.taps[7]
taps[8] <= shift_taps_rnn:auto_generated.taps[8]
taps[9] <= shift_taps_rnn:auto_generated.taps[9]
taps[10] <= shift_taps_rnn:auto_generated.taps[10]
taps[11] <= shift_taps_rnn:auto_generated.taps[11]
taps[12] <= shift_taps_rnn:auto_generated.taps[12]
taps[13] <= shift_taps_rnn:auto_generated.taps[13]
taps[14] <= shift_taps_rnn:auto_generated.taps[14]
taps[15] <= shift_taps_rnn:auto_generated.taps[15]
taps[16] <= shift_taps_rnn:auto_generated.taps[16]
taps[17] <= shift_taps_rnn:auto_generated.taps[17]
taps[18] <= shift_taps_rnn:auto_generated.taps[18]
taps[19] <= shift_taps_rnn:auto_generated.taps[19]
taps[20] <= shift_taps_rnn:auto_generated.taps[20]
taps[21] <= shift_taps_rnn:auto_generated.taps[21]
taps[22] <= shift_taps_rnn:auto_generated.taps[22]
taps[23] <= shift_taps_rnn:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated
clken => altsyncram_lp81:altsyncram2.clocken0
clken => cntr_cuf:cntr1.clk_en
clock => altsyncram_lp81:altsyncram2.clock0
clock => cntr_cuf:cntr1.clock
shiftin[0] => altsyncram_lp81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_lp81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_lp81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_lp81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_lp81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_lp81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_lp81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_lp81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_lp81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_lp81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_lp81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_lp81:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_lp81:altsyncram2.q_b[12]
shiftout[1] <= altsyncram_lp81:altsyncram2.q_b[13]
shiftout[2] <= altsyncram_lp81:altsyncram2.q_b[14]
shiftout[3] <= altsyncram_lp81:altsyncram2.q_b[15]
shiftout[4] <= altsyncram_lp81:altsyncram2.q_b[16]
shiftout[5] <= altsyncram_lp81:altsyncram2.q_b[17]
shiftout[6] <= altsyncram_lp81:altsyncram2.q_b[18]
shiftout[7] <= altsyncram_lp81:altsyncram2.q_b[19]
shiftout[8] <= altsyncram_lp81:altsyncram2.q_b[20]
shiftout[9] <= altsyncram_lp81:altsyncram2.q_b[21]
shiftout[10] <= altsyncram_lp81:altsyncram2.q_b[22]
shiftout[11] <= altsyncram_lp81:altsyncram2.q_b[23]
taps[0] <= altsyncram_lp81:altsyncram2.q_b[0]
taps[1] <= altsyncram_lp81:altsyncram2.q_b[1]
taps[2] <= altsyncram_lp81:altsyncram2.q_b[2]
taps[3] <= altsyncram_lp81:altsyncram2.q_b[3]
taps[4] <= altsyncram_lp81:altsyncram2.q_b[4]
taps[5] <= altsyncram_lp81:altsyncram2.q_b[5]
taps[6] <= altsyncram_lp81:altsyncram2.q_b[6]
taps[7] <= altsyncram_lp81:altsyncram2.q_b[7]
taps[8] <= altsyncram_lp81:altsyncram2.q_b[8]
taps[9] <= altsyncram_lp81:altsyncram2.q_b[9]
taps[10] <= altsyncram_lp81:altsyncram2.q_b[10]
taps[11] <= altsyncram_lp81:altsyncram2.q_b[11]
taps[12] <= altsyncram_lp81:altsyncram2.q_b[12]
taps[13] <= altsyncram_lp81:altsyncram2.q_b[13]
taps[14] <= altsyncram_lp81:altsyncram2.q_b[14]
taps[15] <= altsyncram_lp81:altsyncram2.q_b[15]
taps[16] <= altsyncram_lp81:altsyncram2.q_b[16]
taps[17] <= altsyncram_lp81:altsyncram2.q_b[17]
taps[18] <= altsyncram_lp81:altsyncram2.q_b[18]
taps[19] <= altsyncram_lp81:altsyncram2.q_b[19]
taps[20] <= altsyncram_lp81:altsyncram2.q_b[20]
taps[21] <= altsyncram_lp81:altsyncram2.q_b[21]
taps[22] <= altsyncram_lp81:altsyncram2.q_b[22]
taps[23] <= altsyncram_lp81:altsyncram2.q_b[23]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1|cmpr_vgc:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_9ee2:auto_generated.inclk[0]
inclk[1] => altpll_9ee2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component|altpll_9ee2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7
REF_CLK => ~NO_FANOUT~
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_v5o1:auto_generated.data[0]
data[1] => dcfifo_v5o1:auto_generated.data[1]
data[2] => dcfifo_v5o1:auto_generated.data[2]
data[3] => dcfifo_v5o1:auto_generated.data[3]
data[4] => dcfifo_v5o1:auto_generated.data[4]
data[5] => dcfifo_v5o1:auto_generated.data[5]
data[6] => dcfifo_v5o1:auto_generated.data[6]
data[7] => dcfifo_v5o1:auto_generated.data[7]
data[8] => dcfifo_v5o1:auto_generated.data[8]
data[9] => dcfifo_v5o1:auto_generated.data[9]
data[10] => dcfifo_v5o1:auto_generated.data[10]
data[11] => dcfifo_v5o1:auto_generated.data[11]
data[12] => dcfifo_v5o1:auto_generated.data[12]
data[13] => dcfifo_v5o1:auto_generated.data[13]
data[14] => dcfifo_v5o1:auto_generated.data[14]
data[15] => dcfifo_v5o1:auto_generated.data[15]
q[0] <= dcfifo_v5o1:auto_generated.q[0]
q[1] <= dcfifo_v5o1:auto_generated.q[1]
q[2] <= dcfifo_v5o1:auto_generated.q[2]
q[3] <= dcfifo_v5o1:auto_generated.q[3]
q[4] <= dcfifo_v5o1:auto_generated.q[4]
q[5] <= dcfifo_v5o1:auto_generated.q[5]
q[6] <= dcfifo_v5o1:auto_generated.q[6]
q[7] <= dcfifo_v5o1:auto_generated.q[7]
q[8] <= dcfifo_v5o1:auto_generated.q[8]
q[9] <= dcfifo_v5o1:auto_generated.q[9]
q[10] <= dcfifo_v5o1:auto_generated.q[10]
q[11] <= dcfifo_v5o1:auto_generated.q[11]
q[12] <= dcfifo_v5o1:auto_generated.q[12]
q[13] <= dcfifo_v5o1:auto_generated.q[13]
q[14] <= dcfifo_v5o1:auto_generated.q[14]
q[15] <= dcfifo_v5o1:auto_generated.q[15]
rdclk => dcfifo_v5o1:auto_generated.rdclk
rdreq => dcfifo_v5o1:auto_generated.rdreq
wrclk => dcfifo_v5o1:auto_generated.wrclk
wrreq => dcfifo_v5o1:auto_generated.wrreq
aclr => dcfifo_v5o1:auto_generated.aclr
rdempty <= dcfifo_v5o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_v5o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_v5o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_v5o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_v5o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_v5o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_v5o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_v5o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_v5o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_v5o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_v5o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_v5o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_v5o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_v5o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_v5o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_v5o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_v5o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_v5o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_v5o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_v5o1:auto_generated.wrusedw[8]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_de51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_de51:fifo_ram.data_a[0]
data[1] => altsyncram_de51:fifo_ram.data_a[1]
data[2] => altsyncram_de51:fifo_ram.data_a[2]
data[3] => altsyncram_de51:fifo_ram.data_a[3]
data[4] => altsyncram_de51:fifo_ram.data_a[4]
data[5] => altsyncram_de51:fifo_ram.data_a[5]
data[6] => altsyncram_de51:fifo_ram.data_a[6]
data[7] => altsyncram_de51:fifo_ram.data_a[7]
data[8] => altsyncram_de51:fifo_ram.data_a[8]
data[9] => altsyncram_de51:fifo_ram.data_a[9]
data[10] => altsyncram_de51:fifo_ram.data_a[10]
data[11] => altsyncram_de51:fifo_ram.data_a[11]
data[12] => altsyncram_de51:fifo_ram.data_a[12]
data[13] => altsyncram_de51:fifo_ram.data_a[13]
data[14] => altsyncram_de51:fifo_ram.data_a[14]
data[15] => altsyncram_de51:fifo_ram.data_a[15]
q[0] <= altsyncram_de51:fifo_ram.q_b[0]
q[1] <= altsyncram_de51:fifo_ram.q_b[1]
q[2] <= altsyncram_de51:fifo_ram.q_b[2]
q[3] <= altsyncram_de51:fifo_ram.q_b[3]
q[4] <= altsyncram_de51:fifo_ram.q_b[4]
q[5] <= altsyncram_de51:fifo_ram.q_b[5]
q[6] <= altsyncram_de51:fifo_ram.q_b[6]
q[7] <= altsyncram_de51:fifo_ram.q_b[7]
q[8] <= altsyncram_de51:fifo_ram.q_b[8]
q[9] <= altsyncram_de51:fifo_ram.q_b[9]
q[10] <= altsyncram_de51:fifo_ram.q_b[10]
q[11] <= altsyncram_de51:fifo_ram.q_b[11]
q[12] <= altsyncram_de51:fifo_ram.q_b[12]
q[13] <= altsyncram_de51:fifo_ram.q_b[13]
q[14] <= altsyncram_de51:fifo_ram.q_b[14]
q[15] <= altsyncram_de51:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_de51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_de51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => sensor_exposure[0].CLK
iCLK => sensor_exposure[1].CLK
iCLK => sensor_exposure[2].CLK
iCLK => sensor_exposure[3].CLK
iCLK => sensor_exposure[4].CLK
iCLK => sensor_exposure[5].CLK
iCLK => sensor_exposure[6].CLK
iCLK => sensor_exposure[7].CLK
iCLK => sensor_exposure[8].CLK
iCLK => sensor_exposure[9].CLK
iCLK => sensor_exposure[10].CLK
iCLK => sensor_exposure[11].CLK
iCLK => sensor_exposure[12].CLK
iCLK => sensor_exposure[13].CLK
iCLK => sensor_exposure[14].CLK
iCLK => sensor_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => sensor_exposure[0].ACLR
iRST_N => sensor_exposure[1].ACLR
iRST_N => sensor_exposure[2].ACLR
iRST_N => sensor_exposure[3].ACLR
iRST_N => sensor_exposure[4].ACLR
iRST_N => sensor_exposure[5].ACLR
iRST_N => sensor_exposure[6].PRESET
iRST_N => sensor_exposure[7].PRESET
iRST_N => sensor_exposure[8].PRESET
iRST_N => sensor_exposure[9].PRESET
iRST_N => sensor_exposure[10].PRESET
iRST_N => sensor_exposure[11].ACLR
iRST_N => sensor_exposure[12].ACLR
iRST_N => sensor_exposure[13].ACLR
iRST_N => sensor_exposure[14].ACLR
iRST_N => sensor_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iUART_CTRL => ~NO_FANOUT~
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux12.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
iEXPOSURE_DEC_p => sensor_exposure.OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|TOP_DE0_CAMERA_MOUSE|tempotestblock:inst16
clock_in => clock_out~reg0.CLK
clock_in => ctr[0].CLK
clock_in => ctr[1].CLK
clock_in => ctr[2].CLK
clock_in => ctr[3].CLK
clock_in => ctr[4].CLK
clock_in => ctr[5].CLK
clock_in => ctr[6].CLK
clock_in => ctr[7].CLK
clock_in => ctr[8].CLK
clock_in => ctr[9].CLK
clock_in => ctr[10].CLK
clock_in => ctr[11].CLK
clock_in => ctr[12].CLK
clock_in => ctr[13].CLK
clock_in => ctr[14].CLK
clock_in => ctr[15].CLK
clock_in => ctr[16].CLK
clock_in => ctr[17].CLK
clock_in => ctr[18].CLK
clock_in => ctr[19].CLK
clock_in => ctr[20].CLK
clock_in => ctr[21].CLK
clock_in => ctr[22].CLK
clock_in => ctr[23].CLK
clock_in => ctr[24].CLK
clock_in => ctr[25].CLK
tempo[0] => Add1.IN18
tempo[0] => Div0.IN25
tempo[1] => Add0.IN14
tempo[2] => Add0.IN13
tempo[3] => Add0.IN12
tempo[4] => Add0.IN11
tempo[5] => Add0.IN10
tempo[6] => Add0.IN9
tempo[7] => Add0.IN8
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|sound_clk:inst15
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
play_clk_rsc_z <= mgc_out_stdreg:play_clk_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|sound_clk:inst15|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|sound_clk:inst15|mgc_out_stdreg:play_clk_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|sound_clk:inst15|sound_clk_core:sound_clk_core_inst
clk => play_clk_rsc_mgc_out_stdreg_d~reg0.CLK
en => play_clk_rsc_mgc_out_stdreg_d~reg0.ENA
arst_n => play_clk_rsc_mgc_out_stdreg_d~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => ~NO_FANOUT~
vga_xy_rsc_mgc_in_wire_d[1] => Add1.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add1.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add1.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add1.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add1.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add1.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add1.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add1.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add1.IN10
vga_xy_rsc_mgc_in_wire_d[10] => Add0.IN20
vga_xy_rsc_mgc_in_wire_d[11] => Add0.IN19
vga_xy_rsc_mgc_in_wire_d[12] => Add0.IN18
vga_xy_rsc_mgc_in_wire_d[13] => Add0.IN17
vga_xy_rsc_mgc_in_wire_d[14] => Add0.IN16
vga_xy_rsc_mgc_in_wire_d[15] => Add0.IN15
vga_xy_rsc_mgc_in_wire_d[16] => Add0.IN14
vga_xy_rsc_mgc_in_wire_d[17] => Add0.IN13
vga_xy_rsc_mgc_in_wire_d[18] => Add0.IN12
vga_xy_rsc_mgc_in_wire_d[19] => Add0.IN11
play_clk_rsc_mgc_out_stdreg_d <= play_clk_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|pitch_out:inst334
clock_in => tempo[0]~reg0.CLK
clock_in => tempo[1]~reg0.CLK
clock_in => tempo[2]~reg0.CLK
blue_x[0] => LessThan0.IN20
blue_x[0] => LessThan1.IN20
blue_x[0] => LessThan2.IN20
blue_x[0] => LessThan3.IN20
blue_x[0] => LessThan4.IN20
blue_x[0] => LessThan5.IN20
blue_x[0] => LessThan6.IN20
blue_x[0] => LessThan7.IN20
blue_x[1] => LessThan0.IN19
blue_x[1] => LessThan1.IN19
blue_x[1] => LessThan2.IN19
blue_x[1] => LessThan3.IN19
blue_x[1] => LessThan4.IN19
blue_x[1] => LessThan5.IN19
blue_x[1] => LessThan6.IN19
blue_x[1] => LessThan7.IN19
blue_x[2] => LessThan0.IN18
blue_x[2] => LessThan1.IN18
blue_x[2] => LessThan2.IN18
blue_x[2] => LessThan3.IN18
blue_x[2] => LessThan4.IN18
blue_x[2] => LessThan5.IN18
blue_x[2] => LessThan6.IN18
blue_x[2] => LessThan7.IN18
blue_x[3] => LessThan0.IN17
blue_x[3] => LessThan1.IN17
blue_x[3] => LessThan2.IN17
blue_x[3] => LessThan3.IN17
blue_x[3] => LessThan4.IN17
blue_x[3] => LessThan5.IN17
blue_x[3] => LessThan6.IN17
blue_x[3] => LessThan7.IN17
blue_x[4] => LessThan0.IN16
blue_x[4] => LessThan1.IN16
blue_x[4] => LessThan2.IN16
blue_x[4] => LessThan3.IN16
blue_x[4] => LessThan4.IN16
blue_x[4] => LessThan5.IN16
blue_x[4] => LessThan6.IN16
blue_x[4] => LessThan7.IN16
blue_x[5] => LessThan0.IN15
blue_x[5] => LessThan1.IN15
blue_x[5] => LessThan2.IN15
blue_x[5] => LessThan3.IN15
blue_x[5] => LessThan4.IN15
blue_x[5] => LessThan5.IN15
blue_x[5] => LessThan6.IN15
blue_x[5] => LessThan7.IN15
blue_x[6] => LessThan0.IN14
blue_x[6] => LessThan1.IN14
blue_x[6] => LessThan2.IN14
blue_x[6] => LessThan3.IN14
blue_x[6] => LessThan4.IN14
blue_x[6] => LessThan5.IN14
blue_x[6] => LessThan6.IN14
blue_x[6] => LessThan7.IN14
blue_x[7] => LessThan0.IN13
blue_x[7] => LessThan1.IN13
blue_x[7] => LessThan2.IN13
blue_x[7] => LessThan3.IN13
blue_x[7] => LessThan4.IN13
blue_x[7] => LessThan5.IN13
blue_x[7] => LessThan6.IN13
blue_x[7] => LessThan7.IN13
blue_x[8] => LessThan0.IN12
blue_x[8] => LessThan1.IN12
blue_x[8] => LessThan2.IN12
blue_x[8] => LessThan3.IN12
blue_x[8] => LessThan4.IN12
blue_x[8] => LessThan5.IN12
blue_x[8] => LessThan6.IN12
blue_x[8] => LessThan7.IN12
blue_x[9] => LessThan0.IN11
blue_x[9] => LessThan1.IN11
blue_x[9] => LessThan2.IN11
blue_x[9] => LessThan3.IN11
blue_x[9] => LessThan4.IN11
blue_x[9] => LessThan5.IN11
blue_x[9] => LessThan6.IN11
blue_x[9] => LessThan7.IN11
tempo[0] <= tempo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tempo[1] <= tempo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tempo[2] <= tempo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
detected_blue_rsc_z <= mgc_out_stdreg:detected_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[0] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[1] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[2] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[3] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[4] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[5] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[6] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[7] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[8] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
x_blue_rsc_z[9] <= mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg.z
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|mgc_out_stdreg:detected_blue_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|blue_detect_core:blue_detect_core_inst
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].CLK
clk => reg_detected_blue_rsc_mgc_out_stdreg_d_cse.CLK
clk => reg_blue_x_1_sva_cse[0].CLK
clk => reg_blue_x_1_sva_cse[1].CLK
clk => reg_blue_x_1_sva_cse[2].CLK
clk => reg_blue_x_1_sva_cse[3].CLK
clk => reg_blue_x_1_sva_cse[4].CLK
clk => reg_blue_x_1_sva_cse[5].CLK
clk => reg_blue_x_1_sva_cse[6].CLK
clk => reg_blue_x_1_sva_cse[7].CLK
clk => reg_blue_x_1_sva_cse[8].CLK
clk => reg_blue_x_1_sva_cse[9].CLK
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].ENA
en => reg_blue_x_1_sva_cse[9].ENA
en => reg_blue_x_1_sva_cse[8].ENA
en => reg_blue_x_1_sva_cse[7].ENA
en => reg_blue_x_1_sva_cse[6].ENA
en => reg_blue_x_1_sva_cse[5].ENA
en => reg_blue_x_1_sva_cse[4].ENA
en => reg_blue_x_1_sva_cse[3].ENA
en => reg_blue_x_1_sva_cse[2].ENA
en => reg_blue_x_1_sva_cse[1].ENA
en => reg_blue_x_1_sva_cse[0].ENA
en => reg_detected_blue_rsc_mgc_out_stdreg_d_cse.ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].ENA
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].ACLR
arst_n => reg_detected_blue_rsc_mgc_out_stdreg_d_cse.ACLR
arst_n => reg_blue_x_1_sva_cse[0].ACLR
arst_n => reg_blue_x_1_sva_cse[1].ACLR
arst_n => reg_blue_x_1_sva_cse[2].ACLR
arst_n => reg_blue_x_1_sva_cse[3].ACLR
arst_n => reg_blue_x_1_sva_cse[4].ACLR
arst_n => reg_blue_x_1_sva_cse[5].ACLR
arst_n => reg_blue_x_1_sva_cse[6].ACLR
arst_n => reg_blue_x_1_sva_cse[7].ACLR
arst_n => reg_blue_x_1_sva_cse[8].ACLR
arst_n => reg_blue_x_1_sva_cse[9].ACLR
vga_xy_rsc_mgc_in_wire_d[0] => blue_x_1_sva_dfm_mx0[0].DATAA
vga_xy_rsc_mgc_in_wire_d[0] => Add4.IN20
vga_xy_rsc_mgc_in_wire_d[0] => Add2.IN10
vga_xy_rsc_mgc_in_wire_d[1] => blue_x_1_sva_dfm_mx0[1].DATAA
vga_xy_rsc_mgc_in_wire_d[1] => Add4.IN19
vga_xy_rsc_mgc_in_wire_d[1] => Add2.IN9
vga_xy_rsc_mgc_in_wire_d[2] => blue_x_1_sva_dfm_mx0[2].DATAA
vga_xy_rsc_mgc_in_wire_d[2] => Add4.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add2.IN8
vga_xy_rsc_mgc_in_wire_d[3] => blue_x_1_sva_dfm_mx0[3].DATAA
vga_xy_rsc_mgc_in_wire_d[3] => Add4.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add2.IN7
vga_xy_rsc_mgc_in_wire_d[4] => blue_x_1_sva_dfm_mx0[4].DATAA
vga_xy_rsc_mgc_in_wire_d[4] => Add4.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add2.IN6
vga_xy_rsc_mgc_in_wire_d[5] => blue_x_1_sva_dfm_mx0[5].DATAA
vga_xy_rsc_mgc_in_wire_d[5] => Add4.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add2.IN5
vga_xy_rsc_mgc_in_wire_d[6] => blue_x_1_sva_dfm_mx0[6].DATAA
vga_xy_rsc_mgc_in_wire_d[6] => Add4.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add2.IN4
vga_xy_rsc_mgc_in_wire_d[7] => blue_x_1_sva_dfm_mx0[7].DATAA
vga_xy_rsc_mgc_in_wire_d[7] => Add4.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add2.IN3
vga_xy_rsc_mgc_in_wire_d[8] => blue_x_1_sva_dfm_mx0[8].DATAA
vga_xy_rsc_mgc_in_wire_d[8] => Add4.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add2.IN2
vga_xy_rsc_mgc_in_wire_d[9] => blue_x_1_sva_dfm_mx0[9].DATAA
vga_xy_rsc_mgc_in_wire_d[9] => Add4.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add2.IN1
vga_xy_rsc_mgc_in_wire_d[10] => ~NO_FANOUT~
vga_xy_rsc_mgc_in_wire_d[11] => ~NO_FANOUT~
vga_xy_rsc_mgc_in_wire_d[12] => ~NO_FANOUT~
vga_xy_rsc_mgc_in_wire_d[13] => Add6.IN14
vga_xy_rsc_mgc_in_wire_d[14] => Add6.IN13
vga_xy_rsc_mgc_in_wire_d[15] => Add6.IN12
vga_xy_rsc_mgc_in_wire_d[16] => Add6.IN11
vga_xy_rsc_mgc_in_wire_d[17] => Add6.IN10
vga_xy_rsc_mgc_in_wire_d[18] => Add6.IN9
vga_xy_rsc_mgc_in_wire_d[19] => Add6.IN8
detected_blue_rsc_mgc_out_stdreg_d <= reg_detected_blue_rsc_mgc_out_stdreg_d_cse.DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[0] <= reg_blue_x_1_sva_cse[0].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[1] <= reg_blue_x_1_sva_cse[1].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[2] <= reg_blue_x_1_sva_cse[2].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[3] <= reg_blue_x_1_sva_cse[3].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[4] <= reg_blue_x_1_sva_cse[4].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[5] <= reg_blue_x_1_sva_cse[5].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[6] <= reg_blue_x_1_sva_cse[6].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[7] <= reg_blue_x_1_sva_cse[7].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[8] <= reg_blue_x_1_sva_cse[8].DB_MAX_OUTPUT_PORT_TYPE
x_blue_rsc_mgc_out_stdreg_d[9] <= reg_blue_x_1_sva_cse[9].DB_MAX_OUTPUT_PORT_TYPE
video_in_rsc_mgc_in_wire_d[0] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[0] => Add7.IN20
video_in_rsc_mgc_in_wire_d[1] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[1] => Add7.IN19
video_in_rsc_mgc_in_wire_d[2] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[2] => Add7.IN18
video_in_rsc_mgc_in_wire_d[3] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[3] => Add7.IN17
video_in_rsc_mgc_in_wire_d[4] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[4] => Add7.IN16
video_in_rsc_mgc_in_wire_d[5] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[5] => Add7.IN15
video_in_rsc_mgc_in_wire_d[6] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[6] => Add7.IN14
video_in_rsc_mgc_in_wire_d[7] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[7] => Add7.IN13
video_in_rsc_mgc_in_wire_d[8] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[8] => Add7.IN12
video_in_rsc_mgc_in_wire_d[9] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[9] => Add7.IN11
video_in_rsc_mgc_in_wire_d[10] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[11] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[12] => Add0.IN16
video_in_rsc_mgc_in_wire_d[12] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[13] => Add0.IN15
video_in_rsc_mgc_in_wire_d[13] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[14] => Add0.IN14
video_in_rsc_mgc_in_wire_d[14] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[15] => Add0.IN13
video_in_rsc_mgc_in_wire_d[15] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[16] => Add0.IN12
video_in_rsc_mgc_in_wire_d[16] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[17] => Add0.IN11
video_in_rsc_mgc_in_wire_d[17] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[18] => Add0.IN10
video_in_rsc_mgc_in_wire_d[18] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[19] => Add0.IN9
video_in_rsc_mgc_in_wire_d[19] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1.IN1
video_in_rsc_mgc_in_wire_d[20] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[21] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[22] => Add1.IN16
video_in_rsc_mgc_in_wire_d[22] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[23] => Add1.IN15
video_in_rsc_mgc_in_wire_d[23] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[24] => Add1.IN14
video_in_rsc_mgc_in_wire_d[24] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[25] => Add1.IN13
video_in_rsc_mgc_in_wire_d[25] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[26] => Add1.IN12
video_in_rsc_mgc_in_wire_d[26] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[27] => Add1.IN11
video_in_rsc_mgc_in_wire_d[27] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[28] => Add1.IN10
video_in_rsc_mgc_in_wire_d[28] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[29] => Add1.IN9
video_in_rsc_mgc_in_wire_d[29] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_out_rsc_mgc_out_stdreg_d[0] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst7
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
x_coord_rsc_z[0] => x_coord_rsc_z[0].IN1
x_coord_rsc_z[1] => x_coord_rsc_z[1].IN1
x_coord_rsc_z[2] => x_coord_rsc_z[2].IN1
x_coord_rsc_z[3] => x_coord_rsc_z[3].IN1
x_coord_rsc_z[4] => x_coord_rsc_z[4].IN1
x_coord_rsc_z[5] => x_coord_rsc_z[5].IN1
x_coord_rsc_z[6] => x_coord_rsc_z[6].IN1
x_coord_rsc_z[7] => x_coord_rsc_z[7].IN1
x_coord_rsc_z[8] => x_coord_rsc_z[8].IN1
x_coord_rsc_z[9] => x_coord_rsc_z[9].IN1
y_coord_rsc_z[0] => y_coord_rsc_z[0].IN1
y_coord_rsc_z[1] => y_coord_rsc_z[1].IN1
y_coord_rsc_z[2] => y_coord_rsc_z[2].IN1
y_coord_rsc_z[3] => y_coord_rsc_z[3].IN1
y_coord_rsc_z[4] => y_coord_rsc_z[4].IN1
y_coord_rsc_z[5] => y_coord_rsc_z[5].IN1
y_coord_rsc_z[6] => y_coord_rsc_z[6].IN1
y_coord_rsc_z[7] => y_coord_rsc_z[7].IN1
y_coord_rsc_z[8] => y_coord_rsc_z[8].IN1
y_coord_rsc_z[9] => y_coord_rsc_z[9].IN1
width_rsc_z[0] => width_rsc_z[0].IN1
width_rsc_z[1] => width_rsc_z[1].IN1
width_rsc_z[2] => width_rsc_z[2].IN1
width_rsc_z[3] => width_rsc_z[3].IN1
width_rsc_z[4] => width_rsc_z[4].IN1
width_rsc_z[5] => width_rsc_z[5].IN1
width_rsc_z[6] => width_rsc_z[6].IN1
width_rsc_z[7] => width_rsc_z[7].IN1
width_rsc_z[8] => width_rsc_z[8].IN1
width_rsc_z[9] => width_rsc_z[9].IN1
height_rsc_z[0] => height_rsc_z[0].IN1
height_rsc_z[1] => height_rsc_z[1].IN1
height_rsc_z[2] => height_rsc_z[2].IN1
height_rsc_z[3] => height_rsc_z[3].IN1
height_rsc_z[4] => height_rsc_z[4].IN1
height_rsc_z[5] => height_rsc_z[5].IN1
height_rsc_z[6] => height_rsc_z[6].IN1
height_rsc_z[7] => height_rsc_z[7].IN1
height_rsc_z[8] => height_rsc_z[8].IN1
height_rsc_z[9] => height_rsc_z[9].IN1
reset_rsc_z => reset_rsc_z.IN1
filled_rsc_z <= mgc_out_stdreg:filled_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:x_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:y_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:width_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:height_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_in_wire:reset_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst7|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst7|rd_core:rd_core_inst
clk => main_stage_0_2.CLK
clk => aif_1_slc_svs.CLK
clk => and_1_itm_1.CLK
clk => mux_4_itm_1[0].CLK
clk => mux_4_itm_1[1].CLK
clk => mux_4_itm_1[2].CLK
clk => mux_4_itm_1[3].CLK
clk => mux_4_itm_1[4].CLK
clk => mux_4_itm_1[5].CLK
clk => mux_4_itm_1[6].CLK
clk => mux_4_itm_1[7].CLK
clk => mux_4_itm_1[8].CLK
clk => mux_4_itm_1[9].CLK
clk => mux_3_itm_1[0].CLK
clk => mux_3_itm_1[1].CLK
clk => mux_3_itm_1[2].CLK
clk => mux_3_itm_1[3].CLK
clk => mux_3_itm_1[4].CLK
clk => mux_3_itm_1[5].CLK
clk => mux_3_itm_1[6].CLK
clk => mux_3_itm_1[7].CLK
clk => mux_3_itm_1[8].CLK
clk => mux_3_itm_1[9].CLK
clk => mux_2_itm_1[0].CLK
clk => mux_2_itm_1[1].CLK
clk => mux_2_itm_1[2].CLK
clk => mux_2_itm_1[3].CLK
clk => mux_2_itm_1[4].CLK
clk => mux_2_itm_1[5].CLK
clk => mux_2_itm_1[6].CLK
clk => mux_2_itm_1[7].CLK
clk => mux_2_itm_1[8].CLK
clk => mux_2_itm_1[9].CLK
clk => counter_sva_dfm_3[0].CLK
clk => counter_sva_dfm_3[1].CLK
clk => counter_sva_dfm_3[2].CLK
clk => counter_sva_dfm_3[3].CLK
clk => counter_sva_dfm_3[4].CLK
clk => counter_sva_dfm_3[5].CLK
clk => counter_sva_dfm_3[6].CLK
clk => counter_sva_dfm_3[7].CLK
clk => counter_sva_dfm_3[8].CLK
clk => counter_sva_dfm_3[9].CLK
clk => counter_sva_dfm_3[10].CLK
clk => counter_sva_dfm_3[11].CLK
clk => counter_sva_dfm_3[12].CLK
clk => counter_sva_dfm_3[13].CLK
clk => counter_sva_dfm_3[14].CLK
clk => counter_sva_dfm_3[15].CLK
clk => counter_sva_dfm_3[16].CLK
clk => counter_sva_dfm_3[17].CLK
clk => counter_sva_dfm_3[18].CLK
clk => counter_sva_dfm_3[19].CLK
clk => counter_sva_dfm_3[20].CLK
clk => counter_sva_dfm_3[21].CLK
clk => counter_sva_dfm_3[22].CLK
clk => counter_sva_dfm_3[23].CLK
clk => counter_sva_dfm_3[24].CLK
clk => counter_sva_dfm_3[25].CLK
clk => counter_sva_dfm_3[26].CLK
clk => counter_sva_dfm_3[27].CLK
clk => counter_sva_dfm_3[28].CLK
clk => counter_sva_dfm_3[29].CLK
clk => counter_sva_dfm_3[30].CLK
clk => counter_sva_dfm_3[31].CLK
clk => filled_rsc_mgc_out_stdreg_d~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => main_stage_0_2.ENA
en => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => filled_rsc_mgc_out_stdreg_d~reg0.ENA
en => counter_sva_dfm_3[31].ENA
en => counter_sva_dfm_3[30].ENA
en => counter_sva_dfm_3[29].ENA
en => counter_sva_dfm_3[28].ENA
en => counter_sva_dfm_3[27].ENA
en => counter_sva_dfm_3[26].ENA
en => counter_sva_dfm_3[25].ENA
en => counter_sva_dfm_3[24].ENA
en => counter_sva_dfm_3[23].ENA
en => counter_sva_dfm_3[22].ENA
en => counter_sva_dfm_3[21].ENA
en => counter_sva_dfm_3[20].ENA
en => counter_sva_dfm_3[19].ENA
en => counter_sva_dfm_3[18].ENA
en => counter_sva_dfm_3[17].ENA
en => counter_sva_dfm_3[16].ENA
en => counter_sva_dfm_3[15].ENA
en => counter_sva_dfm_3[14].ENA
en => counter_sva_dfm_3[13].ENA
en => counter_sva_dfm_3[12].ENA
en => counter_sva_dfm_3[11].ENA
en => counter_sva_dfm_3[10].ENA
en => counter_sva_dfm_3[9].ENA
en => counter_sva_dfm_3[8].ENA
en => counter_sva_dfm_3[7].ENA
en => counter_sva_dfm_3[6].ENA
en => counter_sva_dfm_3[5].ENA
en => counter_sva_dfm_3[4].ENA
en => counter_sva_dfm_3[3].ENA
en => counter_sva_dfm_3[2].ENA
en => counter_sva_dfm_3[1].ENA
en => counter_sva_dfm_3[0].ENA
en => mux_2_itm_1[9].ENA
en => mux_2_itm_1[8].ENA
en => mux_2_itm_1[7].ENA
en => mux_2_itm_1[6].ENA
en => mux_2_itm_1[5].ENA
en => mux_2_itm_1[4].ENA
en => mux_2_itm_1[3].ENA
en => mux_2_itm_1[2].ENA
en => mux_2_itm_1[1].ENA
en => mux_2_itm_1[0].ENA
en => mux_3_itm_1[9].ENA
en => mux_3_itm_1[8].ENA
en => mux_3_itm_1[7].ENA
en => mux_3_itm_1[6].ENA
en => mux_3_itm_1[5].ENA
en => mux_3_itm_1[4].ENA
en => mux_3_itm_1[3].ENA
en => mux_3_itm_1[2].ENA
en => mux_3_itm_1[1].ENA
en => mux_3_itm_1[0].ENA
en => mux_4_itm_1[9].ENA
en => mux_4_itm_1[8].ENA
en => mux_4_itm_1[7].ENA
en => mux_4_itm_1[6].ENA
en => mux_4_itm_1[5].ENA
en => mux_4_itm_1[4].ENA
en => mux_4_itm_1[3].ENA
en => mux_4_itm_1[2].ENA
en => mux_4_itm_1[1].ENA
en => mux_4_itm_1[0].ENA
en => and_1_itm_1.ENA
en => aif_1_slc_svs.ENA
arst_n => main_stage_0_2.ACLR
arst_n => aif_1_slc_svs.ACLR
arst_n => and_1_itm_1.ACLR
arst_n => mux_4_itm_1[0].ACLR
arst_n => mux_4_itm_1[1].ACLR
arst_n => mux_4_itm_1[2].ACLR
arst_n => mux_4_itm_1[3].ACLR
arst_n => mux_4_itm_1[4].ACLR
arst_n => mux_4_itm_1[5].ACLR
arst_n => mux_4_itm_1[6].ACLR
arst_n => mux_4_itm_1[7].ACLR
arst_n => mux_4_itm_1[8].ACLR
arst_n => mux_4_itm_1[9].ACLR
arst_n => mux_3_itm_1[0].ACLR
arst_n => mux_3_itm_1[1].ACLR
arst_n => mux_3_itm_1[2].ACLR
arst_n => mux_3_itm_1[3].ACLR
arst_n => mux_3_itm_1[4].ACLR
arst_n => mux_3_itm_1[5].ACLR
arst_n => mux_3_itm_1[6].ACLR
arst_n => mux_3_itm_1[7].ACLR
arst_n => mux_3_itm_1[8].ACLR
arst_n => mux_3_itm_1[9].ACLR
arst_n => mux_2_itm_1[0].ACLR
arst_n => mux_2_itm_1[1].ACLR
arst_n => mux_2_itm_1[2].ACLR
arst_n => mux_2_itm_1[3].ACLR
arst_n => mux_2_itm_1[4].ACLR
arst_n => mux_2_itm_1[5].ACLR
arst_n => mux_2_itm_1[6].ACLR
arst_n => mux_2_itm_1[7].ACLR
arst_n => mux_2_itm_1[8].ACLR
arst_n => mux_2_itm_1[9].ACLR
arst_n => counter_sva_dfm_3[0].ACLR
arst_n => counter_sva_dfm_3[1].ACLR
arst_n => counter_sva_dfm_3[2].ACLR
arst_n => counter_sva_dfm_3[3].ACLR
arst_n => counter_sva_dfm_3[4].ACLR
arst_n => counter_sva_dfm_3[5].ACLR
arst_n => counter_sva_dfm_3[6].ACLR
arst_n => counter_sva_dfm_3[7].ACLR
arst_n => counter_sva_dfm_3[8].ACLR
arst_n => counter_sva_dfm_3[9].ACLR
arst_n => counter_sva_dfm_3[10].ACLR
arst_n => counter_sva_dfm_3[11].ACLR
arst_n => counter_sva_dfm_3[12].ACLR
arst_n => counter_sva_dfm_3[13].ACLR
arst_n => counter_sva_dfm_3[14].ACLR
arst_n => counter_sva_dfm_3[15].ACLR
arst_n => counter_sva_dfm_3[16].ACLR
arst_n => counter_sva_dfm_3[17].ACLR
arst_n => counter_sva_dfm_3[18].ACLR
arst_n => counter_sva_dfm_3[19].ACLR
arst_n => counter_sva_dfm_3[20].ACLR
arst_n => counter_sva_dfm_3[21].ACLR
arst_n => counter_sva_dfm_3[22].ACLR
arst_n => counter_sva_dfm_3[23].ACLR
arst_n => counter_sva_dfm_3[24].ACLR
arst_n => counter_sva_dfm_3[25].ACLR
arst_n => counter_sva_dfm_3[26].ACLR
arst_n => counter_sva_dfm_3[27].ACLR
arst_n => counter_sva_dfm_3[28].ACLR
arst_n => counter_sva_dfm_3[29].ACLR
arst_n => counter_sva_dfm_3[30].ACLR
arst_n => counter_sva_dfm_3[31].ACLR
arst_n => filled_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => Add9.IN22
vga_xy_rsc_mgc_in_wire_d[0] => Add11.IN10
vga_xy_rsc_mgc_in_wire_d[1] => Add9.IN21
vga_xy_rsc_mgc_in_wire_d[1] => Add11.IN9
vga_xy_rsc_mgc_in_wire_d[2] => Add9.IN20
vga_xy_rsc_mgc_in_wire_d[2] => Add11.IN8
vga_xy_rsc_mgc_in_wire_d[3] => Add9.IN19
vga_xy_rsc_mgc_in_wire_d[3] => Add11.IN7
vga_xy_rsc_mgc_in_wire_d[4] => Add9.IN18
vga_xy_rsc_mgc_in_wire_d[4] => Add11.IN6
vga_xy_rsc_mgc_in_wire_d[5] => Add9.IN17
vga_xy_rsc_mgc_in_wire_d[5] => Add11.IN5
vga_xy_rsc_mgc_in_wire_d[6] => Add9.IN16
vga_xy_rsc_mgc_in_wire_d[6] => Add11.IN4
vga_xy_rsc_mgc_in_wire_d[7] => Add9.IN15
vga_xy_rsc_mgc_in_wire_d[7] => Add11.IN3
vga_xy_rsc_mgc_in_wire_d[8] => Add9.IN14
vga_xy_rsc_mgc_in_wire_d[8] => Add11.IN2
vga_xy_rsc_mgc_in_wire_d[9] => Add9.IN13
vga_xy_rsc_mgc_in_wire_d[9] => Add11.IN1
vga_xy_rsc_mgc_in_wire_d[10] => Add5.IN22
vga_xy_rsc_mgc_in_wire_d[10] => Add7.IN10
vga_xy_rsc_mgc_in_wire_d[11] => Add5.IN21
vga_xy_rsc_mgc_in_wire_d[11] => Add7.IN9
vga_xy_rsc_mgc_in_wire_d[12] => Add5.IN20
vga_xy_rsc_mgc_in_wire_d[12] => Add7.IN8
vga_xy_rsc_mgc_in_wire_d[13] => Add5.IN19
vga_xy_rsc_mgc_in_wire_d[13] => Add7.IN7
vga_xy_rsc_mgc_in_wire_d[14] => Add5.IN18
vga_xy_rsc_mgc_in_wire_d[14] => Add7.IN6
vga_xy_rsc_mgc_in_wire_d[15] => Add5.IN17
vga_xy_rsc_mgc_in_wire_d[15] => Add7.IN5
vga_xy_rsc_mgc_in_wire_d[16] => Add5.IN16
vga_xy_rsc_mgc_in_wire_d[16] => Add7.IN4
vga_xy_rsc_mgc_in_wire_d[17] => Add5.IN15
vga_xy_rsc_mgc_in_wire_d[17] => Add7.IN3
vga_xy_rsc_mgc_in_wire_d[18] => Add5.IN14
vga_xy_rsc_mgc_in_wire_d[18] => Add7.IN2
vga_xy_rsc_mgc_in_wire_d[19] => Add5.IN13
vga_xy_rsc_mgc_in_wire_d[19] => Add7.IN1
video_in_rsc_mgc_in_wire_d[0] => result.DATAB
video_in_rsc_mgc_in_wire_d[0] => Add0.IN10
video_in_rsc_mgc_in_wire_d[1] => result.DATAB
video_in_rsc_mgc_in_wire_d[1] => Add0.IN9
video_in_rsc_mgc_in_wire_d[2] => result.DATAB
video_in_rsc_mgc_in_wire_d[2] => Add0.IN8
video_in_rsc_mgc_in_wire_d[3] => result.DATAB
video_in_rsc_mgc_in_wire_d[3] => Add0.IN7
video_in_rsc_mgc_in_wire_d[4] => result.DATAB
video_in_rsc_mgc_in_wire_d[4] => Add0.IN6
video_in_rsc_mgc_in_wire_d[5] => result.DATAB
video_in_rsc_mgc_in_wire_d[5] => Add0.IN5
video_in_rsc_mgc_in_wire_d[6] => result.DATAB
video_in_rsc_mgc_in_wire_d[6] => Add0.IN4
video_in_rsc_mgc_in_wire_d[7] => result.DATAB
video_in_rsc_mgc_in_wire_d[7] => Add0.IN3
video_in_rsc_mgc_in_wire_d[8] => result.DATAB
video_in_rsc_mgc_in_wire_d[8] => Add0.IN2
video_in_rsc_mgc_in_wire_d[9] => result.DATAB
video_in_rsc_mgc_in_wire_d[9] => Add0.IN1
video_in_rsc_mgc_in_wire_d[10] => result.DATAB
video_in_rsc_mgc_in_wire_d[10] => Add0.IN20
video_in_rsc_mgc_in_wire_d[11] => result.DATAB
video_in_rsc_mgc_in_wire_d[11] => Add0.IN19
video_in_rsc_mgc_in_wire_d[12] => result.DATAB
video_in_rsc_mgc_in_wire_d[12] => Add0.IN18
video_in_rsc_mgc_in_wire_d[13] => result.DATAB
video_in_rsc_mgc_in_wire_d[13] => Add0.IN17
video_in_rsc_mgc_in_wire_d[14] => result.DATAB
video_in_rsc_mgc_in_wire_d[14] => Add0.IN16
video_in_rsc_mgc_in_wire_d[15] => result.DATAB
video_in_rsc_mgc_in_wire_d[15] => Add0.IN15
video_in_rsc_mgc_in_wire_d[16] => result.DATAB
video_in_rsc_mgc_in_wire_d[16] => Add0.IN14
video_in_rsc_mgc_in_wire_d[17] => result.DATAB
video_in_rsc_mgc_in_wire_d[17] => Add0.IN13
video_in_rsc_mgc_in_wire_d[18] => result.DATAB
video_in_rsc_mgc_in_wire_d[18] => Add0.IN12
video_in_rsc_mgc_in_wire_d[19] => result.DATAB
video_in_rsc_mgc_in_wire_d[19] => Add0.IN11
video_in_rsc_mgc_in_wire_d[20] => result.DATAB
video_in_rsc_mgc_in_wire_d[20] => Add1.IN22
video_in_rsc_mgc_in_wire_d[21] => result.DATAB
video_in_rsc_mgc_in_wire_d[21] => Add1.IN21
video_in_rsc_mgc_in_wire_d[22] => result.DATAB
video_in_rsc_mgc_in_wire_d[22] => Add1.IN20
video_in_rsc_mgc_in_wire_d[23] => result.DATAB
video_in_rsc_mgc_in_wire_d[23] => Add1.IN19
video_in_rsc_mgc_in_wire_d[24] => result.DATAB
video_in_rsc_mgc_in_wire_d[24] => Add1.IN18
video_in_rsc_mgc_in_wire_d[25] => result.DATAB
video_in_rsc_mgc_in_wire_d[25] => Add1.IN17
video_in_rsc_mgc_in_wire_d[26] => result.DATAB
video_in_rsc_mgc_in_wire_d[26] => Add1.IN16
video_in_rsc_mgc_in_wire_d[27] => result.DATAB
video_in_rsc_mgc_in_wire_d[27] => Add1.IN15
video_in_rsc_mgc_in_wire_d[28] => result.DATAB
video_in_rsc_mgc_in_wire_d[28] => Add1.IN14
video_in_rsc_mgc_in_wire_d[29] => result.DATAB
video_in_rsc_mgc_in_wire_d[29] => Add1.IN13
video_out_rsc_mgc_out_stdreg_d[0] <= video_out_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= video_out_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= video_out_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= video_out_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= video_out_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= video_out_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= video_out_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= video_out_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= video_out_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= video_out_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= video_out_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= video_out_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= video_out_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= video_out_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= video_out_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= video_out_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= video_out_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= video_out_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= video_out_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= video_out_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= video_out_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= video_out_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= video_out_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= video_out_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= video_out_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= video_out_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= video_out_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= video_out_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= video_out_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= video_out_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord_rsc_mgc_in_wire_d[0] => Add11.IN20
x_coord_rsc_mgc_in_wire_d[0] => Add8.IN10
x_coord_rsc_mgc_in_wire_d[1] => Add11.IN19
x_coord_rsc_mgc_in_wire_d[1] => Add8.IN9
x_coord_rsc_mgc_in_wire_d[2] => Add11.IN18
x_coord_rsc_mgc_in_wire_d[2] => Add8.IN8
x_coord_rsc_mgc_in_wire_d[3] => Add11.IN17
x_coord_rsc_mgc_in_wire_d[3] => Add8.IN7
x_coord_rsc_mgc_in_wire_d[4] => Add11.IN16
x_coord_rsc_mgc_in_wire_d[4] => Add8.IN6
x_coord_rsc_mgc_in_wire_d[5] => Add11.IN15
x_coord_rsc_mgc_in_wire_d[5] => Add8.IN5
x_coord_rsc_mgc_in_wire_d[6] => Add11.IN14
x_coord_rsc_mgc_in_wire_d[6] => Add8.IN4
x_coord_rsc_mgc_in_wire_d[7] => Add11.IN13
x_coord_rsc_mgc_in_wire_d[7] => Add8.IN3
x_coord_rsc_mgc_in_wire_d[8] => Add11.IN12
x_coord_rsc_mgc_in_wire_d[8] => Add8.IN2
x_coord_rsc_mgc_in_wire_d[9] => Add11.IN11
x_coord_rsc_mgc_in_wire_d[9] => Add8.IN1
y_coord_rsc_mgc_in_wire_d[0] => Add7.IN20
y_coord_rsc_mgc_in_wire_d[0] => Add4.IN10
y_coord_rsc_mgc_in_wire_d[1] => Add7.IN19
y_coord_rsc_mgc_in_wire_d[1] => Add4.IN9
y_coord_rsc_mgc_in_wire_d[2] => Add7.IN18
y_coord_rsc_mgc_in_wire_d[2] => Add4.IN8
y_coord_rsc_mgc_in_wire_d[3] => Add7.IN17
y_coord_rsc_mgc_in_wire_d[3] => Add4.IN7
y_coord_rsc_mgc_in_wire_d[4] => Add7.IN16
y_coord_rsc_mgc_in_wire_d[4] => Add4.IN6
y_coord_rsc_mgc_in_wire_d[5] => Add7.IN15
y_coord_rsc_mgc_in_wire_d[5] => Add4.IN5
y_coord_rsc_mgc_in_wire_d[6] => Add7.IN14
y_coord_rsc_mgc_in_wire_d[6] => Add4.IN4
y_coord_rsc_mgc_in_wire_d[7] => Add7.IN13
y_coord_rsc_mgc_in_wire_d[7] => Add4.IN3
y_coord_rsc_mgc_in_wire_d[8] => Add7.IN12
y_coord_rsc_mgc_in_wire_d[8] => Add4.IN2
y_coord_rsc_mgc_in_wire_d[9] => Add7.IN11
y_coord_rsc_mgc_in_wire_d[9] => Add4.IN1
width_rsc_mgc_in_wire_d[0] => Add8.IN20
width_rsc_mgc_in_wire_d[1] => Add8.IN19
width_rsc_mgc_in_wire_d[2] => Add8.IN18
width_rsc_mgc_in_wire_d[3] => Add8.IN17
width_rsc_mgc_in_wire_d[4] => Add8.IN16
width_rsc_mgc_in_wire_d[5] => Add8.IN15
width_rsc_mgc_in_wire_d[6] => Add8.IN14
width_rsc_mgc_in_wire_d[7] => Add8.IN13
width_rsc_mgc_in_wire_d[8] => Add8.IN12
width_rsc_mgc_in_wire_d[9] => Add8.IN11
height_rsc_mgc_in_wire_d[0] => Add4.IN20
height_rsc_mgc_in_wire_d[1] => Add4.IN19
height_rsc_mgc_in_wire_d[2] => Add4.IN18
height_rsc_mgc_in_wire_d[3] => Add4.IN17
height_rsc_mgc_in_wire_d[4] => Add4.IN16
height_rsc_mgc_in_wire_d[5] => Add4.IN15
height_rsc_mgc_in_wire_d[6] => Add4.IN14
height_rsc_mgc_in_wire_d[7] => Add4.IN13
height_rsc_mgc_in_wire_d[8] => Add4.IN12
height_rsc_mgc_in_wire_d[9] => Add4.IN11
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
filled_rsc_mgc_out_stdreg_d <= filled_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|tempotestblock:inst13
clock_in => clock_out~reg0.CLK
clock_in => ctr[0].CLK
clock_in => ctr[1].CLK
clock_in => ctr[2].CLK
clock_in => ctr[3].CLK
clock_in => ctr[4].CLK
clock_in => ctr[5].CLK
clock_in => ctr[6].CLK
clock_in => ctr[7].CLK
clock_in => ctr[8].CLK
clock_in => ctr[9].CLK
clock_in => ctr[10].CLK
clock_in => ctr[11].CLK
clock_in => ctr[12].CLK
clock_in => ctr[13].CLK
clock_in => ctr[14].CLK
clock_in => ctr[15].CLK
clock_in => ctr[16].CLK
clock_in => ctr[17].CLK
clock_in => ctr[18].CLK
clock_in => ctr[19].CLK
clock_in => ctr[20].CLK
clock_in => ctr[21].CLK
clock_in => ctr[22].CLK
clock_in => ctr[23].CLK
clock_in => ctr[24].CLK
clock_in => ctr[25].CLK
tempo[0] => Add1.IN18
tempo[0] => Div0.IN25
tempo[1] => Add0.IN14
tempo[2] => Add0.IN13
tempo[3] => Add0.IN12
tempo[4] => Add0.IN11
tempo[5] => Add0.IN10
tempo[6] => Add0.IN9
tempo[7] => Add0.IN8
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_last:inst53
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
last_pixel_rsc_z <= mgc_out_stdreg:last_pixel_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|get_last:inst53|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|get_last:inst53|mgc_out_stdreg:last_pixel_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_last:inst53|get_last_core:get_last_core_inst
clk => last_pixel_rsc_mgc_out_stdreg_d~reg0.CLK
en => last_pixel_rsc_mgc_out_stdreg_d~reg0.ENA
arst_n => last_pixel_rsc_mgc_out_stdreg_d~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => ~NO_FANOUT~
vga_xy_rsc_mgc_in_wire_d[1] => ~NO_FANOUT~
vga_xy_rsc_mgc_in_wire_d[2] => Add0.IN16
vga_xy_rsc_mgc_in_wire_d[3] => Add0.IN15
vga_xy_rsc_mgc_in_wire_d[4] => Add0.IN14
vga_xy_rsc_mgc_in_wire_d[5] => Add0.IN13
vga_xy_rsc_mgc_in_wire_d[6] => Add0.IN12
vga_xy_rsc_mgc_in_wire_d[7] => Add0.IN11
vga_xy_rsc_mgc_in_wire_d[8] => Add0.IN10
vga_xy_rsc_mgc_in_wire_d[9] => Add0.IN9
vga_xy_rsc_mgc_in_wire_d[10] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[11] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[12] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[13] => last_pixel_rsc_mgc_out_stdreg_d.IN0
vga_xy_rsc_mgc_in_wire_d[14] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[15] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[16] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[17] => last_pixel_rsc_mgc_out_stdreg_d.IN0
vga_xy_rsc_mgc_in_wire_d[18] => last_pixel_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[19] => last_pixel_rsc_mgc_out_stdreg_d.IN1
last_pixel_rsc_mgc_out_stdreg_d <= last_pixel_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|row_detect:inst3
start_y[0] => Add0.IN10
start_y[0] => Add1.IN22
start_y[0] => Add3.IN24
start_y[0] => Add4.IN24
start_y[0] => starty0[0].DATAIN
start_y[1] => Add0.IN9
start_y[1] => Add1.IN21
start_y[1] => Add3.IN23
start_y[1] => Add4.IN23
start_y[1] => starty0[1].DATAIN
start_y[2] => Add0.IN8
start_y[2] => Add1.IN20
start_y[2] => Add3.IN22
start_y[2] => Add4.IN22
start_y[2] => starty0[2].DATAIN
start_y[3] => Add0.IN7
start_y[3] => Add1.IN19
start_y[3] => Add3.IN21
start_y[3] => Add4.IN21
start_y[3] => starty0[3].DATAIN
start_y[4] => Add0.IN6
start_y[4] => Add1.IN18
start_y[4] => Add3.IN20
start_y[4] => Add4.IN20
start_y[4] => starty0[4].DATAIN
start_y[5] => Add0.IN5
start_y[5] => Add1.IN17
start_y[5] => Add3.IN19
start_y[5] => Add4.IN19
start_y[5] => starty0[5].DATAIN
start_y[6] => Add0.IN4
start_y[6] => Add1.IN16
start_y[6] => Add3.IN18
start_y[6] => Add4.IN18
start_y[6] => starty0[6].DATAIN
start_y[7] => Add0.IN3
start_y[7] => Add1.IN15
start_y[7] => Add3.IN17
start_y[7] => Add4.IN17
start_y[7] => starty0[7].DATAIN
start_y[8] => Add0.IN2
start_y[8] => Add1.IN14
start_y[8] => Add3.IN16
start_y[8] => Add4.IN16
start_y[8] => starty0[8].DATAIN
start_y[9] => Add0.IN1
start_y[9] => Add1.IN13
start_y[9] => Add3.IN15
start_y[9] => Add4.IN15
start_y[9] => starty0[9].DATAIN
height[0] => Div0.IN12
height[0] => Div1.IN13
height[0] => Add2.IN20
height[0] => Div2.IN14
height[0] => Div3.IN14
height[1] => Div0.IN11
height[1] => Div1.IN12
height[1] => Add2.IN18
height[1] => Add2.IN19
height[1] => Div3.IN13
height[2] => Div0.IN10
height[2] => Div1.IN11
height[2] => Add2.IN16
height[2] => Add2.IN17
height[2] => Div3.IN12
height[3] => Div0.IN9
height[3] => Div1.IN10
height[3] => Add2.IN14
height[3] => Add2.IN15
height[3] => Div3.IN11
height[4] => Div0.IN8
height[4] => Div1.IN9
height[4] => Add2.IN12
height[4] => Add2.IN13
height[4] => Div3.IN10
height[5] => Div0.IN7
height[5] => Div1.IN8
height[5] => Add2.IN10
height[5] => Add2.IN11
height[5] => Div3.IN9
height[6] => Div0.IN6
height[6] => Div1.IN7
height[6] => Add2.IN8
height[6] => Add2.IN9
height[6] => Div3.IN8
height[7] => Div0.IN5
height[7] => Div1.IN6
height[7] => Add2.IN6
height[7] => Add2.IN7
height[7] => Div3.IN7
height[8] => Div0.IN4
height[8] => Div1.IN5
height[8] => Add2.IN4
height[8] => Add2.IN5
height[8] => Div3.IN6
height[9] => Div0.IN3
height[9] => Div1.IN4
height[9] => Add2.IN2
height[9] => Add2.IN3
height[9] => Div3.IN5
starty0[0] <= start_y[0].DB_MAX_OUTPUT_PORT_TYPE
starty0[1] <= start_y[1].DB_MAX_OUTPUT_PORT_TYPE
starty0[2] <= start_y[2].DB_MAX_OUTPUT_PORT_TYPE
starty0[3] <= start_y[3].DB_MAX_OUTPUT_PORT_TYPE
starty0[4] <= start_y[4].DB_MAX_OUTPUT_PORT_TYPE
starty0[5] <= start_y[5].DB_MAX_OUTPUT_PORT_TYPE
starty0[6] <= start_y[6].DB_MAX_OUTPUT_PORT_TYPE
starty0[7] <= start_y[7].DB_MAX_OUTPUT_PORT_TYPE
starty0[8] <= start_y[8].DB_MAX_OUTPUT_PORT_TYPE
starty0[9] <= start_y[9].DB_MAX_OUTPUT_PORT_TYPE
starty1[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty1[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
starty2[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty2[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
starty3[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty3[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
starty4[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
starty4[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
height0[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
height0[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_wh:inst8
firstx[0] => Add0.IN10
firstx[1] => Add0.IN9
firstx[2] => Add0.IN8
firstx[3] => Add0.IN7
firstx[4] => Add0.IN6
firstx[5] => Add0.IN5
firstx[6] => Add0.IN4
firstx[7] => Add0.IN3
firstx[8] => Add0.IN2
firstx[9] => Add0.IN1
secondx[0] => Add0.IN20
secondx[1] => Add0.IN19
secondx[2] => Add0.IN18
secondx[3] => Add0.IN17
secondx[4] => Add0.IN16
secondx[5] => Add0.IN15
secondx[6] => Add0.IN14
secondx[7] => Add0.IN13
secondx[8] => Add0.IN12
secondx[9] => Add0.IN11
w[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
h[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[5] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[6] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[7] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[8] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[9] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[10] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[11] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[12] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[13] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[14] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[15] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[16] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[17] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[18] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[19] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[20] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[21] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[22] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[23] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[24] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[25] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[26] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[27] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[28] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[29] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[30] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[31] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[32] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[33] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[34] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[35] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[36] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[37] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[38] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[39] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[40] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[41] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[42] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[43] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[44] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[45] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[46] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[47] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[48] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[49] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[50] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[51] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[52] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[53] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[54] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[55] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[56] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[57] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[58] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[59] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[60] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[61] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[62] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
h[63] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_red:inst18
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
red_left_x_rsc_z[0] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[1] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[2] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[3] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[4] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[5] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[6] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[7] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[8] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_left_x_rsc_z[9] <= mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[0] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[1] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[2] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[3] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[4] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[5] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[6] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[7] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[8] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
red_right_x_rsc_z[9] <= mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg.z
y_red_rsc_z[0] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[1] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[2] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[3] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[4] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[5] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[6] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[7] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[8] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
y_red_rsc_z[9] <= mgc_out_stdreg:y_red_rsc_mgc_out_stdreg.z
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|mgc_out_stdreg:y_red_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|get_red:inst18|get_red_core:get_red_core_inst
clk => main_stage_0_2.CLK
clk => detected_red_left_1_sva.CLK
clk => oelse_slc_svs.CLK
clk => detected_red_right_1_sva.CLK
clk => lor_lpi_1_dfm_1.CLK
clk => left_red_x_1_sva_dfm_2[0].CLK
clk => left_red_x_1_sva_dfm_2[1].CLK
clk => left_red_x_1_sva_dfm_2[2].CLK
clk => left_red_x_1_sva_dfm_2[3].CLK
clk => left_red_x_1_sva_dfm_2[4].CLK
clk => left_red_x_1_sva_dfm_2[5].CLK
clk => left_red_x_1_sva_dfm_2[6].CLK
clk => left_red_x_1_sva_dfm_2[7].CLK
clk => left_red_x_1_sva_dfm_2[8].CLK
clk => left_red_x_1_sva_dfm_2[9].CLK
clk => right_red_x_1_sva_dfm_3[0].CLK
clk => right_red_x_1_sva_dfm_3[1].CLK
clk => right_red_x_1_sva_dfm_3[2].CLK
clk => right_red_x_1_sva_dfm_3[3].CLK
clk => right_red_x_1_sva_dfm_3[4].CLK
clk => right_red_x_1_sva_dfm_3[5].CLK
clk => right_red_x_1_sva_dfm_3[6].CLK
clk => right_red_x_1_sva_dfm_3[7].CLK
clk => right_red_x_1_sva_dfm_3[8].CLK
clk => right_red_x_1_sva_dfm_3[9].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[0].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[1].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[2].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[3].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[4].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[5].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[6].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[7].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[8].CLK
clk => io_read_vga_xy_rsc_d_cse_sva_1_sg1[9].CLK
clk => red_y_1_sva_dfm_2[0].CLK
clk => red_y_1_sva_dfm_2[1].CLK
clk => red_y_1_sva_dfm_2[2].CLK
clk => red_y_1_sva_dfm_2[3].CLK
clk => red_y_1_sva_dfm_2[4].CLK
clk => red_y_1_sva_dfm_2[5].CLK
clk => red_y_1_sva_dfm_2[6].CLK
clk => red_y_1_sva_dfm_2[7].CLK
clk => red_y_1_sva_dfm_2[8].CLK
clk => red_y_1_sva_dfm_2[9].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[0].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[1].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[2].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[3].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[4].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[5].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[6].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[7].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[8].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[9].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[10].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[11].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[12].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[13].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[14].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[15].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[16].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[17].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[18].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[19].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[20].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[21].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[22].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[23].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[24].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[25].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[26].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[27].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[28].CLK
clk => io_read_video_in_rsc_d_cse_sva_1[29].CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => red_left_x_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => red_right_x_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => y_red_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => main_stage_0_2.ENA
en => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => y_red_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => red_right_x_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => red_left_x_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => io_read_video_in_rsc_d_cse_sva_1[29].ENA
en => io_read_video_in_rsc_d_cse_sva_1[28].ENA
en => io_read_video_in_rsc_d_cse_sva_1[27].ENA
en => io_read_video_in_rsc_d_cse_sva_1[26].ENA
en => io_read_video_in_rsc_d_cse_sva_1[25].ENA
en => io_read_video_in_rsc_d_cse_sva_1[24].ENA
en => io_read_video_in_rsc_d_cse_sva_1[23].ENA
en => io_read_video_in_rsc_d_cse_sva_1[22].ENA
en => io_read_video_in_rsc_d_cse_sva_1[21].ENA
en => io_read_video_in_rsc_d_cse_sva_1[20].ENA
en => io_read_video_in_rsc_d_cse_sva_1[19].ENA
en => io_read_video_in_rsc_d_cse_sva_1[18].ENA
en => io_read_video_in_rsc_d_cse_sva_1[17].ENA
en => io_read_video_in_rsc_d_cse_sva_1[16].ENA
en => io_read_video_in_rsc_d_cse_sva_1[15].ENA
en => io_read_video_in_rsc_d_cse_sva_1[14].ENA
en => io_read_video_in_rsc_d_cse_sva_1[13].ENA
en => io_read_video_in_rsc_d_cse_sva_1[12].ENA
en => io_read_video_in_rsc_d_cse_sva_1[11].ENA
en => io_read_video_in_rsc_d_cse_sva_1[10].ENA
en => io_read_video_in_rsc_d_cse_sva_1[9].ENA
en => io_read_video_in_rsc_d_cse_sva_1[8].ENA
en => io_read_video_in_rsc_d_cse_sva_1[7].ENA
en => io_read_video_in_rsc_d_cse_sva_1[6].ENA
en => io_read_video_in_rsc_d_cse_sva_1[5].ENA
en => io_read_video_in_rsc_d_cse_sva_1[4].ENA
en => io_read_video_in_rsc_d_cse_sva_1[3].ENA
en => io_read_video_in_rsc_d_cse_sva_1[2].ENA
en => io_read_video_in_rsc_d_cse_sva_1[1].ENA
en => io_read_video_in_rsc_d_cse_sva_1[0].ENA
en => red_y_1_sva_dfm_2[9].ENA
en => red_y_1_sva_dfm_2[8].ENA
en => red_y_1_sva_dfm_2[7].ENA
en => red_y_1_sva_dfm_2[6].ENA
en => red_y_1_sva_dfm_2[5].ENA
en => red_y_1_sva_dfm_2[4].ENA
en => red_y_1_sva_dfm_2[3].ENA
en => red_y_1_sva_dfm_2[2].ENA
en => red_y_1_sva_dfm_2[1].ENA
en => red_y_1_sva_dfm_2[0].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[9].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[8].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[7].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[6].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[5].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[4].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[3].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[2].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[1].ENA
en => io_read_vga_xy_rsc_d_cse_sva_1_sg1[0].ENA
en => right_red_x_1_sva_dfm_3[9].ENA
en => right_red_x_1_sva_dfm_3[8].ENA
en => right_red_x_1_sva_dfm_3[7].ENA
en => right_red_x_1_sva_dfm_3[6].ENA
en => right_red_x_1_sva_dfm_3[5].ENA
en => right_red_x_1_sva_dfm_3[4].ENA
en => right_red_x_1_sva_dfm_3[3].ENA
en => right_red_x_1_sva_dfm_3[2].ENA
en => right_red_x_1_sva_dfm_3[1].ENA
en => right_red_x_1_sva_dfm_3[0].ENA
en => left_red_x_1_sva_dfm_2[9].ENA
en => left_red_x_1_sva_dfm_2[8].ENA
en => left_red_x_1_sva_dfm_2[7].ENA
en => left_red_x_1_sva_dfm_2[6].ENA
en => left_red_x_1_sva_dfm_2[5].ENA
en => left_red_x_1_sva_dfm_2[4].ENA
en => left_red_x_1_sva_dfm_2[3].ENA
en => left_red_x_1_sva_dfm_2[2].ENA
en => left_red_x_1_sva_dfm_2[1].ENA
en => left_red_x_1_sva_dfm_2[0].ENA
en => lor_lpi_1_dfm_1.ENA
en => detected_red_right_1_sva.ENA
en => oelse_slc_svs.ENA
en => detected_red_left_1_sva.ENA
arst_n => main_stage_0_2.ACLR
arst_n => detected_red_left_1_sva.ACLR
arst_n => oelse_slc_svs.ACLR
arst_n => detected_red_right_1_sva.ACLR
arst_n => lor_lpi_1_dfm_1.ACLR
arst_n => left_red_x_1_sva_dfm_2[0].ACLR
arst_n => left_red_x_1_sva_dfm_2[1].ACLR
arst_n => left_red_x_1_sva_dfm_2[2].ACLR
arst_n => left_red_x_1_sva_dfm_2[3].ACLR
arst_n => left_red_x_1_sva_dfm_2[4].ACLR
arst_n => left_red_x_1_sva_dfm_2[5].ACLR
arst_n => left_red_x_1_sva_dfm_2[6].ACLR
arst_n => left_red_x_1_sva_dfm_2[7].ACLR
arst_n => left_red_x_1_sva_dfm_2[8].ACLR
arst_n => left_red_x_1_sva_dfm_2[9].ACLR
arst_n => right_red_x_1_sva_dfm_3[0].ACLR
arst_n => right_red_x_1_sva_dfm_3[1].ACLR
arst_n => right_red_x_1_sva_dfm_3[2].ACLR
arst_n => right_red_x_1_sva_dfm_3[3].ACLR
arst_n => right_red_x_1_sva_dfm_3[4].ACLR
arst_n => right_red_x_1_sva_dfm_3[5].ACLR
arst_n => right_red_x_1_sva_dfm_3[6].ACLR
arst_n => right_red_x_1_sva_dfm_3[7].ACLR
arst_n => right_red_x_1_sva_dfm_3[8].ACLR
arst_n => right_red_x_1_sva_dfm_3[9].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[0].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[1].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[2].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[3].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[4].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[5].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[6].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[7].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[8].ACLR
arst_n => io_read_vga_xy_rsc_d_cse_sva_1_sg1[9].ACLR
arst_n => red_y_1_sva_dfm_2[0].ACLR
arst_n => red_y_1_sva_dfm_2[1].ACLR
arst_n => red_y_1_sva_dfm_2[2].ACLR
arst_n => red_y_1_sva_dfm_2[3].ACLR
arst_n => red_y_1_sva_dfm_2[4].ACLR
arst_n => red_y_1_sva_dfm_2[5].ACLR
arst_n => red_y_1_sva_dfm_2[6].ACLR
arst_n => red_y_1_sva_dfm_2[7].ACLR
arst_n => red_y_1_sva_dfm_2[8].ACLR
arst_n => red_y_1_sva_dfm_2[9].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[0].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[1].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[2].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[3].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[4].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[5].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[6].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[7].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[8].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[9].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[10].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[11].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[12].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[13].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[14].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[15].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[16].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[17].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[18].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[19].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[20].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[21].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[22].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[23].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[24].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[25].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[26].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[27].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[28].ACLR
arst_n => io_read_video_in_rsc_d_cse_sva_1[29].ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => red_left_x_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => red_right_x_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => y_red_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => right_red_x_1_sva_dfm_3_mx0[0].DATAA
vga_xy_rsc_mgc_in_wire_d[0] => left_red_x_1_sva_dfm_2_mx0[0].DATAA
vga_xy_rsc_mgc_in_wire_d[0] => Add8.IN20
vga_xy_rsc_mgc_in_wire_d[0] => Add12.IN20
vga_xy_rsc_mgc_in_wire_d[0] => Add7.IN20
vga_xy_rsc_mgc_in_wire_d[0] => Add10.IN10
vga_xy_rsc_mgc_in_wire_d[0] => Add18.IN10
vga_xy_rsc_mgc_in_wire_d[1] => right_red_x_1_sva_dfm_3_mx0[1].DATAA
vga_xy_rsc_mgc_in_wire_d[1] => left_red_x_1_sva_dfm_2_mx0[1].DATAA
vga_xy_rsc_mgc_in_wire_d[1] => Add8.IN19
vga_xy_rsc_mgc_in_wire_d[1] => Add12.IN19
vga_xy_rsc_mgc_in_wire_d[1] => Add7.IN19
vga_xy_rsc_mgc_in_wire_d[1] => Add10.IN9
vga_xy_rsc_mgc_in_wire_d[1] => Add18.IN9
vga_xy_rsc_mgc_in_wire_d[2] => right_red_x_1_sva_dfm_3_mx0[2].DATAA
vga_xy_rsc_mgc_in_wire_d[2] => left_red_x_1_sva_dfm_2_mx0[2].DATAA
vga_xy_rsc_mgc_in_wire_d[2] => Add8.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add12.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add7.IN18
vga_xy_rsc_mgc_in_wire_d[2] => Add10.IN8
vga_xy_rsc_mgc_in_wire_d[2] => Add18.IN8
vga_xy_rsc_mgc_in_wire_d[3] => right_red_x_1_sva_dfm_3_mx0[3].DATAA
vga_xy_rsc_mgc_in_wire_d[3] => left_red_x_1_sva_dfm_2_mx0[3].DATAA
vga_xy_rsc_mgc_in_wire_d[3] => Add8.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add12.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add17.IN14
vga_xy_rsc_mgc_in_wire_d[3] => Add7.IN17
vga_xy_rsc_mgc_in_wire_d[3] => Add10.IN7
vga_xy_rsc_mgc_in_wire_d[3] => Add18.IN7
vga_xy_rsc_mgc_in_wire_d[4] => right_red_x_1_sva_dfm_3_mx0[4].DATAA
vga_xy_rsc_mgc_in_wire_d[4] => left_red_x_1_sva_dfm_2_mx0[4].DATAA
vga_xy_rsc_mgc_in_wire_d[4] => Add8.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add12.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add17.IN13
vga_xy_rsc_mgc_in_wire_d[4] => Add7.IN16
vga_xy_rsc_mgc_in_wire_d[4] => Add10.IN6
vga_xy_rsc_mgc_in_wire_d[4] => Add18.IN6
vga_xy_rsc_mgc_in_wire_d[5] => right_red_x_1_sva_dfm_3_mx0[5].DATAA
vga_xy_rsc_mgc_in_wire_d[5] => left_red_x_1_sva_dfm_2_mx0[5].DATAA
vga_xy_rsc_mgc_in_wire_d[5] => Add8.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add12.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add17.IN12
vga_xy_rsc_mgc_in_wire_d[5] => Add7.IN15
vga_xy_rsc_mgc_in_wire_d[5] => Add10.IN5
vga_xy_rsc_mgc_in_wire_d[5] => Add18.IN5
vga_xy_rsc_mgc_in_wire_d[6] => right_red_x_1_sva_dfm_3_mx0[6].DATAA
vga_xy_rsc_mgc_in_wire_d[6] => left_red_x_1_sva_dfm_2_mx0[6].DATAA
vga_xy_rsc_mgc_in_wire_d[6] => Add8.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add12.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add17.IN11
vga_xy_rsc_mgc_in_wire_d[6] => Add7.IN14
vga_xy_rsc_mgc_in_wire_d[6] => Add10.IN4
vga_xy_rsc_mgc_in_wire_d[6] => Add18.IN4
vga_xy_rsc_mgc_in_wire_d[7] => right_red_x_1_sva_dfm_3_mx0[7].DATAA
vga_xy_rsc_mgc_in_wire_d[7] => left_red_x_1_sva_dfm_2_mx0[7].DATAA
vga_xy_rsc_mgc_in_wire_d[7] => Add8.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add12.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add17.IN10
vga_xy_rsc_mgc_in_wire_d[7] => Add7.IN13
vga_xy_rsc_mgc_in_wire_d[7] => Add10.IN3
vga_xy_rsc_mgc_in_wire_d[7] => Add18.IN3
vga_xy_rsc_mgc_in_wire_d[8] => right_red_x_1_sva_dfm_3_mx0[8].DATAA
vga_xy_rsc_mgc_in_wire_d[8] => left_red_x_1_sva_dfm_2_mx0[8].DATAA
vga_xy_rsc_mgc_in_wire_d[8] => Add8.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add12.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add17.IN9
vga_xy_rsc_mgc_in_wire_d[8] => Add7.IN12
vga_xy_rsc_mgc_in_wire_d[8] => Add10.IN2
vga_xy_rsc_mgc_in_wire_d[8] => Add18.IN2
vga_xy_rsc_mgc_in_wire_d[9] => right_red_x_1_sva_dfm_3_mx0[9].DATAA
vga_xy_rsc_mgc_in_wire_d[9] => left_red_x_1_sva_dfm_2_mx0[9].DATAA
vga_xy_rsc_mgc_in_wire_d[9] => Add8.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add12.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add17.IN8
vga_xy_rsc_mgc_in_wire_d[9] => Add7.IN11
vga_xy_rsc_mgc_in_wire_d[9] => Add10.IN1
vga_xy_rsc_mgc_in_wire_d[9] => Add18.IN1
vga_xy_rsc_mgc_in_wire_d[10] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[10] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[0].DATAIN
vga_xy_rsc_mgc_in_wire_d[11] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[11] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[1].DATAIN
vga_xy_rsc_mgc_in_wire_d[12] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[12] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[2].DATAIN
vga_xy_rsc_mgc_in_wire_d[13] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[13] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[3].DATAIN
vga_xy_rsc_mgc_in_wire_d[14] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[14] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[4].DATAIN
vga_xy_rsc_mgc_in_wire_d[15] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[15] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[5].DATAIN
vga_xy_rsc_mgc_in_wire_d[16] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[16] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[6].DATAIN
vga_xy_rsc_mgc_in_wire_d[17] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[17] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[7].DATAIN
vga_xy_rsc_mgc_in_wire_d[18] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[18] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[8].DATAIN
vga_xy_rsc_mgc_in_wire_d[19] => result.DATAA
vga_xy_rsc_mgc_in_wire_d[19] => io_read_vga_xy_rsc_d_cse_sva_1_sg1[9].DATAIN
red_left_x_rsc_mgc_out_stdreg_d[0] <= red_left_x_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[1] <= red_left_x_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[2] <= red_left_x_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[3] <= red_left_x_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[4] <= red_left_x_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[5] <= red_left_x_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[6] <= red_left_x_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[7] <= red_left_x_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[8] <= red_left_x_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_left_x_rsc_mgc_out_stdreg_d[9] <= red_left_x_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[0] <= red_right_x_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[1] <= red_right_x_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[2] <= red_right_x_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[3] <= red_right_x_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[4] <= red_right_x_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[5] <= red_right_x_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[6] <= red_right_x_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[7] <= red_right_x_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[8] <= red_right_x_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_right_x_rsc_mgc_out_stdreg_d[9] <= red_right_x_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[0] <= y_red_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[1] <= y_red_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[2] <= y_red_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[3] <= y_red_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[4] <= y_red_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[5] <= y_red_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[6] <= y_red_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[7] <= y_red_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[8] <= y_red_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_red_rsc_mgc_out_stdreg_d[9] <= y_red_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_in_rsc_mgc_in_wire_d[0] => io_read_video_in_rsc_d_cse_sva_1[0].DATAIN
video_in_rsc_mgc_in_wire_d[1] => io_read_video_in_rsc_d_cse_sva_1[1].DATAIN
video_in_rsc_mgc_in_wire_d[2] => io_read_video_in_rsc_d_cse_sva_1[2].DATAIN
video_in_rsc_mgc_in_wire_d[3] => io_read_video_in_rsc_d_cse_sva_1[3].DATAIN
video_in_rsc_mgc_in_wire_d[4] => Add16.IN12
video_in_rsc_mgc_in_wire_d[4] => io_read_video_in_rsc_d_cse_sva_1[4].DATAIN
video_in_rsc_mgc_in_wire_d[5] => Add16.IN11
video_in_rsc_mgc_in_wire_d[5] => io_read_video_in_rsc_d_cse_sva_1[5].DATAIN
video_in_rsc_mgc_in_wire_d[6] => Add16.IN10
video_in_rsc_mgc_in_wire_d[6] => io_read_video_in_rsc_d_cse_sva_1[6].DATAIN
video_in_rsc_mgc_in_wire_d[7] => Add16.IN9
video_in_rsc_mgc_in_wire_d[7] => io_read_video_in_rsc_d_cse_sva_1[7].DATAIN
video_in_rsc_mgc_in_wire_d[8] => Add16.IN8
video_in_rsc_mgc_in_wire_d[8] => io_read_video_in_rsc_d_cse_sva_1[8].DATAIN
video_in_rsc_mgc_in_wire_d[9] => Add16.IN7
video_in_rsc_mgc_in_wire_d[9] => io_read_video_in_rsc_d_cse_sva_1[9].DATAIN
video_in_rsc_mgc_in_wire_d[10] => io_read_video_in_rsc_d_cse_sva_1[10].DATAIN
video_in_rsc_mgc_in_wire_d[11] => io_read_video_in_rsc_d_cse_sva_1[11].DATAIN
video_in_rsc_mgc_in_wire_d[12] => io_read_video_in_rsc_d_cse_sva_1[12].DATAIN
video_in_rsc_mgc_in_wire_d[13] => io_read_video_in_rsc_d_cse_sva_1[13].DATAIN
video_in_rsc_mgc_in_wire_d[14] => Add15.IN12
video_in_rsc_mgc_in_wire_d[14] => io_read_video_in_rsc_d_cse_sva_1[14].DATAIN
video_in_rsc_mgc_in_wire_d[15] => Add15.IN11
video_in_rsc_mgc_in_wire_d[15] => io_read_video_in_rsc_d_cse_sva_1[15].DATAIN
video_in_rsc_mgc_in_wire_d[16] => Add15.IN10
video_in_rsc_mgc_in_wire_d[16] => io_read_video_in_rsc_d_cse_sva_1[16].DATAIN
video_in_rsc_mgc_in_wire_d[17] => Add15.IN9
video_in_rsc_mgc_in_wire_d[17] => io_read_video_in_rsc_d_cse_sva_1[17].DATAIN
video_in_rsc_mgc_in_wire_d[18] => Add15.IN8
video_in_rsc_mgc_in_wire_d[18] => io_read_video_in_rsc_d_cse_sva_1[18].DATAIN
video_in_rsc_mgc_in_wire_d[19] => Add15.IN7
video_in_rsc_mgc_in_wire_d[19] => io_read_video_in_rsc_d_cse_sva_1[19].DATAIN
video_in_rsc_mgc_in_wire_d[20] => Add14.IN20
video_in_rsc_mgc_in_wire_d[20] => io_read_video_in_rsc_d_cse_sva_1[20].DATAIN
video_in_rsc_mgc_in_wire_d[21] => Add14.IN19
video_in_rsc_mgc_in_wire_d[21] => io_read_video_in_rsc_d_cse_sva_1[21].DATAIN
video_in_rsc_mgc_in_wire_d[22] => Add14.IN18
video_in_rsc_mgc_in_wire_d[22] => io_read_video_in_rsc_d_cse_sva_1[22].DATAIN
video_in_rsc_mgc_in_wire_d[23] => Add14.IN17
video_in_rsc_mgc_in_wire_d[23] => io_read_video_in_rsc_d_cse_sva_1[23].DATAIN
video_in_rsc_mgc_in_wire_d[24] => Add14.IN16
video_in_rsc_mgc_in_wire_d[24] => io_read_video_in_rsc_d_cse_sva_1[24].DATAIN
video_in_rsc_mgc_in_wire_d[25] => Add14.IN15
video_in_rsc_mgc_in_wire_d[25] => io_read_video_in_rsc_d_cse_sva_1[25].DATAIN
video_in_rsc_mgc_in_wire_d[26] => Add14.IN14
video_in_rsc_mgc_in_wire_d[26] => io_read_video_in_rsc_d_cse_sva_1[26].DATAIN
video_in_rsc_mgc_in_wire_d[27] => Add14.IN13
video_in_rsc_mgc_in_wire_d[27] => io_read_video_in_rsc_d_cse_sva_1[27].DATAIN
video_in_rsc_mgc_in_wire_d[28] => Add14.IN12
video_in_rsc_mgc_in_wire_d[28] => io_read_video_in_rsc_d_cse_sva_1[28].DATAIN
video_in_rsc_mgc_in_wire_d[29] => Add14.IN11
video_in_rsc_mgc_in_wire_d[29] => io_read_video_in_rsc_d_cse_sva_1[29].DATAIN
video_out_rsc_mgc_out_stdreg_d[0] <= video_out_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= video_out_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= video_out_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= video_out_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= video_out_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= video_out_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= video_out_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= video_out_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= video_out_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= video_out_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= video_out_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= video_out_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= video_out_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= video_out_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= video_out_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= video_out_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= video_out_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= video_out_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= video_out_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= video_out_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= video_out_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= video_out_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= video_out_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= video_out_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= video_out_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= video_out_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= video_out_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= video_out_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= video_out_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= video_out_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|special_note_mux:inst353
clk_in => counter[0]~reg0.CLK
clk_in => counter[1]~reg0.CLK
clk_in => counter[2]~reg0.CLK
clk_in => counter[3]~reg0.CLK
clk_in => counter[4]~reg0.CLK
clk_in => counter[5]~reg0.CLK
clk_in => x_out[0]~reg0.CLK
clk_in => x_out[1]~reg0.CLK
clk_in => x_out[2]~reg0.CLK
clk_in => x_out[3]~reg0.CLK
clk_in => x_out[4]~reg0.CLK
clk_in => x_out[5]~reg0.CLK
clk_in => x_out[6]~reg0.CLK
clk_in => x_out[7]~reg0.CLK
clk_in => x_out[8]~reg0.CLK
clk_in => x_out[9]~reg0.CLK
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => x_out.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
rst => counter.OUTPUTSELECT
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_in0[0] => x_out.DATAB
x_in0[0] => x_out.DATAB
x_in0[1] => x_out.DATAB
x_in0[1] => x_out.DATAB
x_in0[2] => x_out.DATAB
x_in0[2] => x_out.DATAB
x_in0[3] => x_out.DATAB
x_in0[3] => x_out.DATAB
x_in0[4] => x_out.DATAB
x_in0[4] => x_out.DATAB
x_in0[5] => x_out.DATAB
x_in0[5] => x_out.DATAB
x_in0[6] => x_out.DATAB
x_in0[6] => x_out.DATAB
x_in0[7] => x_out.DATAB
x_in0[7] => x_out.DATAB
x_in0[8] => x_out.DATAB
x_in0[8] => x_out.DATAB
x_in0[9] => x_out.DATAB
x_in0[9] => x_out.DATAB
x_in1[0] => x_out.DATAB
x_in1[1] => x_out.DATAB
x_in1[2] => x_out.DATAB
x_in1[3] => x_out.DATAB
x_in1[4] => x_out.DATAB
x_in1[5] => x_out.DATAB
x_in1[6] => x_out.DATAB
x_in1[7] => x_out.DATAB
x_in1[8] => x_out.DATAB
x_in1[9] => x_out.DATAB
x_in2[0] => x_out.DATAB
x_in2[1] => x_out.DATAB
x_in2[2] => x_out.DATAB
x_in2[3] => x_out.DATAB
x_in2[4] => x_out.DATAB
x_in2[5] => x_out.DATAB
x_in2[6] => x_out.DATAB
x_in2[7] => x_out.DATAB
x_in2[8] => x_out.DATAB
x_in2[9] => x_out.DATAB
x_in3[0] => x_out.DATAB
x_in3[1] => x_out.DATAB
x_in3[2] => x_out.DATAB
x_in3[3] => x_out.DATAB
x_in3[4] => x_out.DATAB
x_in3[5] => x_out.DATAB
x_in3[6] => x_out.DATAB
x_in3[7] => x_out.DATAB
x_in3[8] => x_out.DATAB
x_in3[9] => x_out.DATAB
x_in4[0] => x_out.DATAB
x_in4[1] => x_out.DATAB
x_in4[2] => x_out.DATAB
x_in4[3] => x_out.DATAB
x_in4[4] => x_out.DATAB
x_in4[5] => x_out.DATAB
x_in4[6] => x_out.DATAB
x_in4[7] => x_out.DATAB
x_in4[8] => x_out.DATAB
x_in4[9] => x_out.DATAB
x_in5[0] => x_out.DATAB
x_in5[1] => x_out.DATAB
x_in5[2] => x_out.DATAB
x_in5[3] => x_out.DATAB
x_in5[4] => x_out.DATAB
x_in5[5] => x_out.DATAB
x_in5[6] => x_out.DATAB
x_in5[7] => x_out.DATAB
x_in5[8] => x_out.DATAB
x_in5[9] => x_out.DATAB
x_in6[0] => x_out.DATAB
x_in6[1] => x_out.DATAB
x_in6[2] => x_out.DATAB
x_in6[3] => x_out.DATAB
x_in6[4] => x_out.DATAB
x_in6[5] => x_out.DATAB
x_in6[6] => x_out.DATAB
x_in6[7] => x_out.DATAB
x_in6[8] => x_out.DATAB
x_in6[9] => x_out.DATAB
x_in7[0] => x_out.DATAB
x_in7[1] => x_out.DATAB
x_in7[2] => x_out.DATAB
x_in7[3] => x_out.DATAB
x_in7[4] => x_out.DATAB
x_in7[5] => x_out.DATAB
x_in7[6] => x_out.DATAB
x_in7[7] => x_out.DATAB
x_in7[8] => x_out.DATAB
x_in7[9] => x_out.DATAB
x_in8[0] => x_out.DATAB
x_in8[1] => x_out.DATAB
x_in8[2] => x_out.DATAB
x_in8[3] => x_out.DATAB
x_in8[4] => x_out.DATAB
x_in8[5] => x_out.DATAB
x_in8[6] => x_out.DATAB
x_in8[7] => x_out.DATAB
x_in8[8] => x_out.DATAB
x_in8[9] => x_out.DATAB
x_in9[0] => x_out.DATAB
x_in9[1] => x_out.DATAB
x_in9[2] => x_out.DATAB
x_in9[3] => x_out.DATAB
x_in9[4] => x_out.DATAB
x_in9[5] => x_out.DATAB
x_in9[6] => x_out.DATAB
x_in9[7] => x_out.DATAB
x_in9[8] => x_out.DATAB
x_in9[9] => x_out.DATAB
x_in10[0] => x_out.DATAB
x_in10[1] => x_out.DATAB
x_in10[2] => x_out.DATAB
x_in10[3] => x_out.DATAB
x_in10[4] => x_out.DATAB
x_in10[5] => x_out.DATAB
x_in10[6] => x_out.DATAB
x_in10[7] => x_out.DATAB
x_in10[8] => x_out.DATAB
x_in10[9] => x_out.DATAB
x_in11[0] => x_out.DATAB
x_in11[1] => x_out.DATAB
x_in11[2] => x_out.DATAB
x_in11[3] => x_out.DATAB
x_in11[4] => x_out.DATAB
x_in11[5] => x_out.DATAB
x_in11[6] => x_out.DATAB
x_in11[7] => x_out.DATAB
x_in11[8] => x_out.DATAB
x_in11[9] => x_out.DATAB
x_in12[0] => x_out.DATAB
x_in12[1] => x_out.DATAB
x_in12[2] => x_out.DATAB
x_in12[3] => x_out.DATAB
x_in12[4] => x_out.DATAB
x_in12[5] => x_out.DATAB
x_in12[6] => x_out.DATAB
x_in12[7] => x_out.DATAB
x_in12[8] => x_out.DATAB
x_in12[9] => x_out.DATAB
x_in13[0] => x_out.DATAB
x_in13[1] => x_out.DATAB
x_in13[2] => x_out.DATAB
x_in13[3] => x_out.DATAB
x_in13[4] => x_out.DATAB
x_in13[5] => x_out.DATAB
x_in13[6] => x_out.DATAB
x_in13[7] => x_out.DATAB
x_in13[8] => x_out.DATAB
x_in13[9] => x_out.DATAB
x_in14[0] => x_out.DATAB
x_in14[1] => x_out.DATAB
x_in14[2] => x_out.DATAB
x_in14[3] => x_out.DATAB
x_in14[4] => x_out.DATAB
x_in14[5] => x_out.DATAB
x_in14[6] => x_out.DATAB
x_in14[7] => x_out.DATAB
x_in14[8] => x_out.DATAB
x_in14[9] => x_out.DATAB
x_in15[0] => x_out.DATAB
x_in15[1] => x_out.DATAB
x_in15[2] => x_out.DATAB
x_in15[3] => x_out.DATAB
x_in15[4] => x_out.DATAB
x_in15[5] => x_out.DATAB
x_in15[6] => x_out.DATAB
x_in15[7] => x_out.DATAB
x_in15[8] => x_out.DATAB
x_in15[9] => x_out.DATAB
x_in16[0] => x_out.DATAB
x_in16[1] => x_out.DATAB
x_in16[2] => x_out.DATAB
x_in16[3] => x_out.DATAB
x_in16[4] => x_out.DATAB
x_in16[5] => x_out.DATAB
x_in16[6] => x_out.DATAB
x_in16[7] => x_out.DATAB
x_in16[8] => x_out.DATAB
x_in16[9] => x_out.DATAB
x_in17[0] => x_out.DATAB
x_in17[1] => x_out.DATAB
x_in17[2] => x_out.DATAB
x_in17[3] => x_out.DATAB
x_in17[4] => x_out.DATAB
x_in17[5] => x_out.DATAB
x_in17[6] => x_out.DATAB
x_in17[7] => x_out.DATAB
x_in17[8] => x_out.DATAB
x_in17[9] => x_out.DATAB
x_in18[0] => x_out.DATAB
x_in18[1] => x_out.DATAB
x_in18[2] => x_out.DATAB
x_in18[3] => x_out.DATAB
x_in18[4] => x_out.DATAB
x_in18[5] => x_out.DATAB
x_in18[6] => x_out.DATAB
x_in18[7] => x_out.DATAB
x_in18[8] => x_out.DATAB
x_in18[9] => x_out.DATAB
x_in19[0] => x_out.DATAB
x_in19[1] => x_out.DATAB
x_in19[2] => x_out.DATAB
x_in19[3] => x_out.DATAB
x_in19[4] => x_out.DATAB
x_in19[5] => x_out.DATAB
x_in19[6] => x_out.DATAB
x_in19[7] => x_out.DATAB
x_in19[8] => x_out.DATAB
x_in19[9] => x_out.DATAB
x_in20[0] => x_out.DATAB
x_in20[1] => x_out.DATAB
x_in20[2] => x_out.DATAB
x_in20[3] => x_out.DATAB
x_in20[4] => x_out.DATAB
x_in20[5] => x_out.DATAB
x_in20[6] => x_out.DATAB
x_in20[7] => x_out.DATAB
x_in20[8] => x_out.DATAB
x_in20[9] => x_out.DATAB
x_in21[0] => x_out.DATAB
x_in21[1] => x_out.DATAB
x_in21[2] => x_out.DATAB
x_in21[3] => x_out.DATAB
x_in21[4] => x_out.DATAB
x_in21[5] => x_out.DATAB
x_in21[6] => x_out.DATAB
x_in21[7] => x_out.DATAB
x_in21[8] => x_out.DATAB
x_in21[9] => x_out.DATAB
x_in22[0] => x_out.DATAB
x_in22[1] => x_out.DATAB
x_in22[2] => x_out.DATAB
x_in22[3] => x_out.DATAB
x_in22[4] => x_out.DATAB
x_in22[5] => x_out.DATAB
x_in22[6] => x_out.DATAB
x_in22[7] => x_out.DATAB
x_in22[8] => x_out.DATAB
x_in22[9] => x_out.DATAB
x_in23[0] => x_out.DATAB
x_in23[1] => x_out.DATAB
x_in23[2] => x_out.DATAB
x_in23[3] => x_out.DATAB
x_in23[4] => x_out.DATAB
x_in23[5] => x_out.DATAB
x_in23[6] => x_out.DATAB
x_in23[7] => x_out.DATAB
x_in23[8] => x_out.DATAB
x_in23[9] => x_out.DATAB
x_in24[0] => x_out.DATAB
x_in24[1] => x_out.DATAB
x_in24[2] => x_out.DATAB
x_in24[3] => x_out.DATAB
x_in24[4] => x_out.DATAB
x_in24[5] => x_out.DATAB
x_in24[6] => x_out.DATAB
x_in24[7] => x_out.DATAB
x_in24[8] => x_out.DATAB
x_in24[9] => x_out.DATAB
x_in25[0] => x_out.DATAB
x_in25[1] => x_out.DATAB
x_in25[2] => x_out.DATAB
x_in25[3] => x_out.DATAB
x_in25[4] => x_out.DATAB
x_in25[5] => x_out.DATAB
x_in25[6] => x_out.DATAB
x_in25[7] => x_out.DATAB
x_in25[8] => x_out.DATAB
x_in25[9] => x_out.DATAB
x_in26[0] => x_out.DATAB
x_in26[1] => x_out.DATAB
x_in26[2] => x_out.DATAB
x_in26[3] => x_out.DATAB
x_in26[4] => x_out.DATAB
x_in26[5] => x_out.DATAB
x_in26[6] => x_out.DATAB
x_in26[7] => x_out.DATAB
x_in26[8] => x_out.DATAB
x_in26[9] => x_out.DATAB
x_in27[0] => x_out.DATAB
x_in27[1] => x_out.DATAB
x_in27[2] => x_out.DATAB
x_in27[3] => x_out.DATAB
x_in27[4] => x_out.DATAB
x_in27[5] => x_out.DATAB
x_in27[6] => x_out.DATAB
x_in27[7] => x_out.DATAB
x_in27[8] => x_out.DATAB
x_in27[9] => x_out.DATAB
x_in28[0] => x_out.DATAB
x_in28[1] => x_out.DATAB
x_in28[2] => x_out.DATAB
x_in28[3] => x_out.DATAB
x_in28[4] => x_out.DATAB
x_in28[5] => x_out.DATAB
x_in28[6] => x_out.DATAB
x_in28[7] => x_out.DATAB
x_in28[8] => x_out.DATAB
x_in28[9] => x_out.DATAB
x_in29[0] => x_out.DATAB
x_in29[1] => x_out.DATAB
x_in29[2] => x_out.DATAB
x_in29[3] => x_out.DATAB
x_in29[4] => x_out.DATAB
x_in29[5] => x_out.DATAB
x_in29[6] => x_out.DATAB
x_in29[7] => x_out.DATAB
x_in29[8] => x_out.DATAB
x_in29[9] => x_out.DATAB
x_in30[0] => x_out.DATAB
x_in30[1] => x_out.DATAB
x_in30[2] => x_out.DATAB
x_in30[3] => x_out.DATAB
x_in30[4] => x_out.DATAB
x_in30[5] => x_out.DATAB
x_in30[6] => x_out.DATAB
x_in30[7] => x_out.DATAB
x_in30[8] => x_out.DATAB
x_in30[9] => x_out.DATAB
x_in31[0] => x_out.DATAB
x_in31[1] => x_out.DATAB
x_in31[2] => x_out.DATAB
x_in31[3] => x_out.DATAB
x_in31[4] => x_out.DATAB
x_in31[5] => x_out.DATAB
x_in31[6] => x_out.DATAB
x_in31[7] => x_out.DATAB
x_in31[8] => x_out.DATAB
x_in31[9] => x_out.DATAB
x_out[0] <= x_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= x_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= x_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= x_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= x_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= x_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= x_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= x_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= x_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= x_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|tempotestblock:inst11
clock_in => clock_out~reg0.CLK
clock_in => ctr[0].CLK
clock_in => ctr[1].CLK
clock_in => ctr[2].CLK
clock_in => ctr[3].CLK
clock_in => ctr[4].CLK
clock_in => ctr[5].CLK
clock_in => ctr[6].CLK
clock_in => ctr[7].CLK
clock_in => ctr[8].CLK
clock_in => ctr[9].CLK
clock_in => ctr[10].CLK
clock_in => ctr[11].CLK
clock_in => ctr[12].CLK
clock_in => ctr[13].CLK
clock_in => ctr[14].CLK
clock_in => ctr[15].CLK
clock_in => ctr[16].CLK
clock_in => ctr[17].CLK
clock_in => ctr[18].CLK
clock_in => ctr[19].CLK
clock_in => ctr[20].CLK
clock_in => ctr[21].CLK
clock_in => ctr[22].CLK
clock_in => ctr[23].CLK
clock_in => ctr[24].CLK
clock_in => ctr[25].CLK
tempo[0] => Add1.IN18
tempo[0] => Div0.IN25
tempo[1] => Add0.IN14
tempo[2] => Add0.IN13
tempo[3] => Add0.IN12
tempo[4] => Add0.IN11
tempo[5] => Add0.IN10
tempo[6] => Add0.IN9
tempo[7] => Add0.IN8
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|column_chooser:inst1
first_red_pos_x[0] => Add1.IN54
first_red_pos_x[0] => Add2.IN54
first_red_pos_x[0] => Add4.IN54
first_red_pos_x[0] => Add5.IN54
first_red_pos_x[0] => Add7.IN54
first_red_pos_x[0] => Add9.IN54
first_red_pos_x[0] => Add12.IN54
first_red_pos_x[0] => Add13.IN54
first_red_pos_x[0] => Add15.IN54
first_red_pos_x[0] => Add17.IN54
first_red_pos_x[0] => Add18.IN54
first_red_pos_x[0] => Add20.IN54
first_red_pos_x[0] => Add21.IN54
first_red_pos_x[0] => Add24.IN54
first_red_pos_x[0] => Add26.IN54
first_red_pos_x[0] => Add27.IN54
first_red_pos_x[0] => Add29.IN54
first_red_pos_x[0] => Add31.IN54
first_red_pos_x[0] => Add32.IN54
first_red_pos_x[0] => Add34.IN54
first_red_pos_x[0] => Add35.IN54
first_red_pos_x[0] => Add36.IN54
first_red_pos_x[0] => Add37.IN54
first_red_pos_x[0] => Add39.IN54
first_red_pos_x[0] => Add40.IN54
first_red_pos_x[0] => Add41.IN54
first_red_pos_x[0] => Add42.IN54
first_red_pos_x[0] => Add43.IN54
first_red_pos_x[0] => Add44.IN54
first_red_pos_x[0] => Add45.IN54
first_red_pos_x[0] => Add47.IN54
first_red_pos_x[0] => top_grid_x0[0].DATAIN
first_red_pos_x[0] => Add0.IN10
first_red_pos_x[1] => Add1.IN53
first_red_pos_x[1] => Add2.IN53
first_red_pos_x[1] => Add4.IN53
first_red_pos_x[1] => Add5.IN53
first_red_pos_x[1] => Add7.IN53
first_red_pos_x[1] => Add9.IN53
first_red_pos_x[1] => Add12.IN53
first_red_pos_x[1] => Add13.IN53
first_red_pos_x[1] => Add15.IN53
first_red_pos_x[1] => Add17.IN53
first_red_pos_x[1] => Add18.IN53
first_red_pos_x[1] => Add20.IN53
first_red_pos_x[1] => Add21.IN53
first_red_pos_x[1] => Add24.IN53
first_red_pos_x[1] => Add26.IN53
first_red_pos_x[1] => Add27.IN53
first_red_pos_x[1] => Add29.IN53
first_red_pos_x[1] => Add31.IN53
first_red_pos_x[1] => Add32.IN53
first_red_pos_x[1] => Add34.IN53
first_red_pos_x[1] => Add35.IN53
first_red_pos_x[1] => Add36.IN53
first_red_pos_x[1] => Add37.IN53
first_red_pos_x[1] => Add39.IN53
first_red_pos_x[1] => Add40.IN53
first_red_pos_x[1] => Add41.IN53
first_red_pos_x[1] => Add42.IN53
first_red_pos_x[1] => Add43.IN53
first_red_pos_x[1] => Add44.IN53
first_red_pos_x[1] => Add45.IN53
first_red_pos_x[1] => Add47.IN53
first_red_pos_x[1] => top_grid_x0[1].DATAIN
first_red_pos_x[1] => Add0.IN9
first_red_pos_x[2] => Add1.IN52
first_red_pos_x[2] => Add2.IN52
first_red_pos_x[2] => Add4.IN52
first_red_pos_x[2] => Add5.IN52
first_red_pos_x[2] => Add7.IN52
first_red_pos_x[2] => Add9.IN52
first_red_pos_x[2] => Add12.IN52
first_red_pos_x[2] => Add13.IN52
first_red_pos_x[2] => Add15.IN52
first_red_pos_x[2] => Add17.IN52
first_red_pos_x[2] => Add18.IN52
first_red_pos_x[2] => Add20.IN52
first_red_pos_x[2] => Add21.IN52
first_red_pos_x[2] => Add24.IN52
first_red_pos_x[2] => Add26.IN52
first_red_pos_x[2] => Add27.IN52
first_red_pos_x[2] => Add29.IN52
first_red_pos_x[2] => Add31.IN52
first_red_pos_x[2] => Add32.IN52
first_red_pos_x[2] => Add34.IN52
first_red_pos_x[2] => Add35.IN52
first_red_pos_x[2] => Add36.IN52
first_red_pos_x[2] => Add37.IN52
first_red_pos_x[2] => Add39.IN52
first_red_pos_x[2] => Add40.IN52
first_red_pos_x[2] => Add41.IN52
first_red_pos_x[2] => Add42.IN52
first_red_pos_x[2] => Add43.IN52
first_red_pos_x[2] => Add44.IN52
first_red_pos_x[2] => Add45.IN52
first_red_pos_x[2] => Add47.IN52
first_red_pos_x[2] => top_grid_x0[2].DATAIN
first_red_pos_x[2] => Add0.IN8
first_red_pos_x[3] => Add1.IN51
first_red_pos_x[3] => Add2.IN51
first_red_pos_x[3] => Add4.IN51
first_red_pos_x[3] => Add5.IN51
first_red_pos_x[3] => Add7.IN51
first_red_pos_x[3] => Add9.IN51
first_red_pos_x[3] => Add12.IN51
first_red_pos_x[3] => Add13.IN51
first_red_pos_x[3] => Add15.IN51
first_red_pos_x[3] => Add17.IN51
first_red_pos_x[3] => Add18.IN51
first_red_pos_x[3] => Add20.IN51
first_red_pos_x[3] => Add21.IN51
first_red_pos_x[3] => Add24.IN51
first_red_pos_x[3] => Add26.IN51
first_red_pos_x[3] => Add27.IN51
first_red_pos_x[3] => Add29.IN51
first_red_pos_x[3] => Add31.IN51
first_red_pos_x[3] => Add32.IN51
first_red_pos_x[3] => Add34.IN51
first_red_pos_x[3] => Add35.IN51
first_red_pos_x[3] => Add36.IN51
first_red_pos_x[3] => Add37.IN51
first_red_pos_x[3] => Add39.IN51
first_red_pos_x[3] => Add40.IN51
first_red_pos_x[3] => Add41.IN51
first_red_pos_x[3] => Add42.IN51
first_red_pos_x[3] => Add43.IN51
first_red_pos_x[3] => Add44.IN51
first_red_pos_x[3] => Add45.IN51
first_red_pos_x[3] => Add47.IN51
first_red_pos_x[3] => top_grid_x0[3].DATAIN
first_red_pos_x[3] => Add0.IN7
first_red_pos_x[4] => Add1.IN50
first_red_pos_x[4] => Add2.IN50
first_red_pos_x[4] => Add4.IN50
first_red_pos_x[4] => Add5.IN50
first_red_pos_x[4] => Add7.IN50
first_red_pos_x[4] => Add9.IN50
first_red_pos_x[4] => Add12.IN50
first_red_pos_x[4] => Add13.IN50
first_red_pos_x[4] => Add15.IN50
first_red_pos_x[4] => Add17.IN50
first_red_pos_x[4] => Add18.IN50
first_red_pos_x[4] => Add20.IN50
first_red_pos_x[4] => Add21.IN50
first_red_pos_x[4] => Add24.IN50
first_red_pos_x[4] => Add26.IN50
first_red_pos_x[4] => Add27.IN50
first_red_pos_x[4] => Add29.IN50
first_red_pos_x[4] => Add31.IN50
first_red_pos_x[4] => Add32.IN50
first_red_pos_x[4] => Add34.IN50
first_red_pos_x[4] => Add35.IN50
first_red_pos_x[4] => Add36.IN50
first_red_pos_x[4] => Add37.IN50
first_red_pos_x[4] => Add39.IN50
first_red_pos_x[4] => Add40.IN50
first_red_pos_x[4] => Add41.IN50
first_red_pos_x[4] => Add42.IN50
first_red_pos_x[4] => Add43.IN50
first_red_pos_x[4] => Add44.IN50
first_red_pos_x[4] => Add45.IN50
first_red_pos_x[4] => Add47.IN50
first_red_pos_x[4] => top_grid_x0[4].DATAIN
first_red_pos_x[4] => Add0.IN6
first_red_pos_x[5] => Add1.IN49
first_red_pos_x[5] => Add2.IN49
first_red_pos_x[5] => Add4.IN49
first_red_pos_x[5] => Add5.IN49
first_red_pos_x[5] => Add7.IN49
first_red_pos_x[5] => Add9.IN49
first_red_pos_x[5] => Add12.IN49
first_red_pos_x[5] => Add13.IN49
first_red_pos_x[5] => Add15.IN49
first_red_pos_x[5] => Add17.IN49
first_red_pos_x[5] => Add18.IN49
first_red_pos_x[5] => Add20.IN49
first_red_pos_x[5] => Add21.IN49
first_red_pos_x[5] => Add24.IN49
first_red_pos_x[5] => Add26.IN49
first_red_pos_x[5] => Add27.IN49
first_red_pos_x[5] => Add29.IN49
first_red_pos_x[5] => Add31.IN49
first_red_pos_x[5] => Add32.IN49
first_red_pos_x[5] => Add34.IN49
first_red_pos_x[5] => Add35.IN49
first_red_pos_x[5] => Add36.IN49
first_red_pos_x[5] => Add37.IN49
first_red_pos_x[5] => Add39.IN49
first_red_pos_x[5] => Add40.IN49
first_red_pos_x[5] => Add41.IN49
first_red_pos_x[5] => Add42.IN49
first_red_pos_x[5] => Add43.IN49
first_red_pos_x[5] => Add44.IN49
first_red_pos_x[5] => Add45.IN49
first_red_pos_x[5] => Add47.IN49
first_red_pos_x[5] => top_grid_x0[5].DATAIN
first_red_pos_x[5] => Add0.IN5
first_red_pos_x[6] => Add1.IN48
first_red_pos_x[6] => Add2.IN48
first_red_pos_x[6] => Add4.IN48
first_red_pos_x[6] => Add5.IN48
first_red_pos_x[6] => Add7.IN48
first_red_pos_x[6] => Add9.IN48
first_red_pos_x[6] => Add12.IN48
first_red_pos_x[6] => Add13.IN48
first_red_pos_x[6] => Add15.IN48
first_red_pos_x[6] => Add17.IN48
first_red_pos_x[6] => Add18.IN48
first_red_pos_x[6] => Add20.IN48
first_red_pos_x[6] => Add21.IN48
first_red_pos_x[6] => Add24.IN48
first_red_pos_x[6] => Add26.IN48
first_red_pos_x[6] => Add27.IN48
first_red_pos_x[6] => Add29.IN48
first_red_pos_x[6] => Add31.IN48
first_red_pos_x[6] => Add32.IN48
first_red_pos_x[6] => Add34.IN48
first_red_pos_x[6] => Add35.IN48
first_red_pos_x[6] => Add36.IN48
first_red_pos_x[6] => Add37.IN48
first_red_pos_x[6] => Add39.IN48
first_red_pos_x[6] => Add40.IN48
first_red_pos_x[6] => Add41.IN48
first_red_pos_x[6] => Add42.IN48
first_red_pos_x[6] => Add43.IN48
first_red_pos_x[6] => Add44.IN48
first_red_pos_x[6] => Add45.IN48
first_red_pos_x[6] => Add47.IN48
first_red_pos_x[6] => top_grid_x0[6].DATAIN
first_red_pos_x[6] => Add0.IN4
first_red_pos_x[7] => Add1.IN47
first_red_pos_x[7] => Add2.IN47
first_red_pos_x[7] => Add4.IN47
first_red_pos_x[7] => Add5.IN47
first_red_pos_x[7] => Add7.IN47
first_red_pos_x[7] => Add9.IN47
first_red_pos_x[7] => Add12.IN47
first_red_pos_x[7] => Add13.IN47
first_red_pos_x[7] => Add15.IN47
first_red_pos_x[7] => Add17.IN47
first_red_pos_x[7] => Add18.IN47
first_red_pos_x[7] => Add20.IN47
first_red_pos_x[7] => Add21.IN47
first_red_pos_x[7] => Add24.IN47
first_red_pos_x[7] => Add26.IN47
first_red_pos_x[7] => Add27.IN47
first_red_pos_x[7] => Add29.IN47
first_red_pos_x[7] => Add31.IN47
first_red_pos_x[7] => Add32.IN47
first_red_pos_x[7] => Add34.IN47
first_red_pos_x[7] => Add35.IN47
first_red_pos_x[7] => Add36.IN47
first_red_pos_x[7] => Add37.IN47
first_red_pos_x[7] => Add39.IN47
first_red_pos_x[7] => Add40.IN47
first_red_pos_x[7] => Add41.IN47
first_red_pos_x[7] => Add42.IN47
first_red_pos_x[7] => Add43.IN47
first_red_pos_x[7] => Add44.IN47
first_red_pos_x[7] => Add45.IN47
first_red_pos_x[7] => Add47.IN47
first_red_pos_x[7] => top_grid_x0[7].DATAIN
first_red_pos_x[7] => Add0.IN3
first_red_pos_x[8] => Add1.IN46
first_red_pos_x[8] => Add2.IN46
first_red_pos_x[8] => Add4.IN46
first_red_pos_x[8] => Add5.IN46
first_red_pos_x[8] => Add7.IN46
first_red_pos_x[8] => Add9.IN46
first_red_pos_x[8] => Add12.IN46
first_red_pos_x[8] => Add13.IN46
first_red_pos_x[8] => Add15.IN46
first_red_pos_x[8] => Add17.IN46
first_red_pos_x[8] => Add18.IN46
first_red_pos_x[8] => Add20.IN46
first_red_pos_x[8] => Add21.IN46
first_red_pos_x[8] => Add24.IN46
first_red_pos_x[8] => Add26.IN46
first_red_pos_x[8] => Add27.IN46
first_red_pos_x[8] => Add29.IN46
first_red_pos_x[8] => Add31.IN46
first_red_pos_x[8] => Add32.IN46
first_red_pos_x[8] => Add34.IN46
first_red_pos_x[8] => Add35.IN46
first_red_pos_x[8] => Add36.IN46
first_red_pos_x[8] => Add37.IN46
first_red_pos_x[8] => Add39.IN46
first_red_pos_x[8] => Add40.IN46
first_red_pos_x[8] => Add41.IN46
first_red_pos_x[8] => Add42.IN46
first_red_pos_x[8] => Add43.IN46
first_red_pos_x[8] => Add44.IN46
first_red_pos_x[8] => Add45.IN46
first_red_pos_x[8] => Add47.IN46
first_red_pos_x[8] => top_grid_x0[8].DATAIN
first_red_pos_x[8] => Add0.IN2
first_red_pos_x[9] => Add1.IN45
first_red_pos_x[9] => Add2.IN45
first_red_pos_x[9] => Add4.IN45
first_red_pos_x[9] => Add5.IN45
first_red_pos_x[9] => Add7.IN45
first_red_pos_x[9] => Add9.IN45
first_red_pos_x[9] => Add12.IN45
first_red_pos_x[9] => Add13.IN45
first_red_pos_x[9] => Add15.IN45
first_red_pos_x[9] => Add17.IN45
first_red_pos_x[9] => Add18.IN45
first_red_pos_x[9] => Add20.IN45
first_red_pos_x[9] => Add21.IN45
first_red_pos_x[9] => Add24.IN45
first_red_pos_x[9] => Add26.IN45
first_red_pos_x[9] => Add27.IN45
first_red_pos_x[9] => Add29.IN45
first_red_pos_x[9] => Add31.IN45
first_red_pos_x[9] => Add32.IN45
first_red_pos_x[9] => Add34.IN45
first_red_pos_x[9] => Add35.IN45
first_red_pos_x[9] => Add36.IN45
first_red_pos_x[9] => Add37.IN45
first_red_pos_x[9] => Add39.IN45
first_red_pos_x[9] => Add40.IN45
first_red_pos_x[9] => Add41.IN45
first_red_pos_x[9] => Add42.IN45
first_red_pos_x[9] => Add43.IN45
first_red_pos_x[9] => Add44.IN45
first_red_pos_x[9] => Add45.IN45
first_red_pos_x[9] => Add47.IN45
first_red_pos_x[9] => top_grid_x0[9].DATAIN
first_red_pos_x[9] => Add0.IN1
sec_red_pos_x[0] => Add0.IN20
sec_red_pos_x[1] => Add0.IN19
sec_red_pos_x[2] => Add0.IN18
sec_red_pos_x[3] => Add0.IN17
sec_red_pos_x[4] => Add0.IN16
sec_red_pos_x[5] => Add0.IN15
sec_red_pos_x[6] => Add0.IN14
sec_red_pos_x[7] => Add0.IN13
sec_red_pos_x[8] => Add0.IN12
sec_red_pos_x[9] => Add0.IN11
top_grid_x0[0] <= first_red_pos_x[0].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[1] <= first_red_pos_x[1].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[2] <= first_red_pos_x[2].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[3] <= first_red_pos_x[3].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[4] <= first_red_pos_x[4].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[5] <= first_red_pos_x[5].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[6] <= first_red_pos_x[6].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[7] <= first_red_pos_x[7].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[8] <= first_red_pos_x[8].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x0[9] <= first_red_pos_x[9].DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x1[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x2[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x3[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x4[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x5[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x6[9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[0] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[1] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[2] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[3] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[4] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[5] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[6] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[7] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[8] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x7[9] <= Add12.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[0] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[1] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[2] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[3] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[4] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[5] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[6] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[7] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[8] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x8[9] <= Add13.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[0] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[1] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[2] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[3] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[4] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[5] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[6] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[7] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[8] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x9[9] <= Add15.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[0] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[1] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[2] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[3] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[4] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[5] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[6] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[7] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[8] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x10[9] <= Add17.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[0] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[1] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[2] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[3] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[4] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[5] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[6] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[7] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[8] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x11[9] <= Add18.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[0] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[1] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[2] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[3] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[4] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[5] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[6] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[7] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[8] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x12[9] <= Add20.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[0] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[1] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[2] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[3] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[4] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[5] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[6] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[7] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[8] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x13[9] <= Add21.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[0] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[1] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[2] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[3] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[4] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[5] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[6] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[7] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[8] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x14[9] <= Add24.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[0] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[1] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[2] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[3] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[4] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[5] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[6] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[7] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[8] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x15[9] <= Add26.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[0] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[1] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[2] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[3] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[4] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[5] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[6] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[7] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[8] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x16[9] <= Add27.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[0] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[1] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[2] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[3] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[4] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[5] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[6] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[7] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[8] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x17[9] <= Add29.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[0] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[1] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[2] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[3] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[4] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[5] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[6] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[7] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[8] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x18[9] <= Add31.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[0] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[1] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[2] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[3] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[4] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[5] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[6] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[7] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[8] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x19[9] <= Add32.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[0] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[1] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[2] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[3] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[4] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[5] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[6] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[7] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[8] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x20[9] <= Add34.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[0] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[1] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[2] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[3] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[4] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[5] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[6] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[7] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[8] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x21[9] <= Add35.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[0] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[1] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[2] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[3] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[4] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[5] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[6] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[7] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[8] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x22[9] <= Add36.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[0] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[1] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[2] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[3] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[4] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[5] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[6] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[7] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[8] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x23[9] <= Add37.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[0] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[1] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[2] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[3] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[4] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[5] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[6] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[7] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[8] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x24[9] <= Add39.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[0] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[1] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[2] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[3] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[4] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[5] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[6] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[7] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[8] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x25[9] <= Add40.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[0] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[1] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[2] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[3] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[4] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[5] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[6] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[7] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[8] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x26[9] <= Add41.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[0] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[1] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[2] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[3] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[4] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[5] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[6] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[7] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[8] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x27[9] <= Add42.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[0] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[1] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[2] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[3] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[4] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[5] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[6] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[7] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[8] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x28[9] <= Add43.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[0] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[1] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[2] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[3] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[4] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[5] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[6] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[7] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[8] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x29[9] <= Add44.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[0] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[1] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[2] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[3] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[4] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[5] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[6] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[7] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[8] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x30[9] <= Add45.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[0] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[1] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[2] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[3] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[4] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[5] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[6] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[7] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[8] <= Add47.DB_MAX_OUTPUT_PORT_TYPE
top_grid_x31[9] <= Add47.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst10
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
x_coord_rsc_z[0] => x_coord_rsc_z[0].IN1
x_coord_rsc_z[1] => x_coord_rsc_z[1].IN1
x_coord_rsc_z[2] => x_coord_rsc_z[2].IN1
x_coord_rsc_z[3] => x_coord_rsc_z[3].IN1
x_coord_rsc_z[4] => x_coord_rsc_z[4].IN1
x_coord_rsc_z[5] => x_coord_rsc_z[5].IN1
x_coord_rsc_z[6] => x_coord_rsc_z[6].IN1
x_coord_rsc_z[7] => x_coord_rsc_z[7].IN1
x_coord_rsc_z[8] => x_coord_rsc_z[8].IN1
x_coord_rsc_z[9] => x_coord_rsc_z[9].IN1
y_coord_rsc_z[0] => y_coord_rsc_z[0].IN1
y_coord_rsc_z[1] => y_coord_rsc_z[1].IN1
y_coord_rsc_z[2] => y_coord_rsc_z[2].IN1
y_coord_rsc_z[3] => y_coord_rsc_z[3].IN1
y_coord_rsc_z[4] => y_coord_rsc_z[4].IN1
y_coord_rsc_z[5] => y_coord_rsc_z[5].IN1
y_coord_rsc_z[6] => y_coord_rsc_z[6].IN1
y_coord_rsc_z[7] => y_coord_rsc_z[7].IN1
y_coord_rsc_z[8] => y_coord_rsc_z[8].IN1
y_coord_rsc_z[9] => y_coord_rsc_z[9].IN1
width_rsc_z[0] => width_rsc_z[0].IN1
width_rsc_z[1] => width_rsc_z[1].IN1
width_rsc_z[2] => width_rsc_z[2].IN1
width_rsc_z[3] => width_rsc_z[3].IN1
width_rsc_z[4] => width_rsc_z[4].IN1
width_rsc_z[5] => width_rsc_z[5].IN1
width_rsc_z[6] => width_rsc_z[6].IN1
width_rsc_z[7] => width_rsc_z[7].IN1
width_rsc_z[8] => width_rsc_z[8].IN1
width_rsc_z[9] => width_rsc_z[9].IN1
height_rsc_z[0] => height_rsc_z[0].IN1
height_rsc_z[1] => height_rsc_z[1].IN1
height_rsc_z[2] => height_rsc_z[2].IN1
height_rsc_z[3] => height_rsc_z[3].IN1
height_rsc_z[4] => height_rsc_z[4].IN1
height_rsc_z[5] => height_rsc_z[5].IN1
height_rsc_z[6] => height_rsc_z[6].IN1
height_rsc_z[7] => height_rsc_z[7].IN1
height_rsc_z[8] => height_rsc_z[8].IN1
height_rsc_z[9] => height_rsc_z[9].IN1
reset_rsc_z => reset_rsc_z.IN1
filled_rsc_z <= mgc_out_stdreg:filled_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:x_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:y_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:width_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:height_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_in_wire:reset_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst10|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst10|rd_core:rd_core_inst
clk => main_stage_0_2.CLK
clk => aif_1_slc_svs.CLK
clk => and_1_itm_1.CLK
clk => mux_4_itm_1[0].CLK
clk => mux_4_itm_1[1].CLK
clk => mux_4_itm_1[2].CLK
clk => mux_4_itm_1[3].CLK
clk => mux_4_itm_1[4].CLK
clk => mux_4_itm_1[5].CLK
clk => mux_4_itm_1[6].CLK
clk => mux_4_itm_1[7].CLK
clk => mux_4_itm_1[8].CLK
clk => mux_4_itm_1[9].CLK
clk => mux_3_itm_1[0].CLK
clk => mux_3_itm_1[1].CLK
clk => mux_3_itm_1[2].CLK
clk => mux_3_itm_1[3].CLK
clk => mux_3_itm_1[4].CLK
clk => mux_3_itm_1[5].CLK
clk => mux_3_itm_1[6].CLK
clk => mux_3_itm_1[7].CLK
clk => mux_3_itm_1[8].CLK
clk => mux_3_itm_1[9].CLK
clk => mux_2_itm_1[0].CLK
clk => mux_2_itm_1[1].CLK
clk => mux_2_itm_1[2].CLK
clk => mux_2_itm_1[3].CLK
clk => mux_2_itm_1[4].CLK
clk => mux_2_itm_1[5].CLK
clk => mux_2_itm_1[6].CLK
clk => mux_2_itm_1[7].CLK
clk => mux_2_itm_1[8].CLK
clk => mux_2_itm_1[9].CLK
clk => counter_sva_dfm_3[0].CLK
clk => counter_sva_dfm_3[1].CLK
clk => counter_sva_dfm_3[2].CLK
clk => counter_sva_dfm_3[3].CLK
clk => counter_sva_dfm_3[4].CLK
clk => counter_sva_dfm_3[5].CLK
clk => counter_sva_dfm_3[6].CLK
clk => counter_sva_dfm_3[7].CLK
clk => counter_sva_dfm_3[8].CLK
clk => counter_sva_dfm_3[9].CLK
clk => counter_sva_dfm_3[10].CLK
clk => counter_sva_dfm_3[11].CLK
clk => counter_sva_dfm_3[12].CLK
clk => counter_sva_dfm_3[13].CLK
clk => counter_sva_dfm_3[14].CLK
clk => counter_sva_dfm_3[15].CLK
clk => counter_sva_dfm_3[16].CLK
clk => counter_sva_dfm_3[17].CLK
clk => counter_sva_dfm_3[18].CLK
clk => counter_sva_dfm_3[19].CLK
clk => counter_sva_dfm_3[20].CLK
clk => counter_sva_dfm_3[21].CLK
clk => counter_sva_dfm_3[22].CLK
clk => counter_sva_dfm_3[23].CLK
clk => counter_sva_dfm_3[24].CLK
clk => counter_sva_dfm_3[25].CLK
clk => counter_sva_dfm_3[26].CLK
clk => counter_sva_dfm_3[27].CLK
clk => counter_sva_dfm_3[28].CLK
clk => counter_sva_dfm_3[29].CLK
clk => counter_sva_dfm_3[30].CLK
clk => counter_sva_dfm_3[31].CLK
clk => filled_rsc_mgc_out_stdreg_d~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => main_stage_0_2.ENA
en => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => filled_rsc_mgc_out_stdreg_d~reg0.ENA
en => counter_sva_dfm_3[31].ENA
en => counter_sva_dfm_3[30].ENA
en => counter_sva_dfm_3[29].ENA
en => counter_sva_dfm_3[28].ENA
en => counter_sva_dfm_3[27].ENA
en => counter_sva_dfm_3[26].ENA
en => counter_sva_dfm_3[25].ENA
en => counter_sva_dfm_3[24].ENA
en => counter_sva_dfm_3[23].ENA
en => counter_sva_dfm_3[22].ENA
en => counter_sva_dfm_3[21].ENA
en => counter_sva_dfm_3[20].ENA
en => counter_sva_dfm_3[19].ENA
en => counter_sva_dfm_3[18].ENA
en => counter_sva_dfm_3[17].ENA
en => counter_sva_dfm_3[16].ENA
en => counter_sva_dfm_3[15].ENA
en => counter_sva_dfm_3[14].ENA
en => counter_sva_dfm_3[13].ENA
en => counter_sva_dfm_3[12].ENA
en => counter_sva_dfm_3[11].ENA
en => counter_sva_dfm_3[10].ENA
en => counter_sva_dfm_3[9].ENA
en => counter_sva_dfm_3[8].ENA
en => counter_sva_dfm_3[7].ENA
en => counter_sva_dfm_3[6].ENA
en => counter_sva_dfm_3[5].ENA
en => counter_sva_dfm_3[4].ENA
en => counter_sva_dfm_3[3].ENA
en => counter_sva_dfm_3[2].ENA
en => counter_sva_dfm_3[1].ENA
en => counter_sva_dfm_3[0].ENA
en => mux_2_itm_1[9].ENA
en => mux_2_itm_1[8].ENA
en => mux_2_itm_1[7].ENA
en => mux_2_itm_1[6].ENA
en => mux_2_itm_1[5].ENA
en => mux_2_itm_1[4].ENA
en => mux_2_itm_1[3].ENA
en => mux_2_itm_1[2].ENA
en => mux_2_itm_1[1].ENA
en => mux_2_itm_1[0].ENA
en => mux_3_itm_1[9].ENA
en => mux_3_itm_1[8].ENA
en => mux_3_itm_1[7].ENA
en => mux_3_itm_1[6].ENA
en => mux_3_itm_1[5].ENA
en => mux_3_itm_1[4].ENA
en => mux_3_itm_1[3].ENA
en => mux_3_itm_1[2].ENA
en => mux_3_itm_1[1].ENA
en => mux_3_itm_1[0].ENA
en => mux_4_itm_1[9].ENA
en => mux_4_itm_1[8].ENA
en => mux_4_itm_1[7].ENA
en => mux_4_itm_1[6].ENA
en => mux_4_itm_1[5].ENA
en => mux_4_itm_1[4].ENA
en => mux_4_itm_1[3].ENA
en => mux_4_itm_1[2].ENA
en => mux_4_itm_1[1].ENA
en => mux_4_itm_1[0].ENA
en => and_1_itm_1.ENA
en => aif_1_slc_svs.ENA
arst_n => main_stage_0_2.ACLR
arst_n => aif_1_slc_svs.ACLR
arst_n => and_1_itm_1.ACLR
arst_n => mux_4_itm_1[0].ACLR
arst_n => mux_4_itm_1[1].ACLR
arst_n => mux_4_itm_1[2].ACLR
arst_n => mux_4_itm_1[3].ACLR
arst_n => mux_4_itm_1[4].ACLR
arst_n => mux_4_itm_1[5].ACLR
arst_n => mux_4_itm_1[6].ACLR
arst_n => mux_4_itm_1[7].ACLR
arst_n => mux_4_itm_1[8].ACLR
arst_n => mux_4_itm_1[9].ACLR
arst_n => mux_3_itm_1[0].ACLR
arst_n => mux_3_itm_1[1].ACLR
arst_n => mux_3_itm_1[2].ACLR
arst_n => mux_3_itm_1[3].ACLR
arst_n => mux_3_itm_1[4].ACLR
arst_n => mux_3_itm_1[5].ACLR
arst_n => mux_3_itm_1[6].ACLR
arst_n => mux_3_itm_1[7].ACLR
arst_n => mux_3_itm_1[8].ACLR
arst_n => mux_3_itm_1[9].ACLR
arst_n => mux_2_itm_1[0].ACLR
arst_n => mux_2_itm_1[1].ACLR
arst_n => mux_2_itm_1[2].ACLR
arst_n => mux_2_itm_1[3].ACLR
arst_n => mux_2_itm_1[4].ACLR
arst_n => mux_2_itm_1[5].ACLR
arst_n => mux_2_itm_1[6].ACLR
arst_n => mux_2_itm_1[7].ACLR
arst_n => mux_2_itm_1[8].ACLR
arst_n => mux_2_itm_1[9].ACLR
arst_n => counter_sva_dfm_3[0].ACLR
arst_n => counter_sva_dfm_3[1].ACLR
arst_n => counter_sva_dfm_3[2].ACLR
arst_n => counter_sva_dfm_3[3].ACLR
arst_n => counter_sva_dfm_3[4].ACLR
arst_n => counter_sva_dfm_3[5].ACLR
arst_n => counter_sva_dfm_3[6].ACLR
arst_n => counter_sva_dfm_3[7].ACLR
arst_n => counter_sva_dfm_3[8].ACLR
arst_n => counter_sva_dfm_3[9].ACLR
arst_n => counter_sva_dfm_3[10].ACLR
arst_n => counter_sva_dfm_3[11].ACLR
arst_n => counter_sva_dfm_3[12].ACLR
arst_n => counter_sva_dfm_3[13].ACLR
arst_n => counter_sva_dfm_3[14].ACLR
arst_n => counter_sva_dfm_3[15].ACLR
arst_n => counter_sva_dfm_3[16].ACLR
arst_n => counter_sva_dfm_3[17].ACLR
arst_n => counter_sva_dfm_3[18].ACLR
arst_n => counter_sva_dfm_3[19].ACLR
arst_n => counter_sva_dfm_3[20].ACLR
arst_n => counter_sva_dfm_3[21].ACLR
arst_n => counter_sva_dfm_3[22].ACLR
arst_n => counter_sva_dfm_3[23].ACLR
arst_n => counter_sva_dfm_3[24].ACLR
arst_n => counter_sva_dfm_3[25].ACLR
arst_n => counter_sva_dfm_3[26].ACLR
arst_n => counter_sva_dfm_3[27].ACLR
arst_n => counter_sva_dfm_3[28].ACLR
arst_n => counter_sva_dfm_3[29].ACLR
arst_n => counter_sva_dfm_3[30].ACLR
arst_n => counter_sva_dfm_3[31].ACLR
arst_n => filled_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => Add9.IN22
vga_xy_rsc_mgc_in_wire_d[0] => Add11.IN10
vga_xy_rsc_mgc_in_wire_d[1] => Add9.IN21
vga_xy_rsc_mgc_in_wire_d[1] => Add11.IN9
vga_xy_rsc_mgc_in_wire_d[2] => Add9.IN20
vga_xy_rsc_mgc_in_wire_d[2] => Add11.IN8
vga_xy_rsc_mgc_in_wire_d[3] => Add9.IN19
vga_xy_rsc_mgc_in_wire_d[3] => Add11.IN7
vga_xy_rsc_mgc_in_wire_d[4] => Add9.IN18
vga_xy_rsc_mgc_in_wire_d[4] => Add11.IN6
vga_xy_rsc_mgc_in_wire_d[5] => Add9.IN17
vga_xy_rsc_mgc_in_wire_d[5] => Add11.IN5
vga_xy_rsc_mgc_in_wire_d[6] => Add9.IN16
vga_xy_rsc_mgc_in_wire_d[6] => Add11.IN4
vga_xy_rsc_mgc_in_wire_d[7] => Add9.IN15
vga_xy_rsc_mgc_in_wire_d[7] => Add11.IN3
vga_xy_rsc_mgc_in_wire_d[8] => Add9.IN14
vga_xy_rsc_mgc_in_wire_d[8] => Add11.IN2
vga_xy_rsc_mgc_in_wire_d[9] => Add9.IN13
vga_xy_rsc_mgc_in_wire_d[9] => Add11.IN1
vga_xy_rsc_mgc_in_wire_d[10] => Add5.IN22
vga_xy_rsc_mgc_in_wire_d[10] => Add7.IN10
vga_xy_rsc_mgc_in_wire_d[11] => Add5.IN21
vga_xy_rsc_mgc_in_wire_d[11] => Add7.IN9
vga_xy_rsc_mgc_in_wire_d[12] => Add5.IN20
vga_xy_rsc_mgc_in_wire_d[12] => Add7.IN8
vga_xy_rsc_mgc_in_wire_d[13] => Add5.IN19
vga_xy_rsc_mgc_in_wire_d[13] => Add7.IN7
vga_xy_rsc_mgc_in_wire_d[14] => Add5.IN18
vga_xy_rsc_mgc_in_wire_d[14] => Add7.IN6
vga_xy_rsc_mgc_in_wire_d[15] => Add5.IN17
vga_xy_rsc_mgc_in_wire_d[15] => Add7.IN5
vga_xy_rsc_mgc_in_wire_d[16] => Add5.IN16
vga_xy_rsc_mgc_in_wire_d[16] => Add7.IN4
vga_xy_rsc_mgc_in_wire_d[17] => Add5.IN15
vga_xy_rsc_mgc_in_wire_d[17] => Add7.IN3
vga_xy_rsc_mgc_in_wire_d[18] => Add5.IN14
vga_xy_rsc_mgc_in_wire_d[18] => Add7.IN2
vga_xy_rsc_mgc_in_wire_d[19] => Add5.IN13
vga_xy_rsc_mgc_in_wire_d[19] => Add7.IN1
video_in_rsc_mgc_in_wire_d[0] => result.DATAB
video_in_rsc_mgc_in_wire_d[0] => Add0.IN10
video_in_rsc_mgc_in_wire_d[1] => result.DATAB
video_in_rsc_mgc_in_wire_d[1] => Add0.IN9
video_in_rsc_mgc_in_wire_d[2] => result.DATAB
video_in_rsc_mgc_in_wire_d[2] => Add0.IN8
video_in_rsc_mgc_in_wire_d[3] => result.DATAB
video_in_rsc_mgc_in_wire_d[3] => Add0.IN7
video_in_rsc_mgc_in_wire_d[4] => result.DATAB
video_in_rsc_mgc_in_wire_d[4] => Add0.IN6
video_in_rsc_mgc_in_wire_d[5] => result.DATAB
video_in_rsc_mgc_in_wire_d[5] => Add0.IN5
video_in_rsc_mgc_in_wire_d[6] => result.DATAB
video_in_rsc_mgc_in_wire_d[6] => Add0.IN4
video_in_rsc_mgc_in_wire_d[7] => result.DATAB
video_in_rsc_mgc_in_wire_d[7] => Add0.IN3
video_in_rsc_mgc_in_wire_d[8] => result.DATAB
video_in_rsc_mgc_in_wire_d[8] => Add0.IN2
video_in_rsc_mgc_in_wire_d[9] => result.DATAB
video_in_rsc_mgc_in_wire_d[9] => Add0.IN1
video_in_rsc_mgc_in_wire_d[10] => result.DATAB
video_in_rsc_mgc_in_wire_d[10] => Add0.IN20
video_in_rsc_mgc_in_wire_d[11] => result.DATAB
video_in_rsc_mgc_in_wire_d[11] => Add0.IN19
video_in_rsc_mgc_in_wire_d[12] => result.DATAB
video_in_rsc_mgc_in_wire_d[12] => Add0.IN18
video_in_rsc_mgc_in_wire_d[13] => result.DATAB
video_in_rsc_mgc_in_wire_d[13] => Add0.IN17
video_in_rsc_mgc_in_wire_d[14] => result.DATAB
video_in_rsc_mgc_in_wire_d[14] => Add0.IN16
video_in_rsc_mgc_in_wire_d[15] => result.DATAB
video_in_rsc_mgc_in_wire_d[15] => Add0.IN15
video_in_rsc_mgc_in_wire_d[16] => result.DATAB
video_in_rsc_mgc_in_wire_d[16] => Add0.IN14
video_in_rsc_mgc_in_wire_d[17] => result.DATAB
video_in_rsc_mgc_in_wire_d[17] => Add0.IN13
video_in_rsc_mgc_in_wire_d[18] => result.DATAB
video_in_rsc_mgc_in_wire_d[18] => Add0.IN12
video_in_rsc_mgc_in_wire_d[19] => result.DATAB
video_in_rsc_mgc_in_wire_d[19] => Add0.IN11
video_in_rsc_mgc_in_wire_d[20] => result.DATAB
video_in_rsc_mgc_in_wire_d[20] => Add1.IN22
video_in_rsc_mgc_in_wire_d[21] => result.DATAB
video_in_rsc_mgc_in_wire_d[21] => Add1.IN21
video_in_rsc_mgc_in_wire_d[22] => result.DATAB
video_in_rsc_mgc_in_wire_d[22] => Add1.IN20
video_in_rsc_mgc_in_wire_d[23] => result.DATAB
video_in_rsc_mgc_in_wire_d[23] => Add1.IN19
video_in_rsc_mgc_in_wire_d[24] => result.DATAB
video_in_rsc_mgc_in_wire_d[24] => Add1.IN18
video_in_rsc_mgc_in_wire_d[25] => result.DATAB
video_in_rsc_mgc_in_wire_d[25] => Add1.IN17
video_in_rsc_mgc_in_wire_d[26] => result.DATAB
video_in_rsc_mgc_in_wire_d[26] => Add1.IN16
video_in_rsc_mgc_in_wire_d[27] => result.DATAB
video_in_rsc_mgc_in_wire_d[27] => Add1.IN15
video_in_rsc_mgc_in_wire_d[28] => result.DATAB
video_in_rsc_mgc_in_wire_d[28] => Add1.IN14
video_in_rsc_mgc_in_wire_d[29] => result.DATAB
video_in_rsc_mgc_in_wire_d[29] => Add1.IN13
video_out_rsc_mgc_out_stdreg_d[0] <= video_out_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= video_out_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= video_out_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= video_out_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= video_out_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= video_out_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= video_out_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= video_out_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= video_out_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= video_out_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= video_out_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= video_out_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= video_out_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= video_out_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= video_out_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= video_out_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= video_out_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= video_out_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= video_out_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= video_out_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= video_out_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= video_out_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= video_out_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= video_out_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= video_out_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= video_out_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= video_out_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= video_out_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= video_out_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= video_out_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord_rsc_mgc_in_wire_d[0] => Add11.IN20
x_coord_rsc_mgc_in_wire_d[0] => Add8.IN10
x_coord_rsc_mgc_in_wire_d[1] => Add11.IN19
x_coord_rsc_mgc_in_wire_d[1] => Add8.IN9
x_coord_rsc_mgc_in_wire_d[2] => Add11.IN18
x_coord_rsc_mgc_in_wire_d[2] => Add8.IN8
x_coord_rsc_mgc_in_wire_d[3] => Add11.IN17
x_coord_rsc_mgc_in_wire_d[3] => Add8.IN7
x_coord_rsc_mgc_in_wire_d[4] => Add11.IN16
x_coord_rsc_mgc_in_wire_d[4] => Add8.IN6
x_coord_rsc_mgc_in_wire_d[5] => Add11.IN15
x_coord_rsc_mgc_in_wire_d[5] => Add8.IN5
x_coord_rsc_mgc_in_wire_d[6] => Add11.IN14
x_coord_rsc_mgc_in_wire_d[6] => Add8.IN4
x_coord_rsc_mgc_in_wire_d[7] => Add11.IN13
x_coord_rsc_mgc_in_wire_d[7] => Add8.IN3
x_coord_rsc_mgc_in_wire_d[8] => Add11.IN12
x_coord_rsc_mgc_in_wire_d[8] => Add8.IN2
x_coord_rsc_mgc_in_wire_d[9] => Add11.IN11
x_coord_rsc_mgc_in_wire_d[9] => Add8.IN1
y_coord_rsc_mgc_in_wire_d[0] => Add7.IN20
y_coord_rsc_mgc_in_wire_d[0] => Add4.IN10
y_coord_rsc_mgc_in_wire_d[1] => Add7.IN19
y_coord_rsc_mgc_in_wire_d[1] => Add4.IN9
y_coord_rsc_mgc_in_wire_d[2] => Add7.IN18
y_coord_rsc_mgc_in_wire_d[2] => Add4.IN8
y_coord_rsc_mgc_in_wire_d[3] => Add7.IN17
y_coord_rsc_mgc_in_wire_d[3] => Add4.IN7
y_coord_rsc_mgc_in_wire_d[4] => Add7.IN16
y_coord_rsc_mgc_in_wire_d[4] => Add4.IN6
y_coord_rsc_mgc_in_wire_d[5] => Add7.IN15
y_coord_rsc_mgc_in_wire_d[5] => Add4.IN5
y_coord_rsc_mgc_in_wire_d[6] => Add7.IN14
y_coord_rsc_mgc_in_wire_d[6] => Add4.IN4
y_coord_rsc_mgc_in_wire_d[7] => Add7.IN13
y_coord_rsc_mgc_in_wire_d[7] => Add4.IN3
y_coord_rsc_mgc_in_wire_d[8] => Add7.IN12
y_coord_rsc_mgc_in_wire_d[8] => Add4.IN2
y_coord_rsc_mgc_in_wire_d[9] => Add7.IN11
y_coord_rsc_mgc_in_wire_d[9] => Add4.IN1
width_rsc_mgc_in_wire_d[0] => Add8.IN20
width_rsc_mgc_in_wire_d[1] => Add8.IN19
width_rsc_mgc_in_wire_d[2] => Add8.IN18
width_rsc_mgc_in_wire_d[3] => Add8.IN17
width_rsc_mgc_in_wire_d[4] => Add8.IN16
width_rsc_mgc_in_wire_d[5] => Add8.IN15
width_rsc_mgc_in_wire_d[6] => Add8.IN14
width_rsc_mgc_in_wire_d[7] => Add8.IN13
width_rsc_mgc_in_wire_d[8] => Add8.IN12
width_rsc_mgc_in_wire_d[9] => Add8.IN11
height_rsc_mgc_in_wire_d[0] => Add4.IN20
height_rsc_mgc_in_wire_d[1] => Add4.IN19
height_rsc_mgc_in_wire_d[2] => Add4.IN18
height_rsc_mgc_in_wire_d[3] => Add4.IN17
height_rsc_mgc_in_wire_d[4] => Add4.IN16
height_rsc_mgc_in_wire_d[5] => Add4.IN15
height_rsc_mgc_in_wire_d[6] => Add4.IN14
height_rsc_mgc_in_wire_d[7] => Add4.IN13
height_rsc_mgc_in_wire_d[8] => Add4.IN12
height_rsc_mgc_in_wire_d[9] => Add4.IN11
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
filled_rsc_mgc_out_stdreg_d <= filled_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst17
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
x_coord_rsc_z[0] => x_coord_rsc_z[0].IN1
x_coord_rsc_z[1] => x_coord_rsc_z[1].IN1
x_coord_rsc_z[2] => x_coord_rsc_z[2].IN1
x_coord_rsc_z[3] => x_coord_rsc_z[3].IN1
x_coord_rsc_z[4] => x_coord_rsc_z[4].IN1
x_coord_rsc_z[5] => x_coord_rsc_z[5].IN1
x_coord_rsc_z[6] => x_coord_rsc_z[6].IN1
x_coord_rsc_z[7] => x_coord_rsc_z[7].IN1
x_coord_rsc_z[8] => x_coord_rsc_z[8].IN1
x_coord_rsc_z[9] => x_coord_rsc_z[9].IN1
y_coord_rsc_z[0] => y_coord_rsc_z[0].IN1
y_coord_rsc_z[1] => y_coord_rsc_z[1].IN1
y_coord_rsc_z[2] => y_coord_rsc_z[2].IN1
y_coord_rsc_z[3] => y_coord_rsc_z[3].IN1
y_coord_rsc_z[4] => y_coord_rsc_z[4].IN1
y_coord_rsc_z[5] => y_coord_rsc_z[5].IN1
y_coord_rsc_z[6] => y_coord_rsc_z[6].IN1
y_coord_rsc_z[7] => y_coord_rsc_z[7].IN1
y_coord_rsc_z[8] => y_coord_rsc_z[8].IN1
y_coord_rsc_z[9] => y_coord_rsc_z[9].IN1
width_rsc_z[0] => width_rsc_z[0].IN1
width_rsc_z[1] => width_rsc_z[1].IN1
width_rsc_z[2] => width_rsc_z[2].IN1
width_rsc_z[3] => width_rsc_z[3].IN1
width_rsc_z[4] => width_rsc_z[4].IN1
width_rsc_z[5] => width_rsc_z[5].IN1
width_rsc_z[6] => width_rsc_z[6].IN1
width_rsc_z[7] => width_rsc_z[7].IN1
width_rsc_z[8] => width_rsc_z[8].IN1
width_rsc_z[9] => width_rsc_z[9].IN1
height_rsc_z[0] => height_rsc_z[0].IN1
height_rsc_z[1] => height_rsc_z[1].IN1
height_rsc_z[2] => height_rsc_z[2].IN1
height_rsc_z[3] => height_rsc_z[3].IN1
height_rsc_z[4] => height_rsc_z[4].IN1
height_rsc_z[5] => height_rsc_z[5].IN1
height_rsc_z[6] => height_rsc_z[6].IN1
height_rsc_z[7] => height_rsc_z[7].IN1
height_rsc_z[8] => height_rsc_z[8].IN1
height_rsc_z[9] => height_rsc_z[9].IN1
reset_rsc_z => reset_rsc_z.IN1
filled_rsc_z <= mgc_out_stdreg:filled_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:x_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:y_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:width_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:height_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_in_wire:reset_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst17|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst17|rd_core:rd_core_inst
clk => main_stage_0_2.CLK
clk => aif_1_slc_svs.CLK
clk => and_1_itm_1.CLK
clk => mux_4_itm_1[0].CLK
clk => mux_4_itm_1[1].CLK
clk => mux_4_itm_1[2].CLK
clk => mux_4_itm_1[3].CLK
clk => mux_4_itm_1[4].CLK
clk => mux_4_itm_1[5].CLK
clk => mux_4_itm_1[6].CLK
clk => mux_4_itm_1[7].CLK
clk => mux_4_itm_1[8].CLK
clk => mux_4_itm_1[9].CLK
clk => mux_3_itm_1[0].CLK
clk => mux_3_itm_1[1].CLK
clk => mux_3_itm_1[2].CLK
clk => mux_3_itm_1[3].CLK
clk => mux_3_itm_1[4].CLK
clk => mux_3_itm_1[5].CLK
clk => mux_3_itm_1[6].CLK
clk => mux_3_itm_1[7].CLK
clk => mux_3_itm_1[8].CLK
clk => mux_3_itm_1[9].CLK
clk => mux_2_itm_1[0].CLK
clk => mux_2_itm_1[1].CLK
clk => mux_2_itm_1[2].CLK
clk => mux_2_itm_1[3].CLK
clk => mux_2_itm_1[4].CLK
clk => mux_2_itm_1[5].CLK
clk => mux_2_itm_1[6].CLK
clk => mux_2_itm_1[7].CLK
clk => mux_2_itm_1[8].CLK
clk => mux_2_itm_1[9].CLK
clk => counter_sva_dfm_3[0].CLK
clk => counter_sva_dfm_3[1].CLK
clk => counter_sva_dfm_3[2].CLK
clk => counter_sva_dfm_3[3].CLK
clk => counter_sva_dfm_3[4].CLK
clk => counter_sva_dfm_3[5].CLK
clk => counter_sva_dfm_3[6].CLK
clk => counter_sva_dfm_3[7].CLK
clk => counter_sva_dfm_3[8].CLK
clk => counter_sva_dfm_3[9].CLK
clk => counter_sva_dfm_3[10].CLK
clk => counter_sva_dfm_3[11].CLK
clk => counter_sva_dfm_3[12].CLK
clk => counter_sva_dfm_3[13].CLK
clk => counter_sva_dfm_3[14].CLK
clk => counter_sva_dfm_3[15].CLK
clk => counter_sva_dfm_3[16].CLK
clk => counter_sva_dfm_3[17].CLK
clk => counter_sva_dfm_3[18].CLK
clk => counter_sva_dfm_3[19].CLK
clk => counter_sva_dfm_3[20].CLK
clk => counter_sva_dfm_3[21].CLK
clk => counter_sva_dfm_3[22].CLK
clk => counter_sva_dfm_3[23].CLK
clk => counter_sva_dfm_3[24].CLK
clk => counter_sva_dfm_3[25].CLK
clk => counter_sva_dfm_3[26].CLK
clk => counter_sva_dfm_3[27].CLK
clk => counter_sva_dfm_3[28].CLK
clk => counter_sva_dfm_3[29].CLK
clk => counter_sva_dfm_3[30].CLK
clk => counter_sva_dfm_3[31].CLK
clk => filled_rsc_mgc_out_stdreg_d~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => main_stage_0_2.ENA
en => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => filled_rsc_mgc_out_stdreg_d~reg0.ENA
en => counter_sva_dfm_3[31].ENA
en => counter_sva_dfm_3[30].ENA
en => counter_sva_dfm_3[29].ENA
en => counter_sva_dfm_3[28].ENA
en => counter_sva_dfm_3[27].ENA
en => counter_sva_dfm_3[26].ENA
en => counter_sva_dfm_3[25].ENA
en => counter_sva_dfm_3[24].ENA
en => counter_sva_dfm_3[23].ENA
en => counter_sva_dfm_3[22].ENA
en => counter_sva_dfm_3[21].ENA
en => counter_sva_dfm_3[20].ENA
en => counter_sva_dfm_3[19].ENA
en => counter_sva_dfm_3[18].ENA
en => counter_sva_dfm_3[17].ENA
en => counter_sva_dfm_3[16].ENA
en => counter_sva_dfm_3[15].ENA
en => counter_sva_dfm_3[14].ENA
en => counter_sva_dfm_3[13].ENA
en => counter_sva_dfm_3[12].ENA
en => counter_sva_dfm_3[11].ENA
en => counter_sva_dfm_3[10].ENA
en => counter_sva_dfm_3[9].ENA
en => counter_sva_dfm_3[8].ENA
en => counter_sva_dfm_3[7].ENA
en => counter_sva_dfm_3[6].ENA
en => counter_sva_dfm_3[5].ENA
en => counter_sva_dfm_3[4].ENA
en => counter_sva_dfm_3[3].ENA
en => counter_sva_dfm_3[2].ENA
en => counter_sva_dfm_3[1].ENA
en => counter_sva_dfm_3[0].ENA
en => mux_2_itm_1[9].ENA
en => mux_2_itm_1[8].ENA
en => mux_2_itm_1[7].ENA
en => mux_2_itm_1[6].ENA
en => mux_2_itm_1[5].ENA
en => mux_2_itm_1[4].ENA
en => mux_2_itm_1[3].ENA
en => mux_2_itm_1[2].ENA
en => mux_2_itm_1[1].ENA
en => mux_2_itm_1[0].ENA
en => mux_3_itm_1[9].ENA
en => mux_3_itm_1[8].ENA
en => mux_3_itm_1[7].ENA
en => mux_3_itm_1[6].ENA
en => mux_3_itm_1[5].ENA
en => mux_3_itm_1[4].ENA
en => mux_3_itm_1[3].ENA
en => mux_3_itm_1[2].ENA
en => mux_3_itm_1[1].ENA
en => mux_3_itm_1[0].ENA
en => mux_4_itm_1[9].ENA
en => mux_4_itm_1[8].ENA
en => mux_4_itm_1[7].ENA
en => mux_4_itm_1[6].ENA
en => mux_4_itm_1[5].ENA
en => mux_4_itm_1[4].ENA
en => mux_4_itm_1[3].ENA
en => mux_4_itm_1[2].ENA
en => mux_4_itm_1[1].ENA
en => mux_4_itm_1[0].ENA
en => and_1_itm_1.ENA
en => aif_1_slc_svs.ENA
arst_n => main_stage_0_2.ACLR
arst_n => aif_1_slc_svs.ACLR
arst_n => and_1_itm_1.ACLR
arst_n => mux_4_itm_1[0].ACLR
arst_n => mux_4_itm_1[1].ACLR
arst_n => mux_4_itm_1[2].ACLR
arst_n => mux_4_itm_1[3].ACLR
arst_n => mux_4_itm_1[4].ACLR
arst_n => mux_4_itm_1[5].ACLR
arst_n => mux_4_itm_1[6].ACLR
arst_n => mux_4_itm_1[7].ACLR
arst_n => mux_4_itm_1[8].ACLR
arst_n => mux_4_itm_1[9].ACLR
arst_n => mux_3_itm_1[0].ACLR
arst_n => mux_3_itm_1[1].ACLR
arst_n => mux_3_itm_1[2].ACLR
arst_n => mux_3_itm_1[3].ACLR
arst_n => mux_3_itm_1[4].ACLR
arst_n => mux_3_itm_1[5].ACLR
arst_n => mux_3_itm_1[6].ACLR
arst_n => mux_3_itm_1[7].ACLR
arst_n => mux_3_itm_1[8].ACLR
arst_n => mux_3_itm_1[9].ACLR
arst_n => mux_2_itm_1[0].ACLR
arst_n => mux_2_itm_1[1].ACLR
arst_n => mux_2_itm_1[2].ACLR
arst_n => mux_2_itm_1[3].ACLR
arst_n => mux_2_itm_1[4].ACLR
arst_n => mux_2_itm_1[5].ACLR
arst_n => mux_2_itm_1[6].ACLR
arst_n => mux_2_itm_1[7].ACLR
arst_n => mux_2_itm_1[8].ACLR
arst_n => mux_2_itm_1[9].ACLR
arst_n => counter_sva_dfm_3[0].ACLR
arst_n => counter_sva_dfm_3[1].ACLR
arst_n => counter_sva_dfm_3[2].ACLR
arst_n => counter_sva_dfm_3[3].ACLR
arst_n => counter_sva_dfm_3[4].ACLR
arst_n => counter_sva_dfm_3[5].ACLR
arst_n => counter_sva_dfm_3[6].ACLR
arst_n => counter_sva_dfm_3[7].ACLR
arst_n => counter_sva_dfm_3[8].ACLR
arst_n => counter_sva_dfm_3[9].ACLR
arst_n => counter_sva_dfm_3[10].ACLR
arst_n => counter_sva_dfm_3[11].ACLR
arst_n => counter_sva_dfm_3[12].ACLR
arst_n => counter_sva_dfm_3[13].ACLR
arst_n => counter_sva_dfm_3[14].ACLR
arst_n => counter_sva_dfm_3[15].ACLR
arst_n => counter_sva_dfm_3[16].ACLR
arst_n => counter_sva_dfm_3[17].ACLR
arst_n => counter_sva_dfm_3[18].ACLR
arst_n => counter_sva_dfm_3[19].ACLR
arst_n => counter_sva_dfm_3[20].ACLR
arst_n => counter_sva_dfm_3[21].ACLR
arst_n => counter_sva_dfm_3[22].ACLR
arst_n => counter_sva_dfm_3[23].ACLR
arst_n => counter_sva_dfm_3[24].ACLR
arst_n => counter_sva_dfm_3[25].ACLR
arst_n => counter_sva_dfm_3[26].ACLR
arst_n => counter_sva_dfm_3[27].ACLR
arst_n => counter_sva_dfm_3[28].ACLR
arst_n => counter_sva_dfm_3[29].ACLR
arst_n => counter_sva_dfm_3[30].ACLR
arst_n => counter_sva_dfm_3[31].ACLR
arst_n => filled_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => Add9.IN22
vga_xy_rsc_mgc_in_wire_d[0] => Add11.IN10
vga_xy_rsc_mgc_in_wire_d[1] => Add9.IN21
vga_xy_rsc_mgc_in_wire_d[1] => Add11.IN9
vga_xy_rsc_mgc_in_wire_d[2] => Add9.IN20
vga_xy_rsc_mgc_in_wire_d[2] => Add11.IN8
vga_xy_rsc_mgc_in_wire_d[3] => Add9.IN19
vga_xy_rsc_mgc_in_wire_d[3] => Add11.IN7
vga_xy_rsc_mgc_in_wire_d[4] => Add9.IN18
vga_xy_rsc_mgc_in_wire_d[4] => Add11.IN6
vga_xy_rsc_mgc_in_wire_d[5] => Add9.IN17
vga_xy_rsc_mgc_in_wire_d[5] => Add11.IN5
vga_xy_rsc_mgc_in_wire_d[6] => Add9.IN16
vga_xy_rsc_mgc_in_wire_d[6] => Add11.IN4
vga_xy_rsc_mgc_in_wire_d[7] => Add9.IN15
vga_xy_rsc_mgc_in_wire_d[7] => Add11.IN3
vga_xy_rsc_mgc_in_wire_d[8] => Add9.IN14
vga_xy_rsc_mgc_in_wire_d[8] => Add11.IN2
vga_xy_rsc_mgc_in_wire_d[9] => Add9.IN13
vga_xy_rsc_mgc_in_wire_d[9] => Add11.IN1
vga_xy_rsc_mgc_in_wire_d[10] => Add5.IN22
vga_xy_rsc_mgc_in_wire_d[10] => Add7.IN10
vga_xy_rsc_mgc_in_wire_d[11] => Add5.IN21
vga_xy_rsc_mgc_in_wire_d[11] => Add7.IN9
vga_xy_rsc_mgc_in_wire_d[12] => Add5.IN20
vga_xy_rsc_mgc_in_wire_d[12] => Add7.IN8
vga_xy_rsc_mgc_in_wire_d[13] => Add5.IN19
vga_xy_rsc_mgc_in_wire_d[13] => Add7.IN7
vga_xy_rsc_mgc_in_wire_d[14] => Add5.IN18
vga_xy_rsc_mgc_in_wire_d[14] => Add7.IN6
vga_xy_rsc_mgc_in_wire_d[15] => Add5.IN17
vga_xy_rsc_mgc_in_wire_d[15] => Add7.IN5
vga_xy_rsc_mgc_in_wire_d[16] => Add5.IN16
vga_xy_rsc_mgc_in_wire_d[16] => Add7.IN4
vga_xy_rsc_mgc_in_wire_d[17] => Add5.IN15
vga_xy_rsc_mgc_in_wire_d[17] => Add7.IN3
vga_xy_rsc_mgc_in_wire_d[18] => Add5.IN14
vga_xy_rsc_mgc_in_wire_d[18] => Add7.IN2
vga_xy_rsc_mgc_in_wire_d[19] => Add5.IN13
vga_xy_rsc_mgc_in_wire_d[19] => Add7.IN1
video_in_rsc_mgc_in_wire_d[0] => result.DATAB
video_in_rsc_mgc_in_wire_d[0] => Add0.IN10
video_in_rsc_mgc_in_wire_d[1] => result.DATAB
video_in_rsc_mgc_in_wire_d[1] => Add0.IN9
video_in_rsc_mgc_in_wire_d[2] => result.DATAB
video_in_rsc_mgc_in_wire_d[2] => Add0.IN8
video_in_rsc_mgc_in_wire_d[3] => result.DATAB
video_in_rsc_mgc_in_wire_d[3] => Add0.IN7
video_in_rsc_mgc_in_wire_d[4] => result.DATAB
video_in_rsc_mgc_in_wire_d[4] => Add0.IN6
video_in_rsc_mgc_in_wire_d[5] => result.DATAB
video_in_rsc_mgc_in_wire_d[5] => Add0.IN5
video_in_rsc_mgc_in_wire_d[6] => result.DATAB
video_in_rsc_mgc_in_wire_d[6] => Add0.IN4
video_in_rsc_mgc_in_wire_d[7] => result.DATAB
video_in_rsc_mgc_in_wire_d[7] => Add0.IN3
video_in_rsc_mgc_in_wire_d[8] => result.DATAB
video_in_rsc_mgc_in_wire_d[8] => Add0.IN2
video_in_rsc_mgc_in_wire_d[9] => result.DATAB
video_in_rsc_mgc_in_wire_d[9] => Add0.IN1
video_in_rsc_mgc_in_wire_d[10] => result.DATAB
video_in_rsc_mgc_in_wire_d[10] => Add0.IN20
video_in_rsc_mgc_in_wire_d[11] => result.DATAB
video_in_rsc_mgc_in_wire_d[11] => Add0.IN19
video_in_rsc_mgc_in_wire_d[12] => result.DATAB
video_in_rsc_mgc_in_wire_d[12] => Add0.IN18
video_in_rsc_mgc_in_wire_d[13] => result.DATAB
video_in_rsc_mgc_in_wire_d[13] => Add0.IN17
video_in_rsc_mgc_in_wire_d[14] => result.DATAB
video_in_rsc_mgc_in_wire_d[14] => Add0.IN16
video_in_rsc_mgc_in_wire_d[15] => result.DATAB
video_in_rsc_mgc_in_wire_d[15] => Add0.IN15
video_in_rsc_mgc_in_wire_d[16] => result.DATAB
video_in_rsc_mgc_in_wire_d[16] => Add0.IN14
video_in_rsc_mgc_in_wire_d[17] => result.DATAB
video_in_rsc_mgc_in_wire_d[17] => Add0.IN13
video_in_rsc_mgc_in_wire_d[18] => result.DATAB
video_in_rsc_mgc_in_wire_d[18] => Add0.IN12
video_in_rsc_mgc_in_wire_d[19] => result.DATAB
video_in_rsc_mgc_in_wire_d[19] => Add0.IN11
video_in_rsc_mgc_in_wire_d[20] => result.DATAB
video_in_rsc_mgc_in_wire_d[20] => Add1.IN22
video_in_rsc_mgc_in_wire_d[21] => result.DATAB
video_in_rsc_mgc_in_wire_d[21] => Add1.IN21
video_in_rsc_mgc_in_wire_d[22] => result.DATAB
video_in_rsc_mgc_in_wire_d[22] => Add1.IN20
video_in_rsc_mgc_in_wire_d[23] => result.DATAB
video_in_rsc_mgc_in_wire_d[23] => Add1.IN19
video_in_rsc_mgc_in_wire_d[24] => result.DATAB
video_in_rsc_mgc_in_wire_d[24] => Add1.IN18
video_in_rsc_mgc_in_wire_d[25] => result.DATAB
video_in_rsc_mgc_in_wire_d[25] => Add1.IN17
video_in_rsc_mgc_in_wire_d[26] => result.DATAB
video_in_rsc_mgc_in_wire_d[26] => Add1.IN16
video_in_rsc_mgc_in_wire_d[27] => result.DATAB
video_in_rsc_mgc_in_wire_d[27] => Add1.IN15
video_in_rsc_mgc_in_wire_d[28] => result.DATAB
video_in_rsc_mgc_in_wire_d[28] => Add1.IN14
video_in_rsc_mgc_in_wire_d[29] => result.DATAB
video_in_rsc_mgc_in_wire_d[29] => Add1.IN13
video_out_rsc_mgc_out_stdreg_d[0] <= video_out_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= video_out_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= video_out_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= video_out_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= video_out_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= video_out_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= video_out_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= video_out_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= video_out_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= video_out_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= video_out_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= video_out_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= video_out_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= video_out_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= video_out_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= video_out_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= video_out_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= video_out_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= video_out_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= video_out_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= video_out_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= video_out_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= video_out_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= video_out_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= video_out_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= video_out_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= video_out_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= video_out_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= video_out_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= video_out_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord_rsc_mgc_in_wire_d[0] => Add11.IN20
x_coord_rsc_mgc_in_wire_d[0] => Add8.IN10
x_coord_rsc_mgc_in_wire_d[1] => Add11.IN19
x_coord_rsc_mgc_in_wire_d[1] => Add8.IN9
x_coord_rsc_mgc_in_wire_d[2] => Add11.IN18
x_coord_rsc_mgc_in_wire_d[2] => Add8.IN8
x_coord_rsc_mgc_in_wire_d[3] => Add11.IN17
x_coord_rsc_mgc_in_wire_d[3] => Add8.IN7
x_coord_rsc_mgc_in_wire_d[4] => Add11.IN16
x_coord_rsc_mgc_in_wire_d[4] => Add8.IN6
x_coord_rsc_mgc_in_wire_d[5] => Add11.IN15
x_coord_rsc_mgc_in_wire_d[5] => Add8.IN5
x_coord_rsc_mgc_in_wire_d[6] => Add11.IN14
x_coord_rsc_mgc_in_wire_d[6] => Add8.IN4
x_coord_rsc_mgc_in_wire_d[7] => Add11.IN13
x_coord_rsc_mgc_in_wire_d[7] => Add8.IN3
x_coord_rsc_mgc_in_wire_d[8] => Add11.IN12
x_coord_rsc_mgc_in_wire_d[8] => Add8.IN2
x_coord_rsc_mgc_in_wire_d[9] => Add11.IN11
x_coord_rsc_mgc_in_wire_d[9] => Add8.IN1
y_coord_rsc_mgc_in_wire_d[0] => Add7.IN20
y_coord_rsc_mgc_in_wire_d[0] => Add4.IN10
y_coord_rsc_mgc_in_wire_d[1] => Add7.IN19
y_coord_rsc_mgc_in_wire_d[1] => Add4.IN9
y_coord_rsc_mgc_in_wire_d[2] => Add7.IN18
y_coord_rsc_mgc_in_wire_d[2] => Add4.IN8
y_coord_rsc_mgc_in_wire_d[3] => Add7.IN17
y_coord_rsc_mgc_in_wire_d[3] => Add4.IN7
y_coord_rsc_mgc_in_wire_d[4] => Add7.IN16
y_coord_rsc_mgc_in_wire_d[4] => Add4.IN6
y_coord_rsc_mgc_in_wire_d[5] => Add7.IN15
y_coord_rsc_mgc_in_wire_d[5] => Add4.IN5
y_coord_rsc_mgc_in_wire_d[6] => Add7.IN14
y_coord_rsc_mgc_in_wire_d[6] => Add4.IN4
y_coord_rsc_mgc_in_wire_d[7] => Add7.IN13
y_coord_rsc_mgc_in_wire_d[7] => Add4.IN3
y_coord_rsc_mgc_in_wire_d[8] => Add7.IN12
y_coord_rsc_mgc_in_wire_d[8] => Add4.IN2
y_coord_rsc_mgc_in_wire_d[9] => Add7.IN11
y_coord_rsc_mgc_in_wire_d[9] => Add4.IN1
width_rsc_mgc_in_wire_d[0] => Add8.IN20
width_rsc_mgc_in_wire_d[1] => Add8.IN19
width_rsc_mgc_in_wire_d[2] => Add8.IN18
width_rsc_mgc_in_wire_d[3] => Add8.IN17
width_rsc_mgc_in_wire_d[4] => Add8.IN16
width_rsc_mgc_in_wire_d[5] => Add8.IN15
width_rsc_mgc_in_wire_d[6] => Add8.IN14
width_rsc_mgc_in_wire_d[7] => Add8.IN13
width_rsc_mgc_in_wire_d[8] => Add8.IN12
width_rsc_mgc_in_wire_d[9] => Add8.IN11
height_rsc_mgc_in_wire_d[0] => Add4.IN20
height_rsc_mgc_in_wire_d[1] => Add4.IN19
height_rsc_mgc_in_wire_d[2] => Add4.IN18
height_rsc_mgc_in_wire_d[3] => Add4.IN17
height_rsc_mgc_in_wire_d[4] => Add4.IN16
height_rsc_mgc_in_wire_d[5] => Add4.IN15
height_rsc_mgc_in_wire_d[6] => Add4.IN14
height_rsc_mgc_in_wire_d[7] => Add4.IN13
height_rsc_mgc_in_wire_d[8] => Add4.IN12
height_rsc_mgc_in_wire_d[9] => Add4.IN11
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
filled_rsc_mgc_out_stdreg_d <= filled_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst6
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
x_coord_rsc_z[0] => x_coord_rsc_z[0].IN1
x_coord_rsc_z[1] => x_coord_rsc_z[1].IN1
x_coord_rsc_z[2] => x_coord_rsc_z[2].IN1
x_coord_rsc_z[3] => x_coord_rsc_z[3].IN1
x_coord_rsc_z[4] => x_coord_rsc_z[4].IN1
x_coord_rsc_z[5] => x_coord_rsc_z[5].IN1
x_coord_rsc_z[6] => x_coord_rsc_z[6].IN1
x_coord_rsc_z[7] => x_coord_rsc_z[7].IN1
x_coord_rsc_z[8] => x_coord_rsc_z[8].IN1
x_coord_rsc_z[9] => x_coord_rsc_z[9].IN1
y_coord_rsc_z[0] => y_coord_rsc_z[0].IN1
y_coord_rsc_z[1] => y_coord_rsc_z[1].IN1
y_coord_rsc_z[2] => y_coord_rsc_z[2].IN1
y_coord_rsc_z[3] => y_coord_rsc_z[3].IN1
y_coord_rsc_z[4] => y_coord_rsc_z[4].IN1
y_coord_rsc_z[5] => y_coord_rsc_z[5].IN1
y_coord_rsc_z[6] => y_coord_rsc_z[6].IN1
y_coord_rsc_z[7] => y_coord_rsc_z[7].IN1
y_coord_rsc_z[8] => y_coord_rsc_z[8].IN1
y_coord_rsc_z[9] => y_coord_rsc_z[9].IN1
width_rsc_z[0] => width_rsc_z[0].IN1
width_rsc_z[1] => width_rsc_z[1].IN1
width_rsc_z[2] => width_rsc_z[2].IN1
width_rsc_z[3] => width_rsc_z[3].IN1
width_rsc_z[4] => width_rsc_z[4].IN1
width_rsc_z[5] => width_rsc_z[5].IN1
width_rsc_z[6] => width_rsc_z[6].IN1
width_rsc_z[7] => width_rsc_z[7].IN1
width_rsc_z[8] => width_rsc_z[8].IN1
width_rsc_z[9] => width_rsc_z[9].IN1
height_rsc_z[0] => height_rsc_z[0].IN1
height_rsc_z[1] => height_rsc_z[1].IN1
height_rsc_z[2] => height_rsc_z[2].IN1
height_rsc_z[3] => height_rsc_z[3].IN1
height_rsc_z[4] => height_rsc_z[4].IN1
height_rsc_z[5] => height_rsc_z[5].IN1
height_rsc_z[6] => height_rsc_z[6].IN1
height_rsc_z[7] => height_rsc_z[7].IN1
height_rsc_z[8] => height_rsc_z[8].IN1
height_rsc_z[9] => height_rsc_z[9].IN1
reset_rsc_z => reset_rsc_z.IN1
filled_rsc_z <= mgc_out_stdreg:filled_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:x_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:y_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:width_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:height_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_in_wire:reset_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst6|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst6|rd_core:rd_core_inst
clk => main_stage_0_2.CLK
clk => aif_1_slc_svs.CLK
clk => and_1_itm_1.CLK
clk => mux_4_itm_1[0].CLK
clk => mux_4_itm_1[1].CLK
clk => mux_4_itm_1[2].CLK
clk => mux_4_itm_1[3].CLK
clk => mux_4_itm_1[4].CLK
clk => mux_4_itm_1[5].CLK
clk => mux_4_itm_1[6].CLK
clk => mux_4_itm_1[7].CLK
clk => mux_4_itm_1[8].CLK
clk => mux_4_itm_1[9].CLK
clk => mux_3_itm_1[0].CLK
clk => mux_3_itm_1[1].CLK
clk => mux_3_itm_1[2].CLK
clk => mux_3_itm_1[3].CLK
clk => mux_3_itm_1[4].CLK
clk => mux_3_itm_1[5].CLK
clk => mux_3_itm_1[6].CLK
clk => mux_3_itm_1[7].CLK
clk => mux_3_itm_1[8].CLK
clk => mux_3_itm_1[9].CLK
clk => mux_2_itm_1[0].CLK
clk => mux_2_itm_1[1].CLK
clk => mux_2_itm_1[2].CLK
clk => mux_2_itm_1[3].CLK
clk => mux_2_itm_1[4].CLK
clk => mux_2_itm_1[5].CLK
clk => mux_2_itm_1[6].CLK
clk => mux_2_itm_1[7].CLK
clk => mux_2_itm_1[8].CLK
clk => mux_2_itm_1[9].CLK
clk => counter_sva_dfm_3[0].CLK
clk => counter_sva_dfm_3[1].CLK
clk => counter_sva_dfm_3[2].CLK
clk => counter_sva_dfm_3[3].CLK
clk => counter_sva_dfm_3[4].CLK
clk => counter_sva_dfm_3[5].CLK
clk => counter_sva_dfm_3[6].CLK
clk => counter_sva_dfm_3[7].CLK
clk => counter_sva_dfm_3[8].CLK
clk => counter_sva_dfm_3[9].CLK
clk => counter_sva_dfm_3[10].CLK
clk => counter_sva_dfm_3[11].CLK
clk => counter_sva_dfm_3[12].CLK
clk => counter_sva_dfm_3[13].CLK
clk => counter_sva_dfm_3[14].CLK
clk => counter_sva_dfm_3[15].CLK
clk => counter_sva_dfm_3[16].CLK
clk => counter_sva_dfm_3[17].CLK
clk => counter_sva_dfm_3[18].CLK
clk => counter_sva_dfm_3[19].CLK
clk => counter_sva_dfm_3[20].CLK
clk => counter_sva_dfm_3[21].CLK
clk => counter_sva_dfm_3[22].CLK
clk => counter_sva_dfm_3[23].CLK
clk => counter_sva_dfm_3[24].CLK
clk => counter_sva_dfm_3[25].CLK
clk => counter_sva_dfm_3[26].CLK
clk => counter_sva_dfm_3[27].CLK
clk => counter_sva_dfm_3[28].CLK
clk => counter_sva_dfm_3[29].CLK
clk => counter_sva_dfm_3[30].CLK
clk => counter_sva_dfm_3[31].CLK
clk => filled_rsc_mgc_out_stdreg_d~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => main_stage_0_2.ENA
en => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => filled_rsc_mgc_out_stdreg_d~reg0.ENA
en => counter_sva_dfm_3[31].ENA
en => counter_sva_dfm_3[30].ENA
en => counter_sva_dfm_3[29].ENA
en => counter_sva_dfm_3[28].ENA
en => counter_sva_dfm_3[27].ENA
en => counter_sva_dfm_3[26].ENA
en => counter_sva_dfm_3[25].ENA
en => counter_sva_dfm_3[24].ENA
en => counter_sva_dfm_3[23].ENA
en => counter_sva_dfm_3[22].ENA
en => counter_sva_dfm_3[21].ENA
en => counter_sva_dfm_3[20].ENA
en => counter_sva_dfm_3[19].ENA
en => counter_sva_dfm_3[18].ENA
en => counter_sva_dfm_3[17].ENA
en => counter_sva_dfm_3[16].ENA
en => counter_sva_dfm_3[15].ENA
en => counter_sva_dfm_3[14].ENA
en => counter_sva_dfm_3[13].ENA
en => counter_sva_dfm_3[12].ENA
en => counter_sva_dfm_3[11].ENA
en => counter_sva_dfm_3[10].ENA
en => counter_sva_dfm_3[9].ENA
en => counter_sva_dfm_3[8].ENA
en => counter_sva_dfm_3[7].ENA
en => counter_sva_dfm_3[6].ENA
en => counter_sva_dfm_3[5].ENA
en => counter_sva_dfm_3[4].ENA
en => counter_sva_dfm_3[3].ENA
en => counter_sva_dfm_3[2].ENA
en => counter_sva_dfm_3[1].ENA
en => counter_sva_dfm_3[0].ENA
en => mux_2_itm_1[9].ENA
en => mux_2_itm_1[8].ENA
en => mux_2_itm_1[7].ENA
en => mux_2_itm_1[6].ENA
en => mux_2_itm_1[5].ENA
en => mux_2_itm_1[4].ENA
en => mux_2_itm_1[3].ENA
en => mux_2_itm_1[2].ENA
en => mux_2_itm_1[1].ENA
en => mux_2_itm_1[0].ENA
en => mux_3_itm_1[9].ENA
en => mux_3_itm_1[8].ENA
en => mux_3_itm_1[7].ENA
en => mux_3_itm_1[6].ENA
en => mux_3_itm_1[5].ENA
en => mux_3_itm_1[4].ENA
en => mux_3_itm_1[3].ENA
en => mux_3_itm_1[2].ENA
en => mux_3_itm_1[1].ENA
en => mux_3_itm_1[0].ENA
en => mux_4_itm_1[9].ENA
en => mux_4_itm_1[8].ENA
en => mux_4_itm_1[7].ENA
en => mux_4_itm_1[6].ENA
en => mux_4_itm_1[5].ENA
en => mux_4_itm_1[4].ENA
en => mux_4_itm_1[3].ENA
en => mux_4_itm_1[2].ENA
en => mux_4_itm_1[1].ENA
en => mux_4_itm_1[0].ENA
en => and_1_itm_1.ENA
en => aif_1_slc_svs.ENA
arst_n => main_stage_0_2.ACLR
arst_n => aif_1_slc_svs.ACLR
arst_n => and_1_itm_1.ACLR
arst_n => mux_4_itm_1[0].ACLR
arst_n => mux_4_itm_1[1].ACLR
arst_n => mux_4_itm_1[2].ACLR
arst_n => mux_4_itm_1[3].ACLR
arst_n => mux_4_itm_1[4].ACLR
arst_n => mux_4_itm_1[5].ACLR
arst_n => mux_4_itm_1[6].ACLR
arst_n => mux_4_itm_1[7].ACLR
arst_n => mux_4_itm_1[8].ACLR
arst_n => mux_4_itm_1[9].ACLR
arst_n => mux_3_itm_1[0].ACLR
arst_n => mux_3_itm_1[1].ACLR
arst_n => mux_3_itm_1[2].ACLR
arst_n => mux_3_itm_1[3].ACLR
arst_n => mux_3_itm_1[4].ACLR
arst_n => mux_3_itm_1[5].ACLR
arst_n => mux_3_itm_1[6].ACLR
arst_n => mux_3_itm_1[7].ACLR
arst_n => mux_3_itm_1[8].ACLR
arst_n => mux_3_itm_1[9].ACLR
arst_n => mux_2_itm_1[0].ACLR
arst_n => mux_2_itm_1[1].ACLR
arst_n => mux_2_itm_1[2].ACLR
arst_n => mux_2_itm_1[3].ACLR
arst_n => mux_2_itm_1[4].ACLR
arst_n => mux_2_itm_1[5].ACLR
arst_n => mux_2_itm_1[6].ACLR
arst_n => mux_2_itm_1[7].ACLR
arst_n => mux_2_itm_1[8].ACLR
arst_n => mux_2_itm_1[9].ACLR
arst_n => counter_sva_dfm_3[0].ACLR
arst_n => counter_sva_dfm_3[1].ACLR
arst_n => counter_sva_dfm_3[2].ACLR
arst_n => counter_sva_dfm_3[3].ACLR
arst_n => counter_sva_dfm_3[4].ACLR
arst_n => counter_sva_dfm_3[5].ACLR
arst_n => counter_sva_dfm_3[6].ACLR
arst_n => counter_sva_dfm_3[7].ACLR
arst_n => counter_sva_dfm_3[8].ACLR
arst_n => counter_sva_dfm_3[9].ACLR
arst_n => counter_sva_dfm_3[10].ACLR
arst_n => counter_sva_dfm_3[11].ACLR
arst_n => counter_sva_dfm_3[12].ACLR
arst_n => counter_sva_dfm_3[13].ACLR
arst_n => counter_sva_dfm_3[14].ACLR
arst_n => counter_sva_dfm_3[15].ACLR
arst_n => counter_sva_dfm_3[16].ACLR
arst_n => counter_sva_dfm_3[17].ACLR
arst_n => counter_sva_dfm_3[18].ACLR
arst_n => counter_sva_dfm_3[19].ACLR
arst_n => counter_sva_dfm_3[20].ACLR
arst_n => counter_sva_dfm_3[21].ACLR
arst_n => counter_sva_dfm_3[22].ACLR
arst_n => counter_sva_dfm_3[23].ACLR
arst_n => counter_sva_dfm_3[24].ACLR
arst_n => counter_sva_dfm_3[25].ACLR
arst_n => counter_sva_dfm_3[26].ACLR
arst_n => counter_sva_dfm_3[27].ACLR
arst_n => counter_sva_dfm_3[28].ACLR
arst_n => counter_sva_dfm_3[29].ACLR
arst_n => counter_sva_dfm_3[30].ACLR
arst_n => counter_sva_dfm_3[31].ACLR
arst_n => filled_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => Add9.IN22
vga_xy_rsc_mgc_in_wire_d[0] => Add11.IN10
vga_xy_rsc_mgc_in_wire_d[1] => Add9.IN21
vga_xy_rsc_mgc_in_wire_d[1] => Add11.IN9
vga_xy_rsc_mgc_in_wire_d[2] => Add9.IN20
vga_xy_rsc_mgc_in_wire_d[2] => Add11.IN8
vga_xy_rsc_mgc_in_wire_d[3] => Add9.IN19
vga_xy_rsc_mgc_in_wire_d[3] => Add11.IN7
vga_xy_rsc_mgc_in_wire_d[4] => Add9.IN18
vga_xy_rsc_mgc_in_wire_d[4] => Add11.IN6
vga_xy_rsc_mgc_in_wire_d[5] => Add9.IN17
vga_xy_rsc_mgc_in_wire_d[5] => Add11.IN5
vga_xy_rsc_mgc_in_wire_d[6] => Add9.IN16
vga_xy_rsc_mgc_in_wire_d[6] => Add11.IN4
vga_xy_rsc_mgc_in_wire_d[7] => Add9.IN15
vga_xy_rsc_mgc_in_wire_d[7] => Add11.IN3
vga_xy_rsc_mgc_in_wire_d[8] => Add9.IN14
vga_xy_rsc_mgc_in_wire_d[8] => Add11.IN2
vga_xy_rsc_mgc_in_wire_d[9] => Add9.IN13
vga_xy_rsc_mgc_in_wire_d[9] => Add11.IN1
vga_xy_rsc_mgc_in_wire_d[10] => Add5.IN22
vga_xy_rsc_mgc_in_wire_d[10] => Add7.IN10
vga_xy_rsc_mgc_in_wire_d[11] => Add5.IN21
vga_xy_rsc_mgc_in_wire_d[11] => Add7.IN9
vga_xy_rsc_mgc_in_wire_d[12] => Add5.IN20
vga_xy_rsc_mgc_in_wire_d[12] => Add7.IN8
vga_xy_rsc_mgc_in_wire_d[13] => Add5.IN19
vga_xy_rsc_mgc_in_wire_d[13] => Add7.IN7
vga_xy_rsc_mgc_in_wire_d[14] => Add5.IN18
vga_xy_rsc_mgc_in_wire_d[14] => Add7.IN6
vga_xy_rsc_mgc_in_wire_d[15] => Add5.IN17
vga_xy_rsc_mgc_in_wire_d[15] => Add7.IN5
vga_xy_rsc_mgc_in_wire_d[16] => Add5.IN16
vga_xy_rsc_mgc_in_wire_d[16] => Add7.IN4
vga_xy_rsc_mgc_in_wire_d[17] => Add5.IN15
vga_xy_rsc_mgc_in_wire_d[17] => Add7.IN3
vga_xy_rsc_mgc_in_wire_d[18] => Add5.IN14
vga_xy_rsc_mgc_in_wire_d[18] => Add7.IN2
vga_xy_rsc_mgc_in_wire_d[19] => Add5.IN13
vga_xy_rsc_mgc_in_wire_d[19] => Add7.IN1
video_in_rsc_mgc_in_wire_d[0] => result.DATAB
video_in_rsc_mgc_in_wire_d[0] => Add0.IN10
video_in_rsc_mgc_in_wire_d[1] => result.DATAB
video_in_rsc_mgc_in_wire_d[1] => Add0.IN9
video_in_rsc_mgc_in_wire_d[2] => result.DATAB
video_in_rsc_mgc_in_wire_d[2] => Add0.IN8
video_in_rsc_mgc_in_wire_d[3] => result.DATAB
video_in_rsc_mgc_in_wire_d[3] => Add0.IN7
video_in_rsc_mgc_in_wire_d[4] => result.DATAB
video_in_rsc_mgc_in_wire_d[4] => Add0.IN6
video_in_rsc_mgc_in_wire_d[5] => result.DATAB
video_in_rsc_mgc_in_wire_d[5] => Add0.IN5
video_in_rsc_mgc_in_wire_d[6] => result.DATAB
video_in_rsc_mgc_in_wire_d[6] => Add0.IN4
video_in_rsc_mgc_in_wire_d[7] => result.DATAB
video_in_rsc_mgc_in_wire_d[7] => Add0.IN3
video_in_rsc_mgc_in_wire_d[8] => result.DATAB
video_in_rsc_mgc_in_wire_d[8] => Add0.IN2
video_in_rsc_mgc_in_wire_d[9] => result.DATAB
video_in_rsc_mgc_in_wire_d[9] => Add0.IN1
video_in_rsc_mgc_in_wire_d[10] => result.DATAB
video_in_rsc_mgc_in_wire_d[10] => Add0.IN20
video_in_rsc_mgc_in_wire_d[11] => result.DATAB
video_in_rsc_mgc_in_wire_d[11] => Add0.IN19
video_in_rsc_mgc_in_wire_d[12] => result.DATAB
video_in_rsc_mgc_in_wire_d[12] => Add0.IN18
video_in_rsc_mgc_in_wire_d[13] => result.DATAB
video_in_rsc_mgc_in_wire_d[13] => Add0.IN17
video_in_rsc_mgc_in_wire_d[14] => result.DATAB
video_in_rsc_mgc_in_wire_d[14] => Add0.IN16
video_in_rsc_mgc_in_wire_d[15] => result.DATAB
video_in_rsc_mgc_in_wire_d[15] => Add0.IN15
video_in_rsc_mgc_in_wire_d[16] => result.DATAB
video_in_rsc_mgc_in_wire_d[16] => Add0.IN14
video_in_rsc_mgc_in_wire_d[17] => result.DATAB
video_in_rsc_mgc_in_wire_d[17] => Add0.IN13
video_in_rsc_mgc_in_wire_d[18] => result.DATAB
video_in_rsc_mgc_in_wire_d[18] => Add0.IN12
video_in_rsc_mgc_in_wire_d[19] => result.DATAB
video_in_rsc_mgc_in_wire_d[19] => Add0.IN11
video_in_rsc_mgc_in_wire_d[20] => result.DATAB
video_in_rsc_mgc_in_wire_d[20] => Add1.IN22
video_in_rsc_mgc_in_wire_d[21] => result.DATAB
video_in_rsc_mgc_in_wire_d[21] => Add1.IN21
video_in_rsc_mgc_in_wire_d[22] => result.DATAB
video_in_rsc_mgc_in_wire_d[22] => Add1.IN20
video_in_rsc_mgc_in_wire_d[23] => result.DATAB
video_in_rsc_mgc_in_wire_d[23] => Add1.IN19
video_in_rsc_mgc_in_wire_d[24] => result.DATAB
video_in_rsc_mgc_in_wire_d[24] => Add1.IN18
video_in_rsc_mgc_in_wire_d[25] => result.DATAB
video_in_rsc_mgc_in_wire_d[25] => Add1.IN17
video_in_rsc_mgc_in_wire_d[26] => result.DATAB
video_in_rsc_mgc_in_wire_d[26] => Add1.IN16
video_in_rsc_mgc_in_wire_d[27] => result.DATAB
video_in_rsc_mgc_in_wire_d[27] => Add1.IN15
video_in_rsc_mgc_in_wire_d[28] => result.DATAB
video_in_rsc_mgc_in_wire_d[28] => Add1.IN14
video_in_rsc_mgc_in_wire_d[29] => result.DATAB
video_in_rsc_mgc_in_wire_d[29] => Add1.IN13
video_out_rsc_mgc_out_stdreg_d[0] <= video_out_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= video_out_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= video_out_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= video_out_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= video_out_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= video_out_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= video_out_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= video_out_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= video_out_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= video_out_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= video_out_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= video_out_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= video_out_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= video_out_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= video_out_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= video_out_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= video_out_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= video_out_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= video_out_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= video_out_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= video_out_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= video_out_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= video_out_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= video_out_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= video_out_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= video_out_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= video_out_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= video_out_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= video_out_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= video_out_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord_rsc_mgc_in_wire_d[0] => Add11.IN20
x_coord_rsc_mgc_in_wire_d[0] => Add8.IN10
x_coord_rsc_mgc_in_wire_d[1] => Add11.IN19
x_coord_rsc_mgc_in_wire_d[1] => Add8.IN9
x_coord_rsc_mgc_in_wire_d[2] => Add11.IN18
x_coord_rsc_mgc_in_wire_d[2] => Add8.IN8
x_coord_rsc_mgc_in_wire_d[3] => Add11.IN17
x_coord_rsc_mgc_in_wire_d[3] => Add8.IN7
x_coord_rsc_mgc_in_wire_d[4] => Add11.IN16
x_coord_rsc_mgc_in_wire_d[4] => Add8.IN6
x_coord_rsc_mgc_in_wire_d[5] => Add11.IN15
x_coord_rsc_mgc_in_wire_d[5] => Add8.IN5
x_coord_rsc_mgc_in_wire_d[6] => Add11.IN14
x_coord_rsc_mgc_in_wire_d[6] => Add8.IN4
x_coord_rsc_mgc_in_wire_d[7] => Add11.IN13
x_coord_rsc_mgc_in_wire_d[7] => Add8.IN3
x_coord_rsc_mgc_in_wire_d[8] => Add11.IN12
x_coord_rsc_mgc_in_wire_d[8] => Add8.IN2
x_coord_rsc_mgc_in_wire_d[9] => Add11.IN11
x_coord_rsc_mgc_in_wire_d[9] => Add8.IN1
y_coord_rsc_mgc_in_wire_d[0] => Add7.IN20
y_coord_rsc_mgc_in_wire_d[0] => Add4.IN10
y_coord_rsc_mgc_in_wire_d[1] => Add7.IN19
y_coord_rsc_mgc_in_wire_d[1] => Add4.IN9
y_coord_rsc_mgc_in_wire_d[2] => Add7.IN18
y_coord_rsc_mgc_in_wire_d[2] => Add4.IN8
y_coord_rsc_mgc_in_wire_d[3] => Add7.IN17
y_coord_rsc_mgc_in_wire_d[3] => Add4.IN7
y_coord_rsc_mgc_in_wire_d[4] => Add7.IN16
y_coord_rsc_mgc_in_wire_d[4] => Add4.IN6
y_coord_rsc_mgc_in_wire_d[5] => Add7.IN15
y_coord_rsc_mgc_in_wire_d[5] => Add4.IN5
y_coord_rsc_mgc_in_wire_d[6] => Add7.IN14
y_coord_rsc_mgc_in_wire_d[6] => Add4.IN4
y_coord_rsc_mgc_in_wire_d[7] => Add7.IN13
y_coord_rsc_mgc_in_wire_d[7] => Add4.IN3
y_coord_rsc_mgc_in_wire_d[8] => Add7.IN12
y_coord_rsc_mgc_in_wire_d[8] => Add4.IN2
y_coord_rsc_mgc_in_wire_d[9] => Add7.IN11
y_coord_rsc_mgc_in_wire_d[9] => Add4.IN1
width_rsc_mgc_in_wire_d[0] => Add8.IN20
width_rsc_mgc_in_wire_d[1] => Add8.IN19
width_rsc_mgc_in_wire_d[2] => Add8.IN18
width_rsc_mgc_in_wire_d[3] => Add8.IN17
width_rsc_mgc_in_wire_d[4] => Add8.IN16
width_rsc_mgc_in_wire_d[5] => Add8.IN15
width_rsc_mgc_in_wire_d[6] => Add8.IN14
width_rsc_mgc_in_wire_d[7] => Add8.IN13
width_rsc_mgc_in_wire_d[8] => Add8.IN12
width_rsc_mgc_in_wire_d[9] => Add8.IN11
height_rsc_mgc_in_wire_d[0] => Add4.IN20
height_rsc_mgc_in_wire_d[1] => Add4.IN19
height_rsc_mgc_in_wire_d[2] => Add4.IN18
height_rsc_mgc_in_wire_d[3] => Add4.IN17
height_rsc_mgc_in_wire_d[4] => Add4.IN16
height_rsc_mgc_in_wire_d[5] => Add4.IN15
height_rsc_mgc_in_wire_d[6] => Add4.IN14
height_rsc_mgc_in_wire_d[7] => Add4.IN13
height_rsc_mgc_in_wire_d[8] => Add4.IN12
height_rsc_mgc_in_wire_d[9] => Add4.IN11
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
filled_rsc_mgc_out_stdreg_d <= filled_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst5
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
x_coord_rsc_z[0] => x_coord_rsc_z[0].IN1
x_coord_rsc_z[1] => x_coord_rsc_z[1].IN1
x_coord_rsc_z[2] => x_coord_rsc_z[2].IN1
x_coord_rsc_z[3] => x_coord_rsc_z[3].IN1
x_coord_rsc_z[4] => x_coord_rsc_z[4].IN1
x_coord_rsc_z[5] => x_coord_rsc_z[5].IN1
x_coord_rsc_z[6] => x_coord_rsc_z[6].IN1
x_coord_rsc_z[7] => x_coord_rsc_z[7].IN1
x_coord_rsc_z[8] => x_coord_rsc_z[8].IN1
x_coord_rsc_z[9] => x_coord_rsc_z[9].IN1
y_coord_rsc_z[0] => y_coord_rsc_z[0].IN1
y_coord_rsc_z[1] => y_coord_rsc_z[1].IN1
y_coord_rsc_z[2] => y_coord_rsc_z[2].IN1
y_coord_rsc_z[3] => y_coord_rsc_z[3].IN1
y_coord_rsc_z[4] => y_coord_rsc_z[4].IN1
y_coord_rsc_z[5] => y_coord_rsc_z[5].IN1
y_coord_rsc_z[6] => y_coord_rsc_z[6].IN1
y_coord_rsc_z[7] => y_coord_rsc_z[7].IN1
y_coord_rsc_z[8] => y_coord_rsc_z[8].IN1
y_coord_rsc_z[9] => y_coord_rsc_z[9].IN1
width_rsc_z[0] => width_rsc_z[0].IN1
width_rsc_z[1] => width_rsc_z[1].IN1
width_rsc_z[2] => width_rsc_z[2].IN1
width_rsc_z[3] => width_rsc_z[3].IN1
width_rsc_z[4] => width_rsc_z[4].IN1
width_rsc_z[5] => width_rsc_z[5].IN1
width_rsc_z[6] => width_rsc_z[6].IN1
width_rsc_z[7] => width_rsc_z[7].IN1
width_rsc_z[8] => width_rsc_z[8].IN1
width_rsc_z[9] => width_rsc_z[9].IN1
height_rsc_z[0] => height_rsc_z[0].IN1
height_rsc_z[1] => height_rsc_z[1].IN1
height_rsc_z[2] => height_rsc_z[2].IN1
height_rsc_z[3] => height_rsc_z[3].IN1
height_rsc_z[4] => height_rsc_z[4].IN1
height_rsc_z[5] => height_rsc_z[5].IN1
height_rsc_z[6] => height_rsc_z[6].IN1
height_rsc_z[7] => height_rsc_z[7].IN1
height_rsc_z[8] => height_rsc_z[8].IN1
height_rsc_z[9] => height_rsc_z[9].IN1
reset_rsc_z => reset_rsc_z.IN1
filled_rsc_z <= mgc_out_stdreg:filled_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:x_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:y_coord_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:width_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:height_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_in_wire:reset_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN


|TOP_DE0_CAMERA_MOUSE|rd:inst5|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|rd:inst5|rd_core:rd_core_inst
clk => main_stage_0_2.CLK
clk => aif_1_slc_svs.CLK
clk => and_1_itm_1.CLK
clk => mux_4_itm_1[0].CLK
clk => mux_4_itm_1[1].CLK
clk => mux_4_itm_1[2].CLK
clk => mux_4_itm_1[3].CLK
clk => mux_4_itm_1[4].CLK
clk => mux_4_itm_1[5].CLK
clk => mux_4_itm_1[6].CLK
clk => mux_4_itm_1[7].CLK
clk => mux_4_itm_1[8].CLK
clk => mux_4_itm_1[9].CLK
clk => mux_3_itm_1[0].CLK
clk => mux_3_itm_1[1].CLK
clk => mux_3_itm_1[2].CLK
clk => mux_3_itm_1[3].CLK
clk => mux_3_itm_1[4].CLK
clk => mux_3_itm_1[5].CLK
clk => mux_3_itm_1[6].CLK
clk => mux_3_itm_1[7].CLK
clk => mux_3_itm_1[8].CLK
clk => mux_3_itm_1[9].CLK
clk => mux_2_itm_1[0].CLK
clk => mux_2_itm_1[1].CLK
clk => mux_2_itm_1[2].CLK
clk => mux_2_itm_1[3].CLK
clk => mux_2_itm_1[4].CLK
clk => mux_2_itm_1[5].CLK
clk => mux_2_itm_1[6].CLK
clk => mux_2_itm_1[7].CLK
clk => mux_2_itm_1[8].CLK
clk => mux_2_itm_1[9].CLK
clk => counter_sva_dfm_3[0].CLK
clk => counter_sva_dfm_3[1].CLK
clk => counter_sva_dfm_3[2].CLK
clk => counter_sva_dfm_3[3].CLK
clk => counter_sva_dfm_3[4].CLK
clk => counter_sva_dfm_3[5].CLK
clk => counter_sva_dfm_3[6].CLK
clk => counter_sva_dfm_3[7].CLK
clk => counter_sva_dfm_3[8].CLK
clk => counter_sva_dfm_3[9].CLK
clk => counter_sva_dfm_3[10].CLK
clk => counter_sva_dfm_3[11].CLK
clk => counter_sva_dfm_3[12].CLK
clk => counter_sva_dfm_3[13].CLK
clk => counter_sva_dfm_3[14].CLK
clk => counter_sva_dfm_3[15].CLK
clk => counter_sva_dfm_3[16].CLK
clk => counter_sva_dfm_3[17].CLK
clk => counter_sva_dfm_3[18].CLK
clk => counter_sva_dfm_3[19].CLK
clk => counter_sva_dfm_3[20].CLK
clk => counter_sva_dfm_3[21].CLK
clk => counter_sva_dfm_3[22].CLK
clk => counter_sva_dfm_3[23].CLK
clk => counter_sva_dfm_3[24].CLK
clk => counter_sva_dfm_3[25].CLK
clk => counter_sva_dfm_3[26].CLK
clk => counter_sva_dfm_3[27].CLK
clk => counter_sva_dfm_3[28].CLK
clk => counter_sva_dfm_3[29].CLK
clk => counter_sva_dfm_3[30].CLK
clk => counter_sva_dfm_3[31].CLK
clk => filled_rsc_mgc_out_stdreg_d~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[0]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[1]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[2]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[3]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[4]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[5]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[6]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[7]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[8]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[9]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[10]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[11]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[12]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[13]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[14]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[15]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[16]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[17]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[18]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[19]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[20]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[21]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[22]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[23]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[24]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[25]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[26]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[27]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[28]~reg0.CLK
clk => video_out_rsc_mgc_out_stdreg_d[29]~reg0.CLK
en => main_stage_0_2.ENA
en => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ENA
en => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ENA
en => filled_rsc_mgc_out_stdreg_d~reg0.ENA
en => counter_sva_dfm_3[31].ENA
en => counter_sva_dfm_3[30].ENA
en => counter_sva_dfm_3[29].ENA
en => counter_sva_dfm_3[28].ENA
en => counter_sva_dfm_3[27].ENA
en => counter_sva_dfm_3[26].ENA
en => counter_sva_dfm_3[25].ENA
en => counter_sva_dfm_3[24].ENA
en => counter_sva_dfm_3[23].ENA
en => counter_sva_dfm_3[22].ENA
en => counter_sva_dfm_3[21].ENA
en => counter_sva_dfm_3[20].ENA
en => counter_sva_dfm_3[19].ENA
en => counter_sva_dfm_3[18].ENA
en => counter_sva_dfm_3[17].ENA
en => counter_sva_dfm_3[16].ENA
en => counter_sva_dfm_3[15].ENA
en => counter_sva_dfm_3[14].ENA
en => counter_sva_dfm_3[13].ENA
en => counter_sva_dfm_3[12].ENA
en => counter_sva_dfm_3[11].ENA
en => counter_sva_dfm_3[10].ENA
en => counter_sva_dfm_3[9].ENA
en => counter_sva_dfm_3[8].ENA
en => counter_sva_dfm_3[7].ENA
en => counter_sva_dfm_3[6].ENA
en => counter_sva_dfm_3[5].ENA
en => counter_sva_dfm_3[4].ENA
en => counter_sva_dfm_3[3].ENA
en => counter_sva_dfm_3[2].ENA
en => counter_sva_dfm_3[1].ENA
en => counter_sva_dfm_3[0].ENA
en => mux_2_itm_1[9].ENA
en => mux_2_itm_1[8].ENA
en => mux_2_itm_1[7].ENA
en => mux_2_itm_1[6].ENA
en => mux_2_itm_1[5].ENA
en => mux_2_itm_1[4].ENA
en => mux_2_itm_1[3].ENA
en => mux_2_itm_1[2].ENA
en => mux_2_itm_1[1].ENA
en => mux_2_itm_1[0].ENA
en => mux_3_itm_1[9].ENA
en => mux_3_itm_1[8].ENA
en => mux_3_itm_1[7].ENA
en => mux_3_itm_1[6].ENA
en => mux_3_itm_1[5].ENA
en => mux_3_itm_1[4].ENA
en => mux_3_itm_1[3].ENA
en => mux_3_itm_1[2].ENA
en => mux_3_itm_1[1].ENA
en => mux_3_itm_1[0].ENA
en => mux_4_itm_1[9].ENA
en => mux_4_itm_1[8].ENA
en => mux_4_itm_1[7].ENA
en => mux_4_itm_1[6].ENA
en => mux_4_itm_1[5].ENA
en => mux_4_itm_1[4].ENA
en => mux_4_itm_1[3].ENA
en => mux_4_itm_1[2].ENA
en => mux_4_itm_1[1].ENA
en => mux_4_itm_1[0].ENA
en => and_1_itm_1.ENA
en => aif_1_slc_svs.ENA
arst_n => main_stage_0_2.ACLR
arst_n => aif_1_slc_svs.ACLR
arst_n => and_1_itm_1.ACLR
arst_n => mux_4_itm_1[0].ACLR
arst_n => mux_4_itm_1[1].ACLR
arst_n => mux_4_itm_1[2].ACLR
arst_n => mux_4_itm_1[3].ACLR
arst_n => mux_4_itm_1[4].ACLR
arst_n => mux_4_itm_1[5].ACLR
arst_n => mux_4_itm_1[6].ACLR
arst_n => mux_4_itm_1[7].ACLR
arst_n => mux_4_itm_1[8].ACLR
arst_n => mux_4_itm_1[9].ACLR
arst_n => mux_3_itm_1[0].ACLR
arst_n => mux_3_itm_1[1].ACLR
arst_n => mux_3_itm_1[2].ACLR
arst_n => mux_3_itm_1[3].ACLR
arst_n => mux_3_itm_1[4].ACLR
arst_n => mux_3_itm_1[5].ACLR
arst_n => mux_3_itm_1[6].ACLR
arst_n => mux_3_itm_1[7].ACLR
arst_n => mux_3_itm_1[8].ACLR
arst_n => mux_3_itm_1[9].ACLR
arst_n => mux_2_itm_1[0].ACLR
arst_n => mux_2_itm_1[1].ACLR
arst_n => mux_2_itm_1[2].ACLR
arst_n => mux_2_itm_1[3].ACLR
arst_n => mux_2_itm_1[4].ACLR
arst_n => mux_2_itm_1[5].ACLR
arst_n => mux_2_itm_1[6].ACLR
arst_n => mux_2_itm_1[7].ACLR
arst_n => mux_2_itm_1[8].ACLR
arst_n => mux_2_itm_1[9].ACLR
arst_n => counter_sva_dfm_3[0].ACLR
arst_n => counter_sva_dfm_3[1].ACLR
arst_n => counter_sva_dfm_3[2].ACLR
arst_n => counter_sva_dfm_3[3].ACLR
arst_n => counter_sva_dfm_3[4].ACLR
arst_n => counter_sva_dfm_3[5].ACLR
arst_n => counter_sva_dfm_3[6].ACLR
arst_n => counter_sva_dfm_3[7].ACLR
arst_n => counter_sva_dfm_3[8].ACLR
arst_n => counter_sva_dfm_3[9].ACLR
arst_n => counter_sva_dfm_3[10].ACLR
arst_n => counter_sva_dfm_3[11].ACLR
arst_n => counter_sva_dfm_3[12].ACLR
arst_n => counter_sva_dfm_3[13].ACLR
arst_n => counter_sva_dfm_3[14].ACLR
arst_n => counter_sva_dfm_3[15].ACLR
arst_n => counter_sva_dfm_3[16].ACLR
arst_n => counter_sva_dfm_3[17].ACLR
arst_n => counter_sva_dfm_3[18].ACLR
arst_n => counter_sva_dfm_3[19].ACLR
arst_n => counter_sva_dfm_3[20].ACLR
arst_n => counter_sva_dfm_3[21].ACLR
arst_n => counter_sva_dfm_3[22].ACLR
arst_n => counter_sva_dfm_3[23].ACLR
arst_n => counter_sva_dfm_3[24].ACLR
arst_n => counter_sva_dfm_3[25].ACLR
arst_n => counter_sva_dfm_3[26].ACLR
arst_n => counter_sva_dfm_3[27].ACLR
arst_n => counter_sva_dfm_3[28].ACLR
arst_n => counter_sva_dfm_3[29].ACLR
arst_n => counter_sva_dfm_3[30].ACLR
arst_n => counter_sva_dfm_3[31].ACLR
arst_n => filled_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[0]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[1]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[2]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[3]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[4]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[5]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[6]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[7]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[8]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[9]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[10]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[11]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[12]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[13]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[14]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[15]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[16]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[17]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[18]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[19]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[20]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[21]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[22]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[23]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[24]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[25]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[26]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[27]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[28]~reg0.ACLR
arst_n => video_out_rsc_mgc_out_stdreg_d[29]~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => Add9.IN22
vga_xy_rsc_mgc_in_wire_d[0] => Add11.IN10
vga_xy_rsc_mgc_in_wire_d[1] => Add9.IN21
vga_xy_rsc_mgc_in_wire_d[1] => Add11.IN9
vga_xy_rsc_mgc_in_wire_d[2] => Add9.IN20
vga_xy_rsc_mgc_in_wire_d[2] => Add11.IN8
vga_xy_rsc_mgc_in_wire_d[3] => Add9.IN19
vga_xy_rsc_mgc_in_wire_d[3] => Add11.IN7
vga_xy_rsc_mgc_in_wire_d[4] => Add9.IN18
vga_xy_rsc_mgc_in_wire_d[4] => Add11.IN6
vga_xy_rsc_mgc_in_wire_d[5] => Add9.IN17
vga_xy_rsc_mgc_in_wire_d[5] => Add11.IN5
vga_xy_rsc_mgc_in_wire_d[6] => Add9.IN16
vga_xy_rsc_mgc_in_wire_d[6] => Add11.IN4
vga_xy_rsc_mgc_in_wire_d[7] => Add9.IN15
vga_xy_rsc_mgc_in_wire_d[7] => Add11.IN3
vga_xy_rsc_mgc_in_wire_d[8] => Add9.IN14
vga_xy_rsc_mgc_in_wire_d[8] => Add11.IN2
vga_xy_rsc_mgc_in_wire_d[9] => Add9.IN13
vga_xy_rsc_mgc_in_wire_d[9] => Add11.IN1
vga_xy_rsc_mgc_in_wire_d[10] => Add5.IN22
vga_xy_rsc_mgc_in_wire_d[10] => Add7.IN10
vga_xy_rsc_mgc_in_wire_d[11] => Add5.IN21
vga_xy_rsc_mgc_in_wire_d[11] => Add7.IN9
vga_xy_rsc_mgc_in_wire_d[12] => Add5.IN20
vga_xy_rsc_mgc_in_wire_d[12] => Add7.IN8
vga_xy_rsc_mgc_in_wire_d[13] => Add5.IN19
vga_xy_rsc_mgc_in_wire_d[13] => Add7.IN7
vga_xy_rsc_mgc_in_wire_d[14] => Add5.IN18
vga_xy_rsc_mgc_in_wire_d[14] => Add7.IN6
vga_xy_rsc_mgc_in_wire_d[15] => Add5.IN17
vga_xy_rsc_mgc_in_wire_d[15] => Add7.IN5
vga_xy_rsc_mgc_in_wire_d[16] => Add5.IN16
vga_xy_rsc_mgc_in_wire_d[16] => Add7.IN4
vga_xy_rsc_mgc_in_wire_d[17] => Add5.IN15
vga_xy_rsc_mgc_in_wire_d[17] => Add7.IN3
vga_xy_rsc_mgc_in_wire_d[18] => Add5.IN14
vga_xy_rsc_mgc_in_wire_d[18] => Add7.IN2
vga_xy_rsc_mgc_in_wire_d[19] => Add5.IN13
vga_xy_rsc_mgc_in_wire_d[19] => Add7.IN1
video_in_rsc_mgc_in_wire_d[0] => result.DATAB
video_in_rsc_mgc_in_wire_d[0] => Add0.IN10
video_in_rsc_mgc_in_wire_d[1] => result.DATAB
video_in_rsc_mgc_in_wire_d[1] => Add0.IN9
video_in_rsc_mgc_in_wire_d[2] => result.DATAB
video_in_rsc_mgc_in_wire_d[2] => Add0.IN8
video_in_rsc_mgc_in_wire_d[3] => result.DATAB
video_in_rsc_mgc_in_wire_d[3] => Add0.IN7
video_in_rsc_mgc_in_wire_d[4] => result.DATAB
video_in_rsc_mgc_in_wire_d[4] => Add0.IN6
video_in_rsc_mgc_in_wire_d[5] => result.DATAB
video_in_rsc_mgc_in_wire_d[5] => Add0.IN5
video_in_rsc_mgc_in_wire_d[6] => result.DATAB
video_in_rsc_mgc_in_wire_d[6] => Add0.IN4
video_in_rsc_mgc_in_wire_d[7] => result.DATAB
video_in_rsc_mgc_in_wire_d[7] => Add0.IN3
video_in_rsc_mgc_in_wire_d[8] => result.DATAB
video_in_rsc_mgc_in_wire_d[8] => Add0.IN2
video_in_rsc_mgc_in_wire_d[9] => result.DATAB
video_in_rsc_mgc_in_wire_d[9] => Add0.IN1
video_in_rsc_mgc_in_wire_d[10] => result.DATAB
video_in_rsc_mgc_in_wire_d[10] => Add0.IN20
video_in_rsc_mgc_in_wire_d[11] => result.DATAB
video_in_rsc_mgc_in_wire_d[11] => Add0.IN19
video_in_rsc_mgc_in_wire_d[12] => result.DATAB
video_in_rsc_mgc_in_wire_d[12] => Add0.IN18
video_in_rsc_mgc_in_wire_d[13] => result.DATAB
video_in_rsc_mgc_in_wire_d[13] => Add0.IN17
video_in_rsc_mgc_in_wire_d[14] => result.DATAB
video_in_rsc_mgc_in_wire_d[14] => Add0.IN16
video_in_rsc_mgc_in_wire_d[15] => result.DATAB
video_in_rsc_mgc_in_wire_d[15] => Add0.IN15
video_in_rsc_mgc_in_wire_d[16] => result.DATAB
video_in_rsc_mgc_in_wire_d[16] => Add0.IN14
video_in_rsc_mgc_in_wire_d[17] => result.DATAB
video_in_rsc_mgc_in_wire_d[17] => Add0.IN13
video_in_rsc_mgc_in_wire_d[18] => result.DATAB
video_in_rsc_mgc_in_wire_d[18] => Add0.IN12
video_in_rsc_mgc_in_wire_d[19] => result.DATAB
video_in_rsc_mgc_in_wire_d[19] => Add0.IN11
video_in_rsc_mgc_in_wire_d[20] => result.DATAB
video_in_rsc_mgc_in_wire_d[20] => Add1.IN22
video_in_rsc_mgc_in_wire_d[21] => result.DATAB
video_in_rsc_mgc_in_wire_d[21] => Add1.IN21
video_in_rsc_mgc_in_wire_d[22] => result.DATAB
video_in_rsc_mgc_in_wire_d[22] => Add1.IN20
video_in_rsc_mgc_in_wire_d[23] => result.DATAB
video_in_rsc_mgc_in_wire_d[23] => Add1.IN19
video_in_rsc_mgc_in_wire_d[24] => result.DATAB
video_in_rsc_mgc_in_wire_d[24] => Add1.IN18
video_in_rsc_mgc_in_wire_d[25] => result.DATAB
video_in_rsc_mgc_in_wire_d[25] => Add1.IN17
video_in_rsc_mgc_in_wire_d[26] => result.DATAB
video_in_rsc_mgc_in_wire_d[26] => Add1.IN16
video_in_rsc_mgc_in_wire_d[27] => result.DATAB
video_in_rsc_mgc_in_wire_d[27] => Add1.IN15
video_in_rsc_mgc_in_wire_d[28] => result.DATAB
video_in_rsc_mgc_in_wire_d[28] => Add1.IN14
video_in_rsc_mgc_in_wire_d[29] => result.DATAB
video_in_rsc_mgc_in_wire_d[29] => Add1.IN13
video_out_rsc_mgc_out_stdreg_d[0] <= video_out_rsc_mgc_out_stdreg_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= video_out_rsc_mgc_out_stdreg_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= video_out_rsc_mgc_out_stdreg_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= video_out_rsc_mgc_out_stdreg_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= video_out_rsc_mgc_out_stdreg_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= video_out_rsc_mgc_out_stdreg_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= video_out_rsc_mgc_out_stdreg_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= video_out_rsc_mgc_out_stdreg_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= video_out_rsc_mgc_out_stdreg_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= video_out_rsc_mgc_out_stdreg_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= video_out_rsc_mgc_out_stdreg_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= video_out_rsc_mgc_out_stdreg_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= video_out_rsc_mgc_out_stdreg_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= video_out_rsc_mgc_out_stdreg_d[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= video_out_rsc_mgc_out_stdreg_d[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= video_out_rsc_mgc_out_stdreg_d[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= video_out_rsc_mgc_out_stdreg_d[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= video_out_rsc_mgc_out_stdreg_d[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= video_out_rsc_mgc_out_stdreg_d[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= video_out_rsc_mgc_out_stdreg_d[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= video_out_rsc_mgc_out_stdreg_d[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= video_out_rsc_mgc_out_stdreg_d[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= video_out_rsc_mgc_out_stdreg_d[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= video_out_rsc_mgc_out_stdreg_d[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= video_out_rsc_mgc_out_stdreg_d[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= video_out_rsc_mgc_out_stdreg_d[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= video_out_rsc_mgc_out_stdreg_d[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= video_out_rsc_mgc_out_stdreg_d[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= video_out_rsc_mgc_out_stdreg_d[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= video_out_rsc_mgc_out_stdreg_d[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord_rsc_mgc_in_wire_d[0] => Add11.IN20
x_coord_rsc_mgc_in_wire_d[0] => Add8.IN10
x_coord_rsc_mgc_in_wire_d[1] => Add11.IN19
x_coord_rsc_mgc_in_wire_d[1] => Add8.IN9
x_coord_rsc_mgc_in_wire_d[2] => Add11.IN18
x_coord_rsc_mgc_in_wire_d[2] => Add8.IN8
x_coord_rsc_mgc_in_wire_d[3] => Add11.IN17
x_coord_rsc_mgc_in_wire_d[3] => Add8.IN7
x_coord_rsc_mgc_in_wire_d[4] => Add11.IN16
x_coord_rsc_mgc_in_wire_d[4] => Add8.IN6
x_coord_rsc_mgc_in_wire_d[5] => Add11.IN15
x_coord_rsc_mgc_in_wire_d[5] => Add8.IN5
x_coord_rsc_mgc_in_wire_d[6] => Add11.IN14
x_coord_rsc_mgc_in_wire_d[6] => Add8.IN4
x_coord_rsc_mgc_in_wire_d[7] => Add11.IN13
x_coord_rsc_mgc_in_wire_d[7] => Add8.IN3
x_coord_rsc_mgc_in_wire_d[8] => Add11.IN12
x_coord_rsc_mgc_in_wire_d[8] => Add8.IN2
x_coord_rsc_mgc_in_wire_d[9] => Add11.IN11
x_coord_rsc_mgc_in_wire_d[9] => Add8.IN1
y_coord_rsc_mgc_in_wire_d[0] => Add7.IN20
y_coord_rsc_mgc_in_wire_d[0] => Add4.IN10
y_coord_rsc_mgc_in_wire_d[1] => Add7.IN19
y_coord_rsc_mgc_in_wire_d[1] => Add4.IN9
y_coord_rsc_mgc_in_wire_d[2] => Add7.IN18
y_coord_rsc_mgc_in_wire_d[2] => Add4.IN8
y_coord_rsc_mgc_in_wire_d[3] => Add7.IN17
y_coord_rsc_mgc_in_wire_d[3] => Add4.IN7
y_coord_rsc_mgc_in_wire_d[4] => Add7.IN16
y_coord_rsc_mgc_in_wire_d[4] => Add4.IN6
y_coord_rsc_mgc_in_wire_d[5] => Add7.IN15
y_coord_rsc_mgc_in_wire_d[5] => Add4.IN5
y_coord_rsc_mgc_in_wire_d[6] => Add7.IN14
y_coord_rsc_mgc_in_wire_d[6] => Add4.IN4
y_coord_rsc_mgc_in_wire_d[7] => Add7.IN13
y_coord_rsc_mgc_in_wire_d[7] => Add4.IN3
y_coord_rsc_mgc_in_wire_d[8] => Add7.IN12
y_coord_rsc_mgc_in_wire_d[8] => Add4.IN2
y_coord_rsc_mgc_in_wire_d[9] => Add7.IN11
y_coord_rsc_mgc_in_wire_d[9] => Add4.IN1
width_rsc_mgc_in_wire_d[0] => Add8.IN20
width_rsc_mgc_in_wire_d[1] => Add8.IN19
width_rsc_mgc_in_wire_d[2] => Add8.IN18
width_rsc_mgc_in_wire_d[3] => Add8.IN17
width_rsc_mgc_in_wire_d[4] => Add8.IN16
width_rsc_mgc_in_wire_d[5] => Add8.IN15
width_rsc_mgc_in_wire_d[6] => Add8.IN14
width_rsc_mgc_in_wire_d[7] => Add8.IN13
width_rsc_mgc_in_wire_d[8] => Add8.IN12
width_rsc_mgc_in_wire_d[9] => Add8.IN11
height_rsc_mgc_in_wire_d[0] => Add4.IN20
height_rsc_mgc_in_wire_d[1] => Add4.IN19
height_rsc_mgc_in_wire_d[2] => Add4.IN18
height_rsc_mgc_in_wire_d[3] => Add4.IN17
height_rsc_mgc_in_wire_d[4] => Add4.IN16
height_rsc_mgc_in_wire_d[5] => Add4.IN15
height_rsc_mgc_in_wire_d[6] => Add4.IN14
height_rsc_mgc_in_wire_d[7] => Add4.IN13
height_rsc_mgc_in_wire_d[8] => Add4.IN12
height_rsc_mgc_in_wire_d[9] => Add4.IN11
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
reset_rsc_mgc_in_wire_d => counter_sva_dfm_3.IN1
filled_rsc_mgc_out_stdreg_d <= filled_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335
vga_xy_rsc_z[0] => vga_xy_rsc_z[0].IN1
vga_xy_rsc_z[1] => vga_xy_rsc_z[1].IN1
vga_xy_rsc_z[2] => vga_xy_rsc_z[2].IN1
vga_xy_rsc_z[3] => vga_xy_rsc_z[3].IN1
vga_xy_rsc_z[4] => vga_xy_rsc_z[4].IN1
vga_xy_rsc_z[5] => vga_xy_rsc_z[5].IN1
vga_xy_rsc_z[6] => vga_xy_rsc_z[6].IN1
vga_xy_rsc_z[7] => vga_xy_rsc_z[7].IN1
vga_xy_rsc_z[8] => vga_xy_rsc_z[8].IN1
vga_xy_rsc_z[9] => vga_xy_rsc_z[9].IN1
vga_xy_rsc_z[10] => vga_xy_rsc_z[10].IN1
vga_xy_rsc_z[11] => vga_xy_rsc_z[11].IN1
vga_xy_rsc_z[12] => vga_xy_rsc_z[12].IN1
vga_xy_rsc_z[13] => vga_xy_rsc_z[13].IN1
vga_xy_rsc_z[14] => vga_xy_rsc_z[14].IN1
vga_xy_rsc_z[15] => vga_xy_rsc_z[15].IN1
vga_xy_rsc_z[16] => vga_xy_rsc_z[16].IN1
vga_xy_rsc_z[17] => vga_xy_rsc_z[17].IN1
vga_xy_rsc_z[18] => vga_xy_rsc_z[18].IN1
vga_xy_rsc_z[19] => vga_xy_rsc_z[19].IN1
video_in_rsc_z[0] => video_in_rsc_z[0].IN1
video_in_rsc_z[1] => video_in_rsc_z[1].IN1
video_in_rsc_z[2] => video_in_rsc_z[2].IN1
video_in_rsc_z[3] => video_in_rsc_z[3].IN1
video_in_rsc_z[4] => video_in_rsc_z[4].IN1
video_in_rsc_z[5] => video_in_rsc_z[5].IN1
video_in_rsc_z[6] => video_in_rsc_z[6].IN1
video_in_rsc_z[7] => video_in_rsc_z[7].IN1
video_in_rsc_z[8] => video_in_rsc_z[8].IN1
video_in_rsc_z[9] => video_in_rsc_z[9].IN1
video_in_rsc_z[10] => video_in_rsc_z[10].IN1
video_in_rsc_z[11] => video_in_rsc_z[11].IN1
video_in_rsc_z[12] => video_in_rsc_z[12].IN1
video_in_rsc_z[13] => video_in_rsc_z[13].IN1
video_in_rsc_z[14] => video_in_rsc_z[14].IN1
video_in_rsc_z[15] => video_in_rsc_z[15].IN1
video_in_rsc_z[16] => video_in_rsc_z[16].IN1
video_in_rsc_z[17] => video_in_rsc_z[17].IN1
video_in_rsc_z[18] => video_in_rsc_z[18].IN1
video_in_rsc_z[19] => video_in_rsc_z[19].IN1
video_in_rsc_z[20] => video_in_rsc_z[20].IN1
video_in_rsc_z[21] => video_in_rsc_z[21].IN1
video_in_rsc_z[22] => video_in_rsc_z[22].IN1
video_in_rsc_z[23] => video_in_rsc_z[23].IN1
video_in_rsc_z[24] => video_in_rsc_z[24].IN1
video_in_rsc_z[25] => video_in_rsc_z[25].IN1
video_in_rsc_z[26] => video_in_rsc_z[26].IN1
video_in_rsc_z[27] => video_in_rsc_z[27].IN1
video_in_rsc_z[28] => video_in_rsc_z[28].IN1
video_in_rsc_z[29] => video_in_rsc_z[29].IN1
video_out_rsc_z[0] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[1] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[2] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[3] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[4] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[5] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[6] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[7] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[8] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[9] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[10] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[11] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[12] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[13] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[14] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[15] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[16] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[17] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[18] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[19] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[20] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[21] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[22] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[23] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[24] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[25] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[26] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[27] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[28] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
video_out_rsc_z[29] <= mgc_out_stdreg:video_out_rsc_mgc_out_stdreg.z
redOut_rsc_z <= mgc_out_stdreg:redOut_rsc_mgc_out_stdreg.z
endRow_rsc_z <= mgc_out_stdreg:endRow_rsc_mgc_out_stdreg.z
endScreen_rsc_z <= mgc_out_stdreg:endScreen_rsc_mgc_out_stdreg.z
clk => clk.IN1
en => en.IN1
arst_n => arst_n.IN1


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|mgc_in_wire:vga_xy_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|mgc_in_wire:video_in_rsc_mgc_in_wire
d[0] <= z[0].DB_MAX_OUTPUT_PORT_TYPE
d[1] <= z[1].DB_MAX_OUTPUT_PORT_TYPE
d[2] <= z[2].DB_MAX_OUTPUT_PORT_TYPE
d[3] <= z[3].DB_MAX_OUTPUT_PORT_TYPE
d[4] <= z[4].DB_MAX_OUTPUT_PORT_TYPE
d[5] <= z[5].DB_MAX_OUTPUT_PORT_TYPE
d[6] <= z[6].DB_MAX_OUTPUT_PORT_TYPE
d[7] <= z[7].DB_MAX_OUTPUT_PORT_TYPE
d[8] <= z[8].DB_MAX_OUTPUT_PORT_TYPE
d[9] <= z[9].DB_MAX_OUTPUT_PORT_TYPE
d[10] <= z[10].DB_MAX_OUTPUT_PORT_TYPE
d[11] <= z[11].DB_MAX_OUTPUT_PORT_TYPE
d[12] <= z[12].DB_MAX_OUTPUT_PORT_TYPE
d[13] <= z[13].DB_MAX_OUTPUT_PORT_TYPE
d[14] <= z[14].DB_MAX_OUTPUT_PORT_TYPE
d[15] <= z[15].DB_MAX_OUTPUT_PORT_TYPE
d[16] <= z[16].DB_MAX_OUTPUT_PORT_TYPE
d[17] <= z[17].DB_MAX_OUTPUT_PORT_TYPE
d[18] <= z[18].DB_MAX_OUTPUT_PORT_TYPE
d[19] <= z[19].DB_MAX_OUTPUT_PORT_TYPE
d[20] <= z[20].DB_MAX_OUTPUT_PORT_TYPE
d[21] <= z[21].DB_MAX_OUTPUT_PORT_TYPE
d[22] <= z[22].DB_MAX_OUTPUT_PORT_TYPE
d[23] <= z[23].DB_MAX_OUTPUT_PORT_TYPE
d[24] <= z[24].DB_MAX_OUTPUT_PORT_TYPE
d[25] <= z[25].DB_MAX_OUTPUT_PORT_TYPE
d[26] <= z[26].DB_MAX_OUTPUT_PORT_TYPE
d[27] <= z[27].DB_MAX_OUTPUT_PORT_TYPE
d[28] <= z[28].DB_MAX_OUTPUT_PORT_TYPE
d[29] <= z[29].DB_MAX_OUTPUT_PORT_TYPE
z[0] => d[0].DATAIN
z[1] => d[1].DATAIN
z[2] => d[2].DATAIN
z[3] => d[3].DATAIN
z[4] => d[4].DATAIN
z[5] => d[5].DATAIN
z[6] => d[6].DATAIN
z[7] => d[7].DATAIN
z[8] => d[8].DATAIN
z[9] => d[9].DATAIN
z[10] => d[10].DATAIN
z[11] => d[11].DATAIN
z[12] => d[12].DATAIN
z[13] => d[13].DATAIN
z[14] => d[14].DATAIN
z[15] => d[15].DATAIN
z[16] => d[16].DATAIN
z[17] => d[17].DATAIN
z[18] => d[18].DATAIN
z[19] => d[19].DATAIN
z[20] => d[20].DATAIN
z[21] => d[21].DATAIN
z[22] => d[22].DATAIN
z[23] => d[23].DATAIN
z[24] => d[24].DATAIN
z[25] => d[25].DATAIN
z[26] => d[26].DATAIN
z[27] => d[27].DATAIN
z[28] => d[28].DATAIN
z[29] => d[29].DATAIN


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
d[1] => z[1].DATAIN
d[2] => z[2].DATAIN
d[3] => z[3].DATAIN
d[4] => z[4].DATAIN
d[5] => z[5].DATAIN
d[6] => z[6].DATAIN
d[7] => z[7].DATAIN
d[8] => z[8].DATAIN
d[9] => z[9].DATAIN
d[10] => z[10].DATAIN
d[11] => z[11].DATAIN
d[12] => z[12].DATAIN
d[13] => z[13].DATAIN
d[14] => z[14].DATAIN
d[15] => z[15].DATAIN
d[16] => z[16].DATAIN
d[17] => z[17].DATAIN
d[18] => z[18].DATAIN
d[19] => z[19].DATAIN
d[20] => z[20].DATAIN
d[21] => z[21].DATAIN
d[22] => z[22].DATAIN
d[23] => z[23].DATAIN
d[24] => z[24].DATAIN
d[25] => z[25].DATAIN
d[26] => z[26].DATAIN
d[27] => z[27].DATAIN
d[28] => z[28].DATAIN
d[29] => z[29].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
z[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
z[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
z[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
z[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
z[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
z[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
z[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
z[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
z[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
z[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
z[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
z[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
z[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
z[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
z[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
z[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
z[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
z[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
z[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
z[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
z[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
z[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
z[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
z[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
z[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
z[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
z[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
z[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
z[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|mgc_out_stdreg:redOut_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|mgc_out_stdreg:endRow_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|mgc_out_stdreg:endScreen_rsc_mgc_out_stdreg
d[0] => z[0].DATAIN
z[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|red_detect:inst335|red_detect_core:red_detect_core_inst
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].CLK
clk => reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].CLK
clk => redOut_rsc_mgc_out_stdreg_d~reg0.CLK
clk => endRow_rsc_mgc_out_stdreg_d~reg0.CLK
clk => endScreen_rsc_mgc_out_stdreg_d~reg0.CLK
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].ENA
en => endScreen_rsc_mgc_out_stdreg_d~reg0.ENA
en => endRow_rsc_mgc_out_stdreg_d~reg0.ENA
en => redOut_rsc_mgc_out_stdreg_d~reg0.ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].ENA
en => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].ENA
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].ACLR
arst_n => reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].ACLR
arst_n => redOut_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => endRow_rsc_mgc_out_stdreg_d~reg0.ACLR
arst_n => endScreen_rsc_mgc_out_stdreg_d~reg0.ACLR
vga_xy_rsc_mgc_in_wire_d[0] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[0] => Add3.IN20
vga_xy_rsc_mgc_in_wire_d[1] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[1] => Add3.IN19
vga_xy_rsc_mgc_in_wire_d[2] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[2] => Add3.IN18
vga_xy_rsc_mgc_in_wire_d[3] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[3] => Add3.IN17
vga_xy_rsc_mgc_in_wire_d[4] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[4] => Add3.IN16
vga_xy_rsc_mgc_in_wire_d[5] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[5] => Add3.IN15
vga_xy_rsc_mgc_in_wire_d[6] => endScreen_rsc_mgc_out_stdreg_d.IN0
vga_xy_rsc_mgc_in_wire_d[6] => Add3.IN14
vga_xy_rsc_mgc_in_wire_d[7] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[7] => Add3.IN13
vga_xy_rsc_mgc_in_wire_d[8] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[8] => Add3.IN12
vga_xy_rsc_mgc_in_wire_d[9] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[9] => Add3.IN11
vga_xy_rsc_mgc_in_wire_d[10] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[11] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[12] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[13] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[14] => endScreen_rsc_mgc_out_stdreg_d.IN0
vga_xy_rsc_mgc_in_wire_d[15] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[16] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[17] => endScreen_rsc_mgc_out_stdreg_d.IN0
vga_xy_rsc_mgc_in_wire_d[18] => endScreen_rsc_mgc_out_stdreg_d.IN1
vga_xy_rsc_mgc_in_wire_d[19] => endScreen_rsc_mgc_out_stdreg_d.IN1
video_in_rsc_mgc_in_wire_d[0] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[1] => Add1.IN18
video_in_rsc_mgc_in_wire_d[1] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[2] => Add1.IN17
video_in_rsc_mgc_in_wire_d[2] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[3] => Add1.IN16
video_in_rsc_mgc_in_wire_d[3] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[4] => Add1.IN15
video_in_rsc_mgc_in_wire_d[4] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[5] => Add1.IN14
video_in_rsc_mgc_in_wire_d[5] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[6] => Add1.IN13
video_in_rsc_mgc_in_wire_d[6] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[7] => Add1.IN12
video_in_rsc_mgc_in_wire_d[7] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[8] => Add1.IN11
video_in_rsc_mgc_in_wire_d[8] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[9] => Add1.IN10
video_in_rsc_mgc_in_wire_d[9] => reg_video_out_rsc_mgc_out_stdreg_d_tmp_2.IN1
video_in_rsc_mgc_in_wire_d[10] => result.DATAA
video_in_rsc_mgc_in_wire_d[11] => Add0.IN18
video_in_rsc_mgc_in_wire_d[11] => result.DATAA
video_in_rsc_mgc_in_wire_d[12] => Add0.IN17
video_in_rsc_mgc_in_wire_d[12] => result.DATAA
video_in_rsc_mgc_in_wire_d[13] => Add0.IN16
video_in_rsc_mgc_in_wire_d[13] => result.DATAA
video_in_rsc_mgc_in_wire_d[14] => Add0.IN15
video_in_rsc_mgc_in_wire_d[14] => result.DATAA
video_in_rsc_mgc_in_wire_d[15] => Add0.IN14
video_in_rsc_mgc_in_wire_d[15] => result.DATAA
video_in_rsc_mgc_in_wire_d[16] => Add0.IN13
video_in_rsc_mgc_in_wire_d[16] => result.DATAA
video_in_rsc_mgc_in_wire_d[17] => Add0.IN12
video_in_rsc_mgc_in_wire_d[17] => result.DATAA
video_in_rsc_mgc_in_wire_d[18] => Add0.IN11
video_in_rsc_mgc_in_wire_d[18] => result.DATAA
video_in_rsc_mgc_in_wire_d[19] => Add0.IN10
video_in_rsc_mgc_in_wire_d[19] => result.DATAA
video_in_rsc_mgc_in_wire_d[20] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[20] => Add2.IN20
video_in_rsc_mgc_in_wire_d[21] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[21] => Add2.IN19
video_in_rsc_mgc_in_wire_d[22] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[22] => Add2.IN18
video_in_rsc_mgc_in_wire_d[23] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[23] => Add2.IN17
video_in_rsc_mgc_in_wire_d[24] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[24] => Add2.IN16
video_in_rsc_mgc_in_wire_d[25] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[25] => Add2.IN15
video_in_rsc_mgc_in_wire_d[26] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[26] => Add2.IN14
video_in_rsc_mgc_in_wire_d[27] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[27] => Add2.IN13
video_in_rsc_mgc_in_wire_d[28] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[28] => Add2.IN12
video_in_rsc_mgc_in_wire_d[29] => reg_video_out_rsc_mgc_out_stdreg_d_tmp.IN1
video_in_rsc_mgc_in_wire_d[29] => Add2.IN11
video_out_rsc_mgc_out_stdreg_d[0] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[0].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[1] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[1].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[2] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[2].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[3] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[3].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[4] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[4].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[5] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[5].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[6] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[6].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[7] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[7].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[8] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[8].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[9] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_2[9].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[10] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[0].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[11] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[1].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[12] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[2].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[13] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[3].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[14] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[4].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[15] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[5].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[16] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[6].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[17] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[7].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[18] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[8].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[19] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp_1[9].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[20] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[21] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[22] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[23] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[24] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[25] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[26] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[27] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[28] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
video_out_rsc_mgc_out_stdreg_d[29] <= reg_video_out_rsc_mgc_out_stdreg_d_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
redOut_rsc_mgc_out_stdreg_d <= redOut_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE
endRow_rsc_mgc_out_stdreg_d <= endRow_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE
endScreen_rsc_mgc_out_stdreg_d <= endScreen_rsc_mgc_out_stdreg_d~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|sequence_detect:inst336
clk => sequence_out~reg0.CLK
clk => repeats[0].CLK
clk => repeats[1].CLK
clk => repeats[2].CLK
clk => repeats[3].CLK
clk => repeats[4].CLK
clk => repeats[5].CLK
clk => repeats[6].CLK
clk => repeats[7].CLK
clk => repeats[8].CLK
clk => state~4.DATAIN
rst => repeats[0].ACLR
rst => repeats[1].ACLR
rst => repeats[2].ACLR
rst => repeats[3].ACLR
rst => repeats[4].ACLR
rst => repeats[5].ACLR
rst => repeats[6].ACLR
rst => repeats[7].ACLR
rst => repeats[8].ACLR
rst => state~6.DATAIN
rst => sequence_out~reg0.ENA
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => always0.IN1
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => sequence_out.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => repeats.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => state.OUTPUTSELECT
stream_in => always0.IN1
stream_in => always0.IN1
sequence_out <= sequence_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|Tonetest:inst14
clock_in => clock_out~reg0.CLK
clock_in => ctr[0].CLK
clock_in => ctr[1].CLK
clock_in => ctr[2].CLK
clock_in => ctr[3].CLK
clock_in => ctr[4].CLK
clock_in => ctr[5].CLK
clock_in => ctr[6].CLK
clock_in => ctr[7].CLK
clock_in => ctr[8].CLK
clock_in => ctr[9].CLK
clock_in => ctr[10].CLK
clock_in => ctr[11].CLK
clock_in => ctr[12].CLK
clock_in => ctr[13].CLK
clock_in => ctr[14].CLK
clock_in => ctr[15].CLK
clock_in => ctr[16].CLK
clock_in => ctr[17].CLK
clock_in => ctr[18].CLK
clock_in => oldpitch[0].CLK
clock_in => oldpitch[1].CLK
clock_in => oldpitch[2].CLK
clock_in => oldpitch[3].CLK
clock_in => oldpitch[4].CLK
clock_in => oldpitch[5].CLK
clock_in => oldpitch[6].CLK
clock_in => oldpitch[7].CLK
clock_in => oldpitch[8].CLK
clock_in => oldpitch[9].CLK
clock_in => oldpitch[10].CLK
clock_in => oldpitch[11].CLK
clock_in => oldpitch[12].CLK
clock_in => oldpitch[13].CLK
clock_in => oldpitch[14].CLK
clock_in => oldpitch[15].CLK
clock_in => oldpitch[16].CLK
clock_in => oldpitch[17].CLK
clock_in => oldpitch[18].CLK
clock_in => delay[0].CLK
clock_in => delay[1].CLK
clock_in => delay[2].CLK
clock_in => delay[3].CLK
clock_in => delay[4].CLK
clock_in => delay[5].CLK
clock_in => delay[6].CLK
clock_in => delay[7].CLK
clock_in => delay[8].CLK
clock_in => delay[9].CLK
clock_in => delay[10].CLK
clock_in => delay[11].CLK
clock_in => delay[12].CLK
clock_in => delay[13].CLK
clock_in => delay[14].CLK
clock_in => delay[15].CLK
clock_in => delay[16].CLK
clock_in => delay[17].CLK
clock_in => delay[18].CLK
clock_in => delay[19].CLK
clock_in => delay[20].CLK
clock_in => delay[21].CLK
clock_in => delay[22].CLK
clock_in => pitch[0].CLK
clock_in => pitch[1].CLK
clock_in => pitch[2].CLK
clock_in => pitch[3].CLK
clock_in => pitch[4].CLK
clock_in => pitch[5].CLK
clock_in => pitch[6].CLK
clock_in => pitch[7].CLK
clock_in => pitch[8].CLK
clock_in => pitch[9].CLK
clock_in => pitch[10].CLK
clock_in => pitch[11].CLK
clock_in => pitch[12].CLK
clock_in => pitch[13].CLK
clock_in => pitch[14].CLK
clock_in => pitch[15].CLK
clock_in => pitch[16].CLK
clock_in => pitch[17].CLK
clock_in => pitch[18].CLK
on_off_switch => always0.IN1
note[0] => Equal0.IN4
note[0] => Equal1.IN2
note[0] => Equal2.IN4
note[0] => Equal3.IN1
note[0] => Equal4.IN4
note[0] => Equal5.IN2
note[0] => Equal6.IN4
note[0] => Equal7.IN2
note[0] => Equal8.IN4
note[0] => Equal9.IN3
note[0] => Equal10.IN4
note[0] => Equal11.IN1
note[0] => Equal12.IN4
note[0] => Equal13.IN2
note[0] => Equal14.IN4
note[0] => Equal15.IN2
note[0] => Equal16.IN4
note[0] => Equal17.IN3
note[0] => Equal18.IN4
note[0] => Equal19.IN2
note[0] => Equal20.IN4
note[1] => Equal0.IN3
note[1] => Equal1.IN1
note[1] => Equal2.IN3
note[1] => Equal3.IN4
note[1] => Equal4.IN1
note[1] => Equal5.IN1
note[1] => Equal6.IN3
note[1] => Equal7.IN4
note[1] => Equal8.IN2
note[1] => Equal9.IN2
note[1] => Equal10.IN3
note[1] => Equal11.IN4
note[1] => Equal12.IN1
note[1] => Equal13.IN1
note[1] => Equal14.IN3
note[1] => Equal15.IN4
note[1] => Equal16.IN2
note[1] => Equal17.IN2
note[1] => Equal18.IN3
note[1] => Equal19.IN4
note[1] => Equal20.IN3
note[2] => Equal0.IN2
note[2] => Equal1.IN0
note[2] => Equal2.IN2
note[2] => Equal3.IN3
note[2] => Equal4.IN3
note[2] => Equal5.IN4
note[2] => Equal6.IN1
note[2] => Equal7.IN1
note[2] => Equal8.IN1
note[2] => Equal9.IN1
note[2] => Equal10.IN2
note[2] => Equal11.IN3
note[2] => Equal12.IN3
note[2] => Equal13.IN4
note[2] => Equal14.IN1
note[2] => Equal15.IN1
note[2] => Equal16.IN1
note[2] => Equal17.IN1
note[2] => Equal18.IN2
note[2] => Equal19.IN3
note[2] => Equal20.IN2
note[3] => Equal0.IN1
note[3] => Equal1.IN4
note[3] => Equal2.IN0
note[3] => Equal3.IN0
note[3] => Equal4.IN0
note[3] => Equal5.IN0
note[3] => Equal6.IN0
note[3] => Equal7.IN0
note[3] => Equal8.IN0
note[3] => Equal9.IN0
note[3] => Equal10.IN1
note[3] => Equal11.IN2
note[3] => Equal12.IN2
note[3] => Equal13.IN3
note[3] => Equal14.IN2
note[3] => Equal15.IN3
note[3] => Equal16.IN3
note[3] => Equal17.IN4
note[3] => Equal18.IN1
note[3] => Equal19.IN1
note[3] => Equal20.IN1
note[4] => Equal0.IN0
note[4] => Equal1.IN3
note[4] => Equal2.IN1
note[4] => Equal3.IN2
note[4] => Equal4.IN2
note[4] => Equal5.IN3
note[4] => Equal6.IN2
note[4] => Equal7.IN3
note[4] => Equal8.IN3
note[4] => Equal9.IN4
note[4] => Equal10.IN0
note[4] => Equal11.IN0
note[4] => Equal12.IN0
note[4] => Equal13.IN0
note[4] => Equal14.IN0
note[4] => Equal15.IN0
note[4] => Equal16.IN0
note[4] => Equal17.IN0
note[4] => Equal18.IN0
note[4] => Equal19.IN0
note[4] => Equal20.IN0
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TOP_DE0_CAMERA_MOUSE|mux4:inst342
Q[0] <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= inst4[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= inst4[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= inst4[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= inst4[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= inst4[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= inst4[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= inst4[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= inst4[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= inst4[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= inst4[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= inst4[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= inst4[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= inst4[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= inst4[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= inst4[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= inst4[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= inst4[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= inst4[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= inst4[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= inst4[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= inst4[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= inst4[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= inst4[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= inst4[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= inst4[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= inst4[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= inst4[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= inst4[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= inst4[29].DB_MAX_OUTPUT_PORT_TYPE
S1 => inst7.IN0
S1 => inst2[29].IN1
S1 => inst2[28].IN1
S1 => inst2[27].IN1
S1 => inst2[26].IN1
S1 => inst2[25].IN1
S1 => inst2[24].IN1
S1 => inst2[23].IN1
S1 => inst2[22].IN1
S1 => inst2[21].IN1
S1 => inst2[20].IN1
S1 => inst2[19].IN1
S1 => inst2[18].IN1
S1 => inst2[17].IN1
S1 => inst2[16].IN1
S1 => inst2[15].IN1
S1 => inst2[14].IN1
S1 => inst2[13].IN1
S1 => inst2[12].IN1
S1 => inst2[11].IN1
S1 => inst2[10].IN1
S1 => inst2[9].IN1
S1 => inst2[8].IN1
S1 => inst2[7].IN1
S1 => inst2[6].IN1
S1 => inst2[5].IN1
S1 => inst2[4].IN1
S1 => inst2[3].IN1
S1 => inst2[2].IN1
S1 => inst2[1].IN1
S1 => inst2[0].IN1
S1 => inst3[29].IN0
S1 => inst3[28].IN0
S1 => inst3[27].IN0
S1 => inst3[26].IN0
S1 => inst3[25].IN0
S1 => inst3[24].IN0
S1 => inst3[23].IN0
S1 => inst3[22].IN0
S1 => inst3[21].IN0
S1 => inst3[20].IN0
S1 => inst3[19].IN0
S1 => inst3[18].IN0
S1 => inst3[17].IN0
S1 => inst3[16].IN0
S1 => inst3[15].IN0
S1 => inst3[14].IN0
S1 => inst3[13].IN0
S1 => inst3[12].IN0
S1 => inst3[11].IN0
S1 => inst3[10].IN0
S1 => inst3[9].IN0
S1 => inst3[8].IN0
S1 => inst3[7].IN0
S1 => inst3[6].IN0
S1 => inst3[5].IN0
S1 => inst3[4].IN0
S1 => inst3[3].IN0
S1 => inst3[2].IN0
S1 => inst3[1].IN0
S1 => inst3[0].IN0
S0 => inst6.IN0
S0 => inst3[29].IN1
S0 => inst3[28].IN1
S0 => inst3[27].IN1
S0 => inst3[26].IN1
S0 => inst3[25].IN1
S0 => inst3[24].IN1
S0 => inst3[23].IN1
S0 => inst3[22].IN1
S0 => inst3[21].IN1
S0 => inst3[20].IN1
S0 => inst3[19].IN1
S0 => inst3[18].IN1
S0 => inst3[17].IN1
S0 => inst3[16].IN1
S0 => inst3[15].IN1
S0 => inst3[14].IN1
S0 => inst3[13].IN1
S0 => inst3[12].IN1
S0 => inst3[11].IN1
S0 => inst3[10].IN1
S0 => inst3[9].IN1
S0 => inst3[8].IN1
S0 => inst3[7].IN1
S0 => inst3[6].IN1
S0 => inst3[5].IN1
S0 => inst3[4].IN1
S0 => inst3[3].IN1
S0 => inst3[2].IN1
S0 => inst3[1].IN1
S0 => inst3[0].IN1
S0 => inst1[29].IN1
S0 => inst1[28].IN1
S0 => inst1[27].IN1
S0 => inst1[26].IN1
S0 => inst1[25].IN1
S0 => inst1[24].IN1
S0 => inst1[23].IN1
S0 => inst1[22].IN1
S0 => inst1[21].IN1
S0 => inst1[20].IN1
S0 => inst1[19].IN1
S0 => inst1[18].IN1
S0 => inst1[17].IN1
S0 => inst1[16].IN1
S0 => inst1[15].IN1
S0 => inst1[14].IN1
S0 => inst1[13].IN1
S0 => inst1[12].IN1
S0 => inst1[11].IN1
S0 => inst1[10].IN1
S0 => inst1[9].IN1
S0 => inst1[8].IN1
S0 => inst1[7].IN1
S0 => inst1[6].IN1
S0 => inst1[5].IN1
S0 => inst1[4].IN1
S0 => inst1[3].IN1
S0 => inst1[2].IN1
S0 => inst1[1].IN1
S0 => inst1[0].IN1
X0[0] => inst[0].IN2
X0[1] => inst[1].IN2
X0[2] => inst[2].IN2
X0[3] => inst[3].IN2
X0[4] => inst[4].IN2
X0[5] => inst[5].IN2
X0[6] => inst[6].IN2
X0[7] => inst[7].IN2
X0[8] => inst[8].IN2
X0[9] => inst[9].IN2
X0[10] => inst[10].IN2
X0[11] => inst[11].IN2
X0[12] => inst[12].IN2
X0[13] => inst[13].IN2
X0[14] => inst[14].IN2
X0[15] => inst[15].IN2
X0[16] => inst[16].IN2
X0[17] => inst[17].IN2
X0[18] => inst[18].IN2
X0[19] => inst[19].IN2
X0[20] => inst[20].IN2
X0[21] => inst[21].IN2
X0[22] => inst[22].IN2
X0[23] => inst[23].IN2
X0[24] => inst[24].IN2
X0[25] => inst[25].IN2
X0[26] => inst[26].IN2
X0[27] => inst[27].IN2
X0[28] => inst[28].IN2
X0[29] => inst[29].IN2
X2[0] => inst2[0].IN2
X2[1] => inst2[1].IN2
X2[2] => inst2[2].IN2
X2[3] => inst2[3].IN2
X2[4] => inst2[4].IN2
X2[5] => inst2[5].IN2
X2[6] => inst2[6].IN2
X2[7] => inst2[7].IN2
X2[8] => inst2[8].IN2
X2[9] => inst2[9].IN2
X2[10] => inst2[10].IN2
X2[11] => inst2[11].IN2
X2[12] => inst2[12].IN2
X2[13] => inst2[13].IN2
X2[14] => inst2[14].IN2
X2[15] => inst2[15].IN2
X2[16] => inst2[16].IN2
X2[17] => inst2[17].IN2
X2[18] => inst2[18].IN2
X2[19] => inst2[19].IN2
X2[20] => inst2[20].IN2
X2[21] => inst2[21].IN2
X2[22] => inst2[22].IN2
X2[23] => inst2[23].IN2
X2[24] => inst2[24].IN2
X2[25] => inst2[25].IN2
X2[26] => inst2[26].IN2
X2[27] => inst2[27].IN2
X2[28] => inst2[28].IN2
X2[29] => inst2[29].IN2
X3[0] => inst3[0].IN2
X3[1] => inst3[1].IN2
X3[2] => inst3[2].IN2
X3[3] => inst3[3].IN2
X3[4] => inst3[4].IN2
X3[5] => inst3[5].IN2
X3[6] => inst3[6].IN2
X3[7] => inst3[7].IN2
X3[8] => inst3[8].IN2
X3[9] => inst3[9].IN2
X3[10] => inst3[10].IN2
X3[11] => inst3[11].IN2
X3[12] => inst3[12].IN2
X3[13] => inst3[13].IN2
X3[14] => inst3[14].IN2
X3[15] => inst3[15].IN2
X3[16] => inst3[16].IN2
X3[17] => inst3[17].IN2
X3[18] => inst3[18].IN2
X3[19] => inst3[19].IN2
X3[20] => inst3[20].IN2
X3[21] => inst3[21].IN2
X3[22] => inst3[22].IN2
X3[23] => inst3[23].IN2
X3[24] => inst3[24].IN2
X3[25] => inst3[25].IN2
X3[26] => inst3[26].IN2
X3[27] => inst3[27].IN2
X3[28] => inst3[28].IN2
X3[29] => inst3[29].IN2
X1[0] => inst1[0].IN2
X1[1] => inst1[1].IN2
X1[2] => inst1[2].IN2
X1[3] => inst1[3].IN2
X1[4] => inst1[4].IN2
X1[5] => inst1[5].IN2
X1[6] => inst1[6].IN2
X1[7] => inst1[7].IN2
X1[8] => inst1[8].IN2
X1[9] => inst1[9].IN2
X1[10] => inst1[10].IN2
X1[11] => inst1[11].IN2
X1[12] => inst1[12].IN2
X1[13] => inst1[13].IN2
X1[14] => inst1[14].IN2
X1[15] => inst1[15].IN2
X1[16] => inst1[16].IN2
X1[17] => inst1[17].IN2
X1[18] => inst1[18].IN2
X1[19] => inst1[19].IN2
X1[20] => inst1[20].IN2
X1[21] => inst1[21].IN2
X1[22] => inst1[22].IN2
X1[23] => inst1[23].IN2
X1[24] => inst1[24].IN2
X1[25] => inst1[25].IN2
X1[26] => inst1[26].IN2
X1[27] => inst1[27].IN2
X1[28] => inst1[28].IN2
X1[29] => inst1[29].IN2


