<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: DMA2D_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">DMA2D_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>DMA2D Controller.  
 <a href="struct_d_m_a2_d___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a></td></tr>
<tr class="separator:ac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e8aa3d2c6464eba518c8ccf28c173d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a17e8aa3d2c6464eba518c8ccf28c173d">FGMAR</a></td></tr>
<tr class="separator:a17e8aa3d2c6464eba518c8ccf28c173d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d84e911bbb2bf8cfa6d5e1dfe01afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#af3d84e911bbb2bf8cfa6d5e1dfe01afe">FGOR</a></td></tr>
<tr class="separator:af3d84e911bbb2bf8cfa6d5e1dfe01afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab8fa08f05f63b322b38013283e6fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2ab8fa08f05f63b322b38013283e6fa0">BGMAR</a></td></tr>
<tr class="separator:a2ab8fa08f05f63b322b38013283e6fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29e2e00c79be42d49f6f189c207cc664"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a29e2e00c79be42d49f6f189c207cc664">BGOR</a></td></tr>
<tr class="separator:a29e2e00c79be42d49f6f189c207cc664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add402fd3aa4845802f08f8df79a5a72a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#add402fd3aa4845802f08f8df79a5a72a">FGPFCCR</a></td></tr>
<tr class="separator:add402fd3aa4845802f08f8df79a5a72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7bcbbdcd4f728861babc3300a26f61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a3b7bcbbdcd4f728861babc3300a26f61">FGCOLR</a></td></tr>
<tr class="separator:a3b7bcbbdcd4f728861babc3300a26f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad24a3135aa498ba6691f6a114a9826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2ad24a3135aa498ba6691f6a114a9826">BGPFCCR</a></td></tr>
<tr class="separator:a2ad24a3135aa498ba6691f6a114a9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b655471716402cff4ef1d584da01ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a1b655471716402cff4ef1d584da01ea6">BGCOLR</a></td></tr>
<tr class="separator:a1b655471716402cff4ef1d584da01ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ad59cf99d0d0904958175238c40d8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a27ad59cf99d0d0904958175238c40d8d">FGCMAR</a></td></tr>
<tr class="separator:a27ad59cf99d0d0904958175238c40d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8108e797e9421f12d2fa5b7bca1d8a12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a8108e797e9421f12d2fa5b7bca1d8a12">BGCMAR</a></td></tr>
<tr class="separator:a8108e797e9421f12d2fa5b7bca1d8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79db32535165c766c9de2374a27ed059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a79db32535165c766c9de2374a27ed059">OPFCCR</a></td></tr>
<tr class="separator:a79db32535165c766c9de2374a27ed059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec0a83694c97af7786583ef37fb795c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a5ec0a83694c97af7786583ef37fb795c">OCOLR</a></td></tr>
<tr class="separator:a5ec0a83694c97af7786583ef37fb795c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6be353d6107a8bb0641a438ac0eb93d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ab6be353d6107a8bb0641a438ac0eb93d">OMAR</a></td></tr>
<tr class="separator:ab6be353d6107a8bb0641a438ac0eb93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe934616b06edb746effd439206836a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#afe934616b06edb746effd439206836a5">OOR</a></td></tr>
<tr class="separator:afe934616b06edb746effd439206836a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eef24a1df459c6e5dd17d516013c5fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a1eef24a1df459c6e5dd17d516013c5fb">NLR</a></td></tr>
<tr class="separator:a1eef24a1df459c6e5dd17d516013c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc2e30027d62fbf2ad32f911fbadeca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a2fc2e30027d62fbf2ad32f911fbadeca">LWR</a></td></tr>
<tr class="separator:a2fc2e30027d62fbf2ad32f911fbadeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f16d1904f085dbd51466994f01bd9e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a9f16d1904f085dbd51466994f01bd9e2">AMTCR</a></td></tr>
<tr class="separator:a9f16d1904f085dbd51466994f01bd9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba866c9137d0c578b9344d88cfbe17f2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#aba866c9137d0c578b9344d88cfbe17f2">RESERVED</a> [236]</td></tr>
<tr class="separator:aba866c9137d0c578b9344d88cfbe17f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed3c45a71b6382890860bcd8f313d51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#a7ed3c45a71b6382890860bcd8f313d51">FGCLUT</a> [256]</td></tr>
<tr class="separator:a7ed3c45a71b6382890860bcd8f313d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cd6efd0eadd0504f15f963e54cf8f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a2_d___type_def.html#ac6cd6efd0eadd0504f15f963e54cf8f5">BGCLUT</a> [256]</td></tr>
<tr class="separator:ac6cd6efd0eadd0504f15f963e54cf8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA2D Controller. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00646">646</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9f16d1904f085dbd51466994f01bd9e2" name="a9f16d1904f085dbd51466994f01bd9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f16d1904f085dbd51466994f01bd9e2">&#9670;&#160;</a></span>AMTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AMTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00667">667</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac6cd6efd0eadd0504f15f963e54cf8f5" name="ac6cd6efd0eadd0504f15f963e54cf8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6cd6efd0eadd0504f15f963e54cf8f5">&#9670;&#160;</a></span>BGCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCLUT[256]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT, Address offset:800-BFF </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00670">670</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8108e797e9421f12d2fa5b7bca1d8a12" name="a8108e797e9421f12d2fa5b7bca1d8a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8108e797e9421f12d2fa5b7bca1d8a12">&#9670;&#160;</a></span>BGCMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00660">660</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a1b655471716402cff4ef1d584da01ea6" name="a1b655471716402cff4ef1d584da01ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b655471716402cff4ef1d584da01ea6">&#9670;&#160;</a></span>BGCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Color Register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00658">658</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2ab8fa08f05f63b322b38013283e6fa0" name="a2ab8fa08f05f63b322b38013283e6fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab8fa08f05f63b322b38013283e6fa0">&#9670;&#160;</a></span>BGMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Memory Address Register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00653">653</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a29e2e00c79be42d49f6f189c207cc664" name="a29e2e00c79be42d49f6f189c207cc664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29e2e00c79be42d49f6f189c207cc664">&#9670;&#160;</a></span>BGOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background Offset Register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00654">654</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2ad24a3135aa498ba6691f6a114a9826" name="a2ad24a3135aa498ba6691f6a114a9826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad24a3135aa498ba6691f6a114a9826">&#9670;&#160;</a></span>BGPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Background PFC Control Register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00657">657</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Control Register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00648">648</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7ed3c45a71b6382890860bcd8f313d51" name="a7ed3c45a71b6382890860bcd8f313d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed3c45a71b6382890860bcd8f313d51">&#9670;&#160;</a></span>FGCLUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCLUT[256]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT, Address offset:400-7FF </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00669">669</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a27ad59cf99d0d0904958175238c40d8d" name="a27ad59cf99d0d0904958175238c40d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27ad59cf99d0d0904958175238c40d8d">&#9670;&#160;</a></span>FGCMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00659">659</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3b7bcbbdcd4f728861babc3300a26f61" name="a3b7bcbbdcd4f728861babc3300a26f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7bcbbdcd4f728861babc3300a26f61">&#9670;&#160;</a></span>FGCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Color Register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00656">656</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a17e8aa3d2c6464eba518c8ccf28c173d" name="a17e8aa3d2c6464eba518c8ccf28c173d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e8aa3d2c6464eba518c8ccf28c173d">&#9670;&#160;</a></span>FGMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Memory Address Register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00651">651</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af3d84e911bbb2bf8cfa6d5e1dfe01afe" name="af3d84e911bbb2bf8cfa6d5e1dfe01afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d84e911bbb2bf8cfa6d5e1dfe01afe">&#9670;&#160;</a></span>FGOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground Offset Register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00652">652</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="add402fd3aa4845802f08f8df79a5a72a" name="add402fd3aa4845802f08f8df79a5a72a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add402fd3aa4845802f08f8df79a5a72a">&#9670;&#160;</a></span>FGPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Foreground PFC Control Register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00655">655</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac6f9d540fd6a21c0fbc7bfbbee9a8504" name="ac6f9d540fd6a21c0fbc7bfbbee9a8504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f9d540fd6a21c0fbc7bfbbee9a8504">&#9670;&#160;</a></span>IFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00650">650</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75" name="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&#160;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Interrupt Status Register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00649">649</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2fc2e30027d62fbf2ad32f911fbadeca" name="a2fc2e30027d62fbf2ad32f911fbadeca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc2e30027d62fbf2ad32f911fbadeca">&#9670;&#160;</a></span>LWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Line Watermark Register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00666">666</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a1eef24a1df459c6e5dd17d516013c5fb" name="a1eef24a1df459c6e5dd17d516013c5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eef24a1df459c6e5dd17d516013c5fb">&#9670;&#160;</a></span>NLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Number of Line Register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00665">665</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5ec0a83694c97af7786583ef37fb795c" name="a5ec0a83694c97af7786583ef37fb795c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec0a83694c97af7786583ef37fb795c">&#9670;&#160;</a></span>OCOLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OCOLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Color Register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00662">662</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab6be353d6107a8bb0641a438ac0eb93d" name="ab6be353d6107a8bb0641a438ac0eb93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6be353d6107a8bb0641a438ac0eb93d">&#9670;&#160;</a></span>OMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Memory Address Register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00663">663</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afe934616b06edb746effd439206836a5" name="afe934616b06edb746effd439206836a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe934616b06edb746effd439206836a5">&#9670;&#160;</a></span>OOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output Offset Register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00664">664</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a79db32535165c766c9de2374a27ed059" name="a79db32535165c766c9de2374a27ed059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79db32535165c766c9de2374a27ed059">&#9670;&#160;</a></span>OPFCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPFCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA2D Output PFC Control Register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00661">661</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aba866c9137d0c578b9344d88cfbe17f2" name="aba866c9137d0c578b9344d88cfbe17f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba866c9137d0c578b9344d88cfbe17f2">&#9670;&#160;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED[236]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x50-0x3FF </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00668">668</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
