// Seed: 3012852216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_2[1] = id_6 == id_3;
  logic id_7;
  logic id_8;
  logic id_9;
endmodule
