# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 0.001024 1024 0 650 16512 0.8568 13.3489 26.3149 40.5735 40.6384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 0.001024 1024 0 650 16488 0.85792 15.5617 26.2931 42.7642 42.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 0.001024 1024 0 650 16480 0.85632 16.4218 26.3202 43.6513 43.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 0.001024 1024 0 650 16416 0.854336 15.1157 26.2498 42.2728 42.3375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 0.001024 1024 0 650 16400 0.852448 15.264 26.2055 42.373 42.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 0.001024 1024 0 650 16464 0.858112 15.6952 26.3404 42.9429 43.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 0.001024 1024 0 650 16440 0.853728 15.8912 26.2904 43.0882 43.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 0.001024 1024 0 650 16384 0.856064 15.4376 26.233 42.5787 42.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 0.001024 1024 0 650 16320 0.854624 15.2838 26.2321 42.4245 42.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 0.001024 1024 0 650 16200 0.85136 16.2755 26.103 43.2806 43.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 0.001024 1024 0 650 16128 0.852064 18.5726 26.3104 45.787 45.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 0.001024 1024 0 645 16544 0.857696 12.9371 26.2847 40.1311 40.1957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 0.001024 1024 0 645 16560 0.858656 13.1255 26.3134 40.351 40.4156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 0.001024 1024 0 645 16512 0.856032 13.1452 26.2735 40.3258 40.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 0.001024 1024 0 645 16520 0.856672 13.2321 26.287 40.4243 40.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 0.001024 1024 0 645 16512 0.86096 14.0765 26.3125 41.3 41.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 0.001024 1024 0 645 16488 0.854464 15.6155 26.2593 42.78 42.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 0.001024 1024 0 645 16480 0.855744 15.4399 26.2657 42.611 42.6762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 0.001024 1024 0 645 16416 0.855264 16.2791 26.2188 43.4056 43.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 0.001024 1024 0 645 16500 0.85552 16.6646 26.3408 43.913 43.9768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 0.001024 1024 0 645 16464 0.856064 16.4026 26.3035 43.6135 43.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 0.001024 1024 0 645 16440 0.854368 16.2845 26.2892 43.4778 43.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 0.001024 1024 0 645 16384 0.855552 15.5097 26.2173 42.6334 42.6964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1270 0.001024 1024 0 645 16320 0.85248 16.8563 26.2204 43.9802 44.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 0.001024 1024 0 645 16400 0.859168 18.0591 26.3377 45.3053 45.3694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 0.001024 1024 0 645 16128 0.853568 16.273 26.0483 43.2254 43.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1270 0.001024 1024 0 660 16480 0.856192 12.4926 26.2943 39.694 39.7579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 0.001024 1024 0 660 16480 0.856352 14.0655 26.2927 41.2669 41.3303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 0.001024 1024 0 660 16464 0.858688 13.3201 26.3093 40.5402 40.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 0.001024 1024 0 660 16464 0.854304 13.5244 26.2945 40.7246 40.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 0.001024 1024 0 660 16448 0.856064 13.6895 26.3085 40.9048 40.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 0.001024 1024 0 660 16416 0.856064 16.8853 26.2575 44.0485 44.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 0.001024 1024 0 660 16272 0.854624 11.9191 26.1596 38.9865 39.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 0.001024 1024 0 660 16400 0.856064 16.8146 26.2527 43.9724 44.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 0.001024 1024 0 660 16320 0.855936 11.6531 26.2479 38.8079 38.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 0.001024 1024 0 660 16416 0.858816 15.5668 26.2889 42.7675 42.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 0.001024 1024 0 660 16320 0.857536 11.0625 26.2904 38.2624 38.3263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 0.001024 1024 0 660 16400 0.855872 15.8751 26.2727 43.057 43.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 0.001024 1024 0 660 16200 0.851968 11.3348 26.1418 38.3793 38.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 0.001024 1024 0 660 16352 0.852096 19.8533 26.2305 46.9876 47.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 0.001024 1024 0 660 16128 0.850624 12.8637 26.0849 39.8506 39.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 0.001024 1024 0 660 16320 0.852576 19.4666 26.1933 46.5658 46.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 0.001024 1024 0 660 16080 0.848704 13.0373 26.054 39.9932 40.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 0.001024 1024 0 660 16384 0.856352 19.0356 26.298 46.2416 46.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 0.001024 1024 0 660 16128 0.85456 12.6935 26.1425 39.7405 39.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1270 0.001024 1024 0 660 16320 0.858112 16.7554 26.3181 43.9828 44.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 0.001024 1024 0 660 16128 0.8568 11.4556 26.2948 38.6592 38.7236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 0.001024 1024 0 660 16200 0.853344 17.1622 26.1342 44.2013 44.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 0.001024 1024 0 660 16000 0.8544 12.5849 26.164 39.6557 39.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1270 0.001024 1024 0 648 16544 0.856064 12.3988 26.3286 39.6339 39.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 0.001024 1024 0 648 16520 0.857792 13.0741 26.2989 40.2825 40.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 0.001024 1024 0 648 16512 0.856672 12.9252 26.3058 40.1418 40.2064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 0.001024 1024 0 648 16416 0.854976 8.67814 26.2203 35.8034 35.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 0.001024 1024 0 648 16520 0.855936 14.8599 26.3046 42.0722 42.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 0.001024 1024 0 648 16464 0.85744 9.77427 26.3024 36.9846 37.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 0.001024 1024 0 648 16512 0.86016 14.3834 26.3241 41.619 41.6844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 0.001024 1024 0 648 16384 0.85536 9.75011 26.2167 36.8745 36.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 0.001024 1024 0 648 16488 0.858112 16.0279 26.2839 43.2224 43.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 0.001024 1024 0 648 16416 0.858112 11.5261 26.3056 38.742 38.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 0.001024 1024 0 648 16480 0.856064 15.3764 26.3004 42.5852 42.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 0.001024 1024 0 648 16320 0.856736 10.93 26.1809 38.0174 38.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 0.001024 1024 0 648 16416 0.856064 18.9064 26.2153 46.0308 46.0969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1270 0.001024 1024 0 648 16320 0.856512 12.1525 26.2155 39.2743 39.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 0.001024 1024 0 648 16400 0.854016 18.9052 26.2231 46.035 46.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 0.001024 1024 0 648 16200 0.851968 12.7846 26.062 39.7478 39.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 0.001024 1024 0 648 16464 0.85648 18.2106 26.3242 45.4413 45.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1270 0.001024 1024 0 648 16352 0.854752 12.0648 26.3061 39.2776 39.3421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 0.001024 1024 0 648 16440 0.85792 17.1017 26.2792 44.2894 44.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 0.001024 1024 0 648 16320 0.853984 12.0832 26.2859 39.2738 39.3421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 0.001024 1024 0 648 16384 0.853472 16.7592 26.2235 43.8868 43.9522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 0.001024 1024 0 648 16128 0.85072 11.7282 26.07 38.7002 38.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 0.001024 1024 0 650 16544 0.85616 13.8629 26.3396 41.1123 41.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 0.001024 1024 0 650 16520 0.855712 12.6117 26.3154 39.8343 39.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 0.001024 1024 0 650 16480 0.857664 8.35901 26.2942 35.5636 35.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 0.001024 1024 0 650 16512 0.855904 13.4519 26.2939 40.6543 40.7164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 0.001024 1024 0 650 16416 0.853568 9.00429 26.2483 36.1553 36.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 0.001024 1024 0 650 16520 0.85584 14.3155 26.3191 41.5416 41.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 0.001024 1024 0 650 16464 0.856064 9.44333 26.3166 36.6652 36.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 0.001024 1024 0 650 16512 0.86016 14.8726 26.3199 42.1048 42.1698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 0.001024 1024 0 650 16384 0.855808 10.1417 26.224 37.276 37.3371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 0.001024 1024 0 650 16488 0.858112 16.3293 26.3203 43.5588 43.6265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 0.001024 1024 0 650 16416 0.857504 11.5667 26.2984 38.7721 38.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 0.001024 1024 0 650 16480 0.85664 15.532 26.3018 42.7423 42.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 0.001024 1024 0 650 16320 0.854432 11.1428 26.2107 38.2609 38.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 0.001024 1024 0 650 16416 0.856896 18.6651 26.254 45.8274 45.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 0.001024 1024 0 650 16320 0.85744 12.442 26.2529 39.603 39.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 0.001024 1024 0 650 16400 0.851648 18.9952 26.2136 46.1126 46.1758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 0.001024 1024 0 650 16200 0.849824 12.7653 26.0953 39.7627 39.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 0.001024 1024 0 650 16464 0.854016 17.6213 26.3431 44.8678 44.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 0.001024 1024 0 650 16352 0.858304 11.9541 26.3156 39.1782 39.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 0.001024 1024 0 650 16440 0.854016 17.044 26.3152 44.2623 44.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 0.001024 1024 0 650 16320 0.856064 12.0307 26.2918 39.2278 39.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 0.001024 1024 0 650 16384 0.855424 17.2134 26.2558 44.3777 44.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 0.001024 1024 0 650 16128 0.851968 11.8482 26.0829 38.8321 38.8982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 0.001024 1024 0 672 16448 0.858112 12.6167 26.3244 39.849 39.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 0.001024 1024 0 672 16384 0.85632 8.32803 26.2847 35.5188 35.5842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 0.001024 1024 0 672 16440 0.86016 13.0271 26.3398 40.2795 40.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 0.001024 1024 0 672 16400 0.859776 8.71418 26.3446 35.9696 36.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 0.001024 1024 0 672 16416 0.858112 14.3576 26.3004 41.5653 41.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 0.001024 1024 0 672 16320 0.855008 9.05386 26.236 36.1985 36.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 0.001024 1024 0 672 16408 0.856064 13.5991 26.2968 40.8023 40.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 0.001024 1024 0 672 16352 0.854304 8.98042 26.3216 36.2102 36.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 0.001024 1024 0 672 16296 0.854848 7.57366 26.3181 34.7984 34.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 0.001024 1024 0 672 16384 0.858112 14.3324 26.3021 41.5437 41.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 0.001024 1024 0 672 16256 0.855808 9.69568 26.1898 36.7949 36.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 0.001024 1024 0 672 16128 0.855872 8.21235 26.1235 35.2425 35.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 0.001024 1024 0 672 16344 0.856064 19.4337 26.2563 46.5976 46.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 0.001024 1024 0 672 16272 0.855968 12.4886 26.2326 39.6296 39.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 0.001024 1024 0 672 16200 0.853888 10.7705 26.2395 37.9167 37.9802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 0.001024 1024 0 672 16400 0.859616 19.0095 26.3187 46.2383 46.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 0.001024 1024 0 672 16320 0.856384 13.0234 26.3395 40.2716 40.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 0.001024 1024 0 672 16080 0.856064 10.2405 26.1389 37.2859 37.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 0.001024 1024 0 672 16320 0.855264 16.7403 26.2589 43.9055 43.9706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 0.001024 1024 0 672 16128 0.851584 11.784 26.1225 38.8091 38.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 0.001024 1024 0 672 16128 0.856 10.669 26.2572 37.8341 37.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 0.001024 1024 0 672 16300 0.856064 17.59 26.2357 44.7331 44.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 0.001024 1024 0 672 16200 0.854016 12.227 26.2118 39.3421 39.4074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 0.001024 1024 0 672 15900 0.847808 10.5235 25.9655 37.3887 37.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 0.001024 1024 0 672 16352 0.854592 16.7567 26.3182 43.9823 44.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 0.001024 1024 0 672 16128 0.854016 11.8513 26.1493 38.907 38.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 0.001024 1024 0 672 16128 0.852512 10.0882 26.298 37.2888 37.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 0.001024 1024 0 672 16320 0.855744 17.2169 26.2638 44.3868 44.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 0.001024 1024 0 672 16080 0.851488 11.8672 26.126 38.8954 38.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 0.001024 1024 0 672 15840 0.84992 10.0874 25.9604 36.9533 37.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 0.001024 1024 0 672 16256 0.871136 16.491 26.208 43.6223 43.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 0.001024 1024 0 672 16128 0.856288 12.2349 26.21 39.3536 39.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 0.001024 1024 0 672 15744 0.845824 10.0209 25.8415 36.7622 36.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1270 0.001024 1024 0 680 16384 0.8592 13.0751 26.3106 40.2926 40.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1270 0.001024 1024 0 680 16320 0.855968 8.68445 26.2449 35.8377 35.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 0.001024 1024 0 680 16400 0.856096 14.4696 26.3186 41.6952 41.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 0.001024 1024 0 680 16320 0.856064 9.7239 26.2647 36.8955 36.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1270 0.001024 1024 0 680 16320 0.854912 8.19491 26.3163 35.4171 35.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 0.001024 1024 0 680 16368 0.856224 13.8059 26.281 40.995 41.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 0.001024 1024 0 680 16320 0.858112 9.01962 26.2884 36.2155 36.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 0.001024 1024 0 680 16272 0.860512 7.61939 26.2817 34.813 34.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 0.001024 1024 0 680 16352 0.853856 18.519 26.2936 45.7172 45.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 0.001024 1024 0 680 16240 0.852096 11.8661 26.2186 38.989 39.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 0.001024 1024 0 680 16128 0.853664 9.92435 26.1442 36.9732 37.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 0.001024 1024 0 680 16320 0.854016 17.9099 26.2365 45.0513 45.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 0.001024 1024 0 680 16256 0.85776 11.6732 26.2587 38.8387 38.9044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 0.001024 1024 0 680 16128 0.85344 9.49453 26.1761 36.5767 36.6389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 0.001024 1024 0 680 16344 0.857152 17.7023 26.2834 44.8993 44.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 0.001024 1024 0 680 16272 0.857824 12.494 26.3048 39.7061 39.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 0.001024 1024 0 680 16200 0.856032 11.154 26.3078 38.3692 38.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 0.001024 1024 0 680 16128 0.86016 9.85926 26.3041 37.0745 37.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 0.001024 1024 0 680 16320 0.854592 17.6381 26.2879 44.8321 44.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 0.001024 1024 0 680 16160 0.854016 12.161 26.1764 39.2424 39.3093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 0.001024 1024 0 680 16080 0.853856 10.5249 26.1781 37.608 37.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 0.001024 1024 0 680 16000 0.854176 9.69766 26.4017 37.0068 37.0729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 0.001024 1024 0 680 16320 0.858464 16.9456 26.2879 44.1452 44.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1270 0.001024 1024 0 680 16128 0.85424 11.8707 26.1601 38.9358 39.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1270 0.001024 1024 0 680 16128 0.858208 10.1096 26.287 37.3087 37.3719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 0.001024 1024 0 680 15744 0.847776 9.4761 25.9246 36.3024 36.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 0.001024 1024 0 680 16300 0.853472 16.9165 26.2846 44.108 44.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 0.001024 1024 0 680 16200 0.856096 12.805 26.2691 39.9817 40.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 0.001024 1024 0 680 15900 0.846496 10.5649 26.0187 37.4836 37.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 0.001024 1024 0 680 16000 0.852896 9.6783 26.2902 36.875 36.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1270 0.001024 1024 0 672 16448 0.86016 14.2852 26.341 41.5362 41.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1270 0.001024 1024 0 672 16384 0.863488 9.01734 26.2777 36.2102 36.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1270 0.001024 1024 0 672 16320 0.856128 7.59274 26.258 34.7576 34.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 0.001024 1024 0 672 16440 0.858112 13.6019 26.342 40.8527 40.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 0.001024 1024 0 672 16400 0.86 8.99584 26.336 36.2463 36.3159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1270 0.001024 1024 0 672 16320 0.854016 7.58278 26.2655 34.7553 34.8183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 0.001024 1024 0 672 16416 0.8592 17.9326 26.3224 45.1644 45.2306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 0.001024 1024 0 672 16320 0.855232 11.4258 26.2356 38.5682 38.6346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 0.001024 1024 0 672 16272 0.857088 9.84474 26.234 36.9849 37.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 0.001024 1024 0 672 16128 0.863968 8.3367 26.1267 35.3775 35.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 0.001024 1024 0 672 16408 0.853184 17.4553 26.3001 44.6621 44.7263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 0.001024 1024 0 672 16352 0.853344 11.2808 26.3019 38.486 38.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 0.001024 1024 0 672 16296 0.855872 9.15968 26.319 36.3875 36.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 0.001024 1024 0 672 16128 0.854016 8.04826 26.1511 35.1068 35.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 0.001024 1024 0 672 16384 0.85744 16.4506 26.3039 43.6619 43.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 0.001024 1024 0 672 16256 0.857888 11.1574 26.1901 38.256 38.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 0.001024 1024 0 672 16128 0.852064 9.46342 26.1257 36.4955 36.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 0.001024 1024 0 672 16128 0.852448 8.19104 26.1898 35.2845 35.3507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 0.001024 1024 0 672 16344 0.857088 16.6564 26.2372 43.801 43.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 0.001024 1024 0 672 16272 0.858112 11.9419 26.2552 39.105 39.1721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 0.001024 1024 0 672 16200 0.852 10.2184 26.2606 37.3803 37.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 0.001024 1024 0 672 16128 0.856064 9.70819 26.2362 36.851 36.9179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 0.001024 1024 0 672 16400 0.85648 17.0472 26.318 44.2751 44.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 0.001024 1024 0 672 16320 0.858112 11.9665 26.3415 39.2184 39.2888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 0.001024 1024 0 672 16080 0.85232 9.97376 26.1231 37.0037 37.0689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 0.001024 1024 0 672 16000 0.854272 9.58874 26.1083 36.6024 36.6681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1270 0.001024 1024 0 650 16544 0.858112 13.9396 26.3212 41.1706 41.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1270 0.001024 1024 0 650 16512 0.859904 9.34109 26.3404 36.5929 36.6592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1270 0.001024 1024 0 650 16416 0.854912 7.72714 26.2535 34.8875 34.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 0.001024 1024 0 650 16520 0.85776 13.1871 26.3132 40.4096 40.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 0.001024 1024 0 650 16480 0.856064 8.70694 26.3151 35.9313 35.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1270 0.001024 1024 0 650 16440 0.853472 7.41277 26.3177 34.636 34.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1270 0.001024 1024 0 650 16320 0.855488 6.45984 26.1779 33.544 33.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 0.001024 1024 0 650 16512 0.85744 17.3015 26.3122 44.522 44.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 0.001024 1024 0 650 16416 0.857856 10.8772 26.2512 38.0364 38.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 0.001024 1024 0 650 16416 0.856416 9.11232 26.3143 36.334 36.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 0.001024 1024 0 650 16320 0.853696 8.08355 26.2551 35.2425 35.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 0.001024 1024 0 650 16520 0.85504 16.6991 26.3347 43.9408 44.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 0.001024 1024 0 650 16464 0.85776 10.8352 26.3169 38.0609 38.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 0.001024 1024 0 650 16296 0.854016 8.79821 26.166 35.8721 35.9355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 0.001024 1024 0 650 16352 0.857536 7.64928 26.3388 34.8973 34.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 0.001024 1024 0 650 16512 0.859264 16.02 26.3236 43.2556 43.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 0.001024 1024 0 650 16384 0.855904 10.8546 26.2567 38.0169 38.0825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 0.001024 1024 0 650 16320 0.854016 9.53795 26.2548 36.6969 36.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 0.001024 1024 0 650 16128 0.852352 8.54096 26.085 35.5292 35.5947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 0.001024 1024 0 650 16488 0.856064 17.0058 26.2995 44.2155 44.2812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 0.001024 1024 0 650 16416 0.856416 11.8764 26.2994 39.0838 39.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 0.001024 1024 0 650 16200 0.850432 10.333 26.1004 37.3347 37.4004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 0.001024 1024 0 650 16128 0.853792 9.37219 26.1231 36.3996 36.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 0.001024 1024 0 650 16200 0.851968 9.1679 26.3216 36.394 36.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 0.001024 1024 0 650 16480 0.858112 16.4619 26.2884 43.6613 43.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 0.001024 1024 0 650 16320 0.855456 11.911 26.183 39.0033 39.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 0.001024 1024 0 650 16320 0.854016 9.92051 26.2958 37.1231 37.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 0.001024 1024 0 650 16000 0.84816 9.2616 25.994 36.1586 36.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 0.001024 1024 0 650 16000 0.849696 9.17619 26.1002 36.1775 36.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1270 0.001024 1024 0 660 16480 0.862208 13.2936 26.2927 40.5007 40.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1270 0.001024 1024 0 660 16448 0.859744 8.76134 26.2904 35.9614 36.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1270 0.001024 1024 0 660 16416 0.857504 7.34163 26.3172 34.5674 34.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1270 0.001024 1024 0 660 16384 0.85872 6.43024 26.3132 33.656 33.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 0.001024 1024 0 660 16480 0.857408 17.582 26.301 44.7911 44.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 0.001024 1024 0 660 16400 0.854528 11.178 26.2702 38.3569 38.4224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 0.001024 1024 0 660 16320 0.854016 9.11974 26.1907 36.2176 36.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1270 0.001024 1024 0 660 16320 0.855648 8.06931 26.2726 35.2487 35.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 0.001024 1024 0 660 16464 0.858112 16.8878 26.3138 44.11 44.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 0.001024 1024 0 660 16416 0.874624 10.7052 26.2948 37.9267 37.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 0.001024 1024 0 660 16272 0.853472 8.99072 26.1772 36.0729 36.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 0.001024 1024 0 660 16320 0.859392 7.80851 26.2859 35.006 35.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 0.001024 1024 0 660 16080 0.84992 6.84605 26.0311 33.7786 33.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 0.001024 1024 0 660 16464 0.856064 15.6916 26.3042 42.902 42.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 0.001024 1024 0 660 16352 0.854016 10.2834 26.2328 37.4232 37.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1270 0.001024 1024 0 660 16296 0.855584 8.65277 26.2295 35.7897 35.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 0.001024 1024 0 660 16128 0.850944 7.57766 26.0689 34.5477 34.6136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 0.001024 1024 0 660 16240 0.856064 7.01885 26.3253 34.2525 34.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 0.001024 1024 0 660 16448 0.858112 15.4566 26.2926 42.658 42.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 0.001024 1024 0 660 16384 0.858336 10.6031 26.3078 37.8184 37.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1270 0.001024 1024 0 660 16320 0.855712 8.97734 26.2899 36.1727 36.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 0.001024 1024 0 660 16128 0.852384 8.42317 26.1151 35.4462 35.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 0.001024 1024 0 660 16000 0.851616 7.88368 26.0316 34.8194 34.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1270 0.001024 1024 0 704 16288 0.854016 13.687 26.3185 40.9132 40.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1270 0.001024 1024 0 704 16256 0.856 9.10131 26.3008 36.3094 36.3786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1270 0.001024 1024 0 704 16224 0.854752 7.64109 26.3237 34.8713 34.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1270 0.001024 1024 0 704 16128 0.853792 6.7375 26.2353 33.8786 33.9453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 0.001024 1024 0 704 16280 0.856896 18.0113 26.3162 45.2346 45.3025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 0.001024 1024 0 704 16240 0.856352 11.2437 26.3271 38.4808 38.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 0.001024 1024 0 704 16200 0.854016 9.19318 26.2994 36.3988 36.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1270 0.001024 1024 0 704 16160 0.857888 8.38342 26.3003 35.5928 35.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1270 0.001024 1024 0 704 16000 0.849184 7.18669 26.1627 34.2508 34.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 0.001024 1024 0 704 16272 0.856064 16.9595 26.2999 44.1672 44.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 0.001024 1024 0 704 16224 0.855424 11.0194 26.3027 38.2279 38.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 0.001024 1024 0 704 16128 0.852608 9.23526 26.2366 36.3758 36.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 0.001024 1024 0 704 16128 0.854816 8.09165 26.3179 35.3139 35.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 0.001024 1024 0 704 16080 0.85568 6.88742 26.2934 34.0888 34.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 0.001024 1024 0 704 16240 0.85168 15.8085 26.2919 43.0035 43.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 0.001024 1024 0 704 16128 0.852768 10.5452 26.1904 37.6402 37.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 0.001024 1024 0 704 16128 0.851776 8.83533 26.2673 36.0057 36.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 0.001024 1024 0 704 15904 0.84992 7.77248 26.0456 34.7198 34.7847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 0.001024 1024 0 704 15960 0.853088 7.15782 26.1911 34.255 34.3167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 0.001024 1024 0 704 16256 0.855392 16.262 26.3025 43.4733 43.5377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 0.001024 1024 0 704 16128 0.854016 11.0212 26.2448 38.1707 38.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 0.001024 1024 0 704 16128 0.857952 9.28397 26.3076 36.5002 36.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 0.001024 1024 0 704 15872 0.850368 8.70349 26.0405 35.646 35.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 0.001024 1024 0 704 16000 0.856064 8.2824 26.3207 35.5103 35.5753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 0.001024 1024 0 704 15744 0.8504 7.55091 26.0468 34.4986 34.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1270 0.001024 1024 0 768 16032 0.858112 22.9086 26.3517 50.1729 50.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1270 0.001024 1024 0 768 16000 0.85808 16.6257 26.3247 43.8565 43.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1270 0.001024 1024 0 768 15936 0.85712 10.8139 26.2659 37.9889 38.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1270 0.001024 1024 0 768 15936 0.85664 9.14832 26.3296 36.385 36.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1270 0.001024 1024 0 768 15872 0.85504 7.90323 26.2616 35.0715 35.1342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1270 0.001024 1024 0 768 15840 0.85856 7.35798 26.2806 34.5486 34.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1270 0.001024 1024 0 768 15744 0.853216 7.39123 26.1743 34.4728 34.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1270 0.001024 1024 0 768 15680 0.848576 6.99597 26.1291 34.0272 34.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1270 0.001024 1024 0 768 15616 0.850784 6.51302 26.0953 33.5095 33.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1270 0.001024 1024 0 660 16128 0.849952 20.4878 26.1045 47.4938 47.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1270 0.001024 1024 0 704 15904 0.849216 5.66006 26.0352 32.5958 32.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1270 0.001024 1024 0 650 16240 0.852992 20.4431 26.2427 47.5904 47.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1270 0.001024 1024 0 672 15960 0.848 20.9247 25.9926 47.8191 47.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1270 0.001024 1024 0 672 16256 0.854016 20.7341 26.21 47.8503 47.9131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1270 0.001024 1024 0 672 15840 0.850816 9.06611 26.1308 36.0987 36.1656
