Info: Starting: Create simulation model
Info: qsys-generate H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\soc_system\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding Primary_PLL [altera_pll 17.1]
Progress: Parameterizing module Primary_PLL
Progress: Adding Pushbuttons [altera_avalon_pio 17.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Secondary_PLL [altera_pll 17.1]
Progress: Parameterizing module Secondary_PLL
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding mic_system_0 [mic_system 1.0]
Progress: Parameterizing module mic_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.Primary_PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.Primary_PLL: Able to implement PLL with user settings
Info: soc_system.Secondary_PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.Secondary_PLL: Able to implement PLL with user settings
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: Interconnect is inserted between master mic_system_0.mic_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master mic_system_0.mic_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 3 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master mic_system_0.mic_master and slave hps_0.f2h_sdram0_data because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Primary_PLL: Generating simgen model
Info: Primary_PLL: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Tue Apr 30 22:30:04 2019 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Tue Apr 30 22:30:04 2019 Info: Command: quartus_map soc_system_Primary_PLL.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected Info (12021): Found 1 design units, including 1 entities, in source file soc_system_primary_pll.v     Info (12023): Found entity 1: soc_system_Primary_PLL File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0003_Primary_PLL_gen/soc_system_Primary_PLL.v Line: 2 Info (12127): Elaborating entity "soc_system_Primary_PLL" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0003_Primary_PLL_gen/soc_system_Primary_PLL.v Line: 235 Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 319 Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 320 Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 321 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0003_Primary_PLL_gen/soc_system_Primary_PLL.v Line: 235 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0003_Primary_PLL_gen/soc_system_Primary_PLL.v Line: 235     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "pll_fractional_cout" = "32"     Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"     Info (12134): Parameter "operation_mode" = "normal"     Info (12134): Parameter "number_of_clocks" = "1"     Info (12134): Parameter "output_clock_frequency0" = "48.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "0 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "Cyclone V"     Info (12134): Parameter "pll_subtype" = "General"     Info (12134): Parameter "m_cnt_hi_div" = "24"     Info (12134): Parameter "m_cnt_lo_div" = "24"     Info (12134): Parameter "n_cnt_hi_div" = "3"     Info (12134): Parameter "n_cnt_lo_div" = "2"     Info (12134): Parameter "m_cnt_bypass_en" = "false"     Info (12134): Parameter "n_cnt_bypass_en" = "false"     Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"     Info (12134): Parameter "c_cnt_hi_div0" = "5"     Info (12134): Parameter "c_cnt_lo_div0" = "5"     Info (12134): Parameter "c_cnt_prst0" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"     Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en0" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"     Info (12134): Parameter "c_cnt_hi_div1" = "1"     Info (12134): Parameter "c_cnt_lo_div1" = "1"     Info (12134): Parameter "c_cnt_prst1" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"     Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en1" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"     Info (12134): Parameter "c_cnt_hi_div2" = "1"     Info (12134): Parameter "c_cnt_lo_div2" = "1"     Info (12134): Parameter "c_cnt_prst2" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"     Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en2" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"     Info (12134): Parameter "c_cnt_hi_div3" = "1"     Info (12134): Parameter "c_cnt_lo_div3" = "1"     Info (12134): Parameter "c_cnt_prst3" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"     Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en3" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"     Info (12134): Parameter "c_cnt_hi_div4" = "1"     Info (12134): Parameter "c_cnt_lo_div4" = "1"     Info (12134): Parameter "c_cnt_prst4" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"     Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en4" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"     Info (12134): Parameter "c_cnt_hi_div5" = "1"     Info (12134): Parameter "c_cnt_lo_div5" = "1"     Info (12134): Parameter "c_cnt_prst5" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"     Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en5" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"     Info (12134): Parameter "c_cnt_hi_div6" = "1"     Info (12134): Parameter "c_cnt_lo_div6" = "1"     Info (12134): Parameter "c_cnt_prst6" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"     Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en6" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"     Info (12134): Parameter "c_cnt_hi_div7" = "1"     Info (12134): Parameter "c_cnt_lo_div7" = "1"     Info (12134): Parameter "c_cnt_prst7" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"     Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en7" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"     Info (12134): Parameter "c_cnt_hi_div8" = "1"     Info (12134): Parameter "c_cnt_lo_div8" = "1"     Info (12134): Parameter "c_cnt_prst8" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"     Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en8" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"     Info (12134): Parameter "c_cnt_hi_div9" = "1"     Info (12134): Parameter "c_cnt_lo_div9" = "1"     Info (12134): Parameter "c_cnt_prst9" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"     Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en9" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"     Info (12134): Parameter "c_cnt_hi_div10" = "1"     Info (12134): Parameter "c_cnt_lo_div10" = "1"     Info (12134): Parameter "c_cnt_prst10" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"     Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en10" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"     Info (12134): Parameter "c_cnt_hi_div11" = "1"     Info (12134): Parameter "c_cnt_lo_div11" = "1"     Info (12134): Parameter "c_cnt_prst11" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"     Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en11" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"     Info (12134): Parameter "c_cnt_hi_div12" = "1"     Info (12134): Parameter "c_cnt_lo_div12" = "1"     Info (12134): Parameter "c_cnt_prst12" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"     Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en12" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"     Info (12134): Parameter "c_cnt_hi_div13" = "1"     Info (12134): Parameter "c_cnt_lo_div13" = "1"     Info (12134): Parameter "c_cnt_prst13" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"     Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en13" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"     Info (12134): Parameter "c_cnt_hi_div14" = "1"     Info (12134): Parameter "c_cnt_lo_div14" = "1"     Info (12134): Parameter "c_cnt_prst14" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"     Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en14" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"     Info (12134): Parameter "c_cnt_hi_div15" = "1"     Info (12134): Parameter "c_cnt_lo_div15" = "1"     Info (12134): Parameter "c_cnt_prst15" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"     Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en15" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"     Info (12134): Parameter "c_cnt_hi_div16" = "1"     Info (12134): Parameter "c_cnt_lo_div16" = "1"     Info (12134): Parameter "c_cnt_prst16" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"     Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en16" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"     Info (12134): Parameter "c_cnt_hi_div17" = "1"     Info (12134): Parameter "c_cnt_lo_div17" = "1"     Info (12134): Parameter "c_cnt_prst17" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"     Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en17" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"     Info (12134): Parameter "pll_vco_div" = "2"     Info (12134): Parameter "pll_cp_current" = "20"     Info (12134): Parameter "pll_bwctrl" = "10000"     Info (12134): Parameter "pll_output_clk_frequency" = "480.0 MHz"     Info (12134): Parameter "pll_fractional_division" = "1"     Info (12134): Parameter "mimic_fbclk_type" = "gclk"     Info (12134): Parameter "pll_fbclk_mux_1" = "glb"     Info (12134): Parameter "pll_fbclk_mux_2" = "fb_1"     Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"     Info (12134): Parameter "pll_slf_rst" = "false" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings     Info: Peak virtual memory: 4793 megabytes     Info: Processing ended: Tue Apr 30 22:30:16 2019     Info: Elapsed time: 00:00:12     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4666 megabytes     Info: Processing ended: Tue Apr 30 22:30:18 2019     Info: Elapsed time: 00:00:14     Info: Total CPU time (on all processors): 00:00:03
Info: Primary_PLL: Simgen was successful
Info: Primary_PLL: "soc_system" instantiated altera_pll "Primary_PLL"
Info: Pushbuttons: Starting RTL generation for module 'soc_system_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Pushbuttons --dir=C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0004_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0004_Pushbuttons_gen//soc_system_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0004_Pushbuttons_gen/  ]
Info: Pushbuttons: Done RTL generation for module 'soc_system_Pushbuttons'
Info: Pushbuttons: "soc_system" instantiated altera_avalon_pio "Pushbuttons"
Info: Secondary_PLL: Generating simgen model
Info: Secondary_PLL: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Tue Apr 30 22:30:21 2019 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Tue Apr 30 22:30:22 2019 Info: Command: quartus_map soc_system_Secondary_PLL.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected Info (12021): Found 1 design units, including 1 entities, in source file soc_system_secondary_pll.v     Info (12023): Found entity 1: soc_system_Secondary_PLL File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0005_Secondary_PLL_gen/soc_system_Secondary_PLL.v Line: 2 Info (12127): Elaborating entity "soc_system_Secondary_PLL" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0005_Secondary_PLL_gen/soc_system_Secondary_PLL.v Line: 239 Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 319 Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 320 Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 321 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0005_Secondary_PLL_gen/soc_system_Secondary_PLL.v Line: 239 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0005_Secondary_PLL_gen/soc_system_Secondary_PLL.v Line: 239     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "48.0 MHz"     Info (12134): Parameter "pll_fractional_cout" = "32"     Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "48.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "96.000000 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "Cyclone V"     Info (12134): Parameter "pll_subtype" = "General"     Info (12134): Parameter "m_cnt_hi_div" = "4"     Info (12134): Parameter "m_cnt_lo_div" = "4"     Info (12134): Parameter "n_cnt_hi_div" = "256"     Info (12134): Parameter "n_cnt_lo_div" = "256"     Info (12134): Parameter "m_cnt_bypass_en" = "false"     Info (12134): Parameter "n_cnt_bypass_en" = "true"     Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "c_cnt_hi_div0" = "4"     Info (12134): Parameter "c_cnt_lo_div0" = "4"     Info (12134): Parameter "c_cnt_prst0" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"     Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en0" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"     Info (12134): Parameter "c_cnt_hi_div1" = "2"     Info (12134): Parameter "c_cnt_lo_div1" = "2"     Info (12134): Parameter "c_cnt_prst1" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"     Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en1" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"     Info (12134): Parameter "c_cnt_hi_div2" = "1"     Info (12134): Parameter "c_cnt_lo_div2" = "1"     Info (12134): Parameter "c_cnt_prst2" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"     Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en2" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"     Info (12134): Parameter "c_cnt_hi_div3" = "1"     Info (12134): Parameter "c_cnt_lo_div3" = "1"     Info (12134): Parameter "c_cnt_prst3" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"     Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en3" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"     Info (12134): Parameter "c_cnt_hi_div4" = "1"     Info (12134): Parameter "c_cnt_lo_div4" = "1"     Info (12134): Parameter "c_cnt_prst4" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"     Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en4" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"     Info (12134): Parameter "c_cnt_hi_div5" = "1"     Info (12134): Parameter "c_cnt_lo_div5" = "1"     Info (12134): Parameter "c_cnt_prst5" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"     Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en5" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"     Info (12134): Parameter "c_cnt_hi_div6" = "1"     Info (12134): Parameter "c_cnt_lo_div6" = "1"     Info (12134): Parameter "c_cnt_prst6" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"     Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en6" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"     Info (12134): Parameter "c_cnt_hi_div7" = "1"     Info (12134): Parameter "c_cnt_lo_div7" = "1"     Info (12134): Parameter "c_cnt_prst7" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"     Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en7" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"     Info (12134): Parameter "c_cnt_hi_div8" = "1"     Info (12134): Parameter "c_cnt_lo_div8" = "1"     Info (12134): Parameter "c_cnt_prst8" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"     Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en8" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"     Info (12134): Parameter "c_cnt_hi_div9" = "1"     Info (12134): Parameter "c_cnt_lo_div9" = "1"     Info (12134): Parameter "c_cnt_prst9" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"     Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en9" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"     Info (12134): Parameter "c_cnt_hi_div10" = "1"     Info (12134): Parameter "c_cnt_lo_div10" = "1"     Info (12134): Parameter "c_cnt_prst10" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"     Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en10" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"     Info (12134): Parameter "c_cnt_hi_div11" = "1"     Info (12134): Parameter "c_cnt_lo_div11" = "1"     Info (12134): Parameter "c_cnt_prst11" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"     Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en11" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"     Info (12134): Parameter "c_cnt_hi_div12" = "1"     Info (12134): Parameter "c_cnt_lo_div12" = "1"     Info (12134): Parameter "c_cnt_prst12" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"     Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en12" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"     Info (12134): Parameter "c_cnt_hi_div13" = "1"     Info (12134): Parameter "c_cnt_lo_div13" = "1"     Info (12134): Parameter "c_cnt_prst13" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"     Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en13" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"     Info (12134): Parameter "c_cnt_hi_div14" = "1"     Info (12134): Parameter "c_cnt_lo_div14" = "1"     Info (12134): Parameter "c_cnt_prst14" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"     Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en14" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"     Info (12134): Parameter "c_cnt_hi_div15" = "1"     Info (12134): Parameter "c_cnt_lo_div15" = "1"     Info (12134): Parameter "c_cnt_prst15" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"     Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en15" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"     Info (12134): Parameter "c_cnt_hi_div16" = "1"     Info (12134): Parameter "c_cnt_lo_div16" = "1"     Info (12134): Parameter "c_cnt_prst16" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"     Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en16" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"     Info (12134): Parameter "c_cnt_hi_div17" = "1"     Info (12134): Parameter "c_cnt_lo_div17" = "1"     Info (12134): Parameter "c_cnt_prst17" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"     Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en17" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"     Info (12134): Parameter "pll_vco_div" = "2"     Info (12134): Parameter "pll_cp_current" = "20"     Info (12134): Parameter "pll_bwctrl" = "4000"     Info (12134): Parameter "pll_output_clk_frequency" = "384.0 MHz"     Info (12134): Parameter "pll_fractional_division" = "1"     Info (12134): Parameter "mimic_fbclk_type" = "none"     Info (12134): Parameter "pll_fbclk_mux_1" = "glb"     Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"     Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"     Info (12134): Parameter "pll_slf_rst" = "false"     Info (12134): Parameter "pll_clkin_0_src" = "adj_pll_clk" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings     Info: Peak virtual memory: 4794 megabytes     Info: Processing ended: Tue Apr 30 22:30:34 2019     Info: Elapsed time: 00:00:12     Info: Total CPU time (on all processors): 00:00:02 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4666 megabytes     Info: Processing ended: Tue Apr 30 22:30:35 2019     Info: Elapsed time: 00:00:14     Info: Total CPU time (on all processors): 00:00:03
Info: Secondary_PLL: Simgen was successful
Info: Secondary_PLL: "soc_system" instantiated altera_pll "Secondary_PLL"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: mic_system_0: "soc_system" instantiated mic_system "mic_system_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of "{C:/intelfpga_lite/17.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command "{C:/intelfpga_lite/17.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: ]2;Altera Nios II EDS 17.1 [gcc4]C:/intelfpga_lite/17.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010001110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010101110000 -DAC_ROM_MR1=0000000000110 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0001000011000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001101001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011101000 -DAC_ROM_MR1_MIRR=0000000000110 -DAC_ROM_MR2_MIRR=0001000011000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2017  Intel Corporation. All rights reserved.
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc/ac_rom.s ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc/inst_rom.s ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ../hps_AC_ROM.hex ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ../hps_inst_ROM.hex ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto_ac_init.c ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto_inst_init.c ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing ../sequencer_auto_h.sv ...
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: C:/intelfpga_lite/17.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/JJ/AppData/Local/Temp/alt8017_9161271361348613035.dir/0006_s0_gen/hps_sequencer_mem.hex
Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining
Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed
Error: fpga_interfaces: 2019.04.30.22:30:54 Info:
Error: fpga_interfaces: ********************************************************************************************************************
Error: fpga_interfaces: 
Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP.
Error: fpga_interfaces: 
Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: fpga_interfaces: 
Error: fpga_interfaces: ********************************************************************************************************************
Error: fpga_interfaces: 2019.04.30.22:30:58 Warning: Ignored parameter assignment device=5CSEMA5F31C6
Error: fpga_interfaces: 2019.04.30.22:30:58 Warning: Ignored parameter assignment extended_family_support=true
Error: fpga_interfaces: 2019.04.30.22:31:03 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.pll_ref_clk:            $Revision: #3 $
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.pll_ref_clk:            $Date: 2017/09/19 $
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.global_reset: Elaborate: altera_reset_source
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.global_reset:            $Revision: #3 $
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.global_reset:            $Date: 2017/09/19 $
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram.global_reset: Reset is negatively asserted.
Error: fpga_interfaces: 2019.04.30.22:31:03 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2019.04.30.22:31:03 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2019.04.30.22:31:03 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2019.04.30.22:31:03 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2019.04.30.22:31:03 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit.
Error: fpga_interfaces: 2019.04.30.22:31:03 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for SIM_VERILOG
Error: fpga_interfaces: 2019.04.30.22:31:09 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Error: fpga_interfaces: 2019.04.30.22:31:13 Info: pll_ref_clk: "hps_sdram" instantiated altera_avalon_clock_source "pll_ref_clk"
Error: fpga_interfaces: 2019.04.30.22:31:13 Info: global_reset: "hps_sdram" instantiated altera_avalon_reset_source "global_reset"
Error: fpga_interfaces: 2019.04.30.22:31:13 Info: Reusing file C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0010_fpga_interfaces_gen/submodules/verbosity_pkg.sv
Error: fpga_interfaces: 2019.04.30.22:31:13 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: fpga_interfaces: 2019.04.30.22:31:13 Info: p0: Generating clock pair generator
Error: fpga_interfaces: 2019.04.30.22:31:14 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: fpga_interfaces: 2019.04.30.22:31:20 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Error during execution of "{C:/intelfpga_lite/17.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Execution of command "{C:/intelfpga_lite/17.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: ]2;Altera Nios II EDS 17.1 [gcc4]C:/intelfpga_lite/17.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer/sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010001110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010101110000 -DAC_ROM_MR1=0000000000110 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0001000011000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001101001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011101000 -DAC_ROM_MR1_MIRR=0000000000110 -DAC_ROM_MR2_MIRR=0001000011000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: UniPHY Sequencer Microcode Compiler
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Copyright (C) 2017  Intel Corporation. All rights reserved.
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Reading sequencer_mc/ac_rom.s ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Reading sequencer_mc/inst_rom.s ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing ../hps_AC_ROM.hex ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing ../hps_inst_ROM.hex ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing sequencer/sequencer_auto_ac_init.c ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing sequencer/sequencer_auto_inst_init.c ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing sequencer/sequencer_auto.h ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Writing ../sequencer_auto_h.sv ...
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: Info: Microcode compilation successful
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: C:/intelfpga_lite/17.1/quartus/../nios2eds/sdk2/bin/nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: child process exited abnormally
Error: fpga_interfaces: 2019.04.30.22:31:21 Error: s0: add_fileset_file: No such file C:/Users/JJ/AppData/Local/Temp/alt8017_9161271361348613035.dir/0006_s0_gen/hps_sequencer_mem.hex
Error: fpga_interfaces: while executing
Error: fpga_interfaces: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: fpga_interfaces: ("foreach" body line 4)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "foreach file_pathname $return_files_sw {
Error: fpga_interfaces: 		_dprint 1 "Preparing to add $file_pathname"
Error: fpga_interfaces: 		set file_name [file tail $file_pathname]
Error: fpga_interfaces: 		add_fileset_file $..."
Error: fpga_interfaces: (procedure "generate_sw" line 18)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "generate_sw $name $fileset"
Error: fpga_interfaces: (procedure "generate_files" line 37)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "generate_files $name SIM_VERILOG"
Error: fpga_interfaces: (procedure "generate_verilog_sim" line 3)
Error: fpga_interfaces: invoked from within
Error: fpga_interfaces: "generate_verilog_sim altera_mem_if_hhp_qseq_top"
Error: fpga_interfaces: 2019.04.30.22:31:21 Info: s0: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "s0"
Error: fpga_interfaces: 2019.04.30.22:31:22 Error: Generation stopped, 10 or more modules remaining
Error: fpga_interfaces: 2019.04.30.22:31:22 Info: hps_sdram: Done "hps_sdram" with 16 modules, 61 files
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Error: Generation stopped, 43 or more modules remaining
Info: soc_system: Done "soc_system" with 35 modules, 86 files
Error: qsys-generate failed with exit code 1: 91 Errors, 12 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\soc_system\soc_system.spd --output-directory=H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\soc_system\soc_system.spd --output-directory=H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	12 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\soc_system.qsys --synthesis=VERILOG --output-directory=H:\juanjm2_git\micArray\Working_Code\de1_soc_GHRD\soc_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1_soc_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding Primary_PLL [altera_pll 17.1]
Progress: Parameterizing module Primary_PLL
Progress: Adding Pushbuttons [altera_avalon_pio 17.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding Secondary_PLL [altera_pll 17.1]
Progress: Parameterizing module Secondary_PLL
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding mic_system_0 [mic_system 1.0]
Progress: Parameterizing module mic_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.Primary_PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.Primary_PLL: Able to implement PLL with user settings
Info: soc_system.Secondary_PLL: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.Secondary_PLL: Able to implement PLL with user settings
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master mic_system_0.mic_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master mic_system_0.mic_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 3 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master mic_system_0.mic_master and slave hps_0.f2h_sdram0_data because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Primary_PLL: "soc_system" instantiated altera_pll "Primary_PLL"
Info: Pushbuttons: Starting RTL generation for module 'soc_system_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_Pushbuttons --dir=C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0013_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JJ/AppData/Local/Temp/alt8017_3280063983178491356.dir/0013_Pushbuttons_gen//soc_system_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'soc_system_Pushbuttons'
Info: Pushbuttons: "soc_system" instantiated altera_avalon_pio "Pushbuttons"
Info: Secondary_PLL: "soc_system" instantiated altera_pll "Secondary_PLL"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: mic_system_0: "soc_system" instantiated mic_system "mic_system_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: mic_system_0_mic_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mic_system_0_mic_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: mic_system_0_mic_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mic_system_0_mic_slave_agent"
Info: mic_system_0_mic_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mic_system_0_mic_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: mic_system_0_mic_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mic_system_0_mic_slave_burst_adapter"
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: mic_system_0_mic_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mic_system_0_mic_master_translator"
Info: mic_system_0_mic_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mic_system_0_mic_master_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 37 modules, 103 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
