ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.vGreenTask,"ax",%progbits
  21              		.align	2
  22              		.global	vGreenTask
  23              		.thumb
  24              		.thumb_func
  25              		.type	vGreenTask, %function
  26              	vGreenTask:
  27              	.LFB484:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /* ========================================
   2:main_cm4.c    ****  * Laboratoire 4 
   3:main_cm4.c    ****  * Par Lauriane Grondin-Reiher (2011285) et Andr√©a Skaf (2011061)
   4:main_cm4.c    ****  *
   5:main_cm4.c    ****  * Lien github : https://github.com/LaurianeReiher/Labo4.cydsn.git
   6:main_cm4.c    ****  *
   7:main_cm4.c    ****  *
   8:main_cm4.c    ****  *
   9:main_cm4.c    ****  * Copyright YOUR COMPANY, THE YEAR
  10:main_cm4.c    ****  * All Rights Reserved
  11:main_cm4.c    ****  * UNPUBLISHED, LICENSED SOFTWARE.
  12:main_cm4.c    ****  *
  13:main_cm4.c    ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
  14:main_cm4.c    ****  * WHICH IS THE PROPERTY OF your company.
  15:main_cm4.c    ****  *
  16:main_cm4.c    ****  * ========================================
  17:main_cm4.c    **** */
  18:main_cm4.c    **** #include "project.h"
  19:main_cm4.c    **** #include "FreeRTOS.h"
  20:main_cm4.c    **** #include "task.h"
  21:main_cm4.c    **** #include "semphr.h"
  22:main_cm4.c    **** #include "params.h"
  23:main_cm4.c    **** #include "queue.h"
  24:main_cm4.c    **** 
  25:main_cm4.c    **** SemaphoreHandle_t semaphore;
  26:main_cm4.c    **** 
  27:main_cm4.c    **** // Partie 1 
  28:main_cm4.c    **** 
  29:main_cm4.c    **** void vGreenTask ()
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 2


  30:main_cm4.c    **** {
  29              		.loc 1 30 0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34 0000 08B5     		push	{r3, lr}
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  38              	.L2:
  31:main_cm4.c    ****     for(;;)
  32:main_cm4.c    ****     {
  33:main_cm4.c    ****         vTaskDelay(pdMS_TO_TICKS(500));
  39              		.loc 1 33 0 discriminator 1
  40 0002 4FF4FA70 		mov	r0, #500
  41 0006 FFF7FEFF 		bl	vTaskDelay
  42              	.LVL0:
  43              	.LBB22:
  44              	.LBB23:
  45              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 3


  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 4


  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 5


 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 6


 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 7


 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 8


 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 9


 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 10


 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 11


 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 12


 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 13


 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 14


 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 15


 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 16


 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
  46              		.loc 2 813 0 discriminator 1
  47 000a 044C     		ldr	r4, .L4
  48 000c 0225     		movs	r5, #2
  49 000e 6560     		str	r5, [r4, #4]
  50              	.LVL1:
  51              	.LBE23:
  52              	.LBE22:
  34:main_cm4.c    ****         Cy_GPIO_Write(LED_0_PORT, LED_0_NUM, 0);
  35:main_cm4.c    ****         vTaskDelay(pdMS_TO_TICKS(500));
  53              		.loc 1 35 0 discriminator 1
  54 0010 4FF4FA70 		mov	r0, #500
  55 0014 FFF7FEFF 		bl	vTaskDelay
  56              	.LVL2:
  57              	.LBB24:
  58              	.LBB25:
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  59              		.loc 2 817 0 discriminator 1
  60 0018 A560     		str	r5, [r4, #8]
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 17


  61 001a F2E7     		b	.L2
  62              	.L5:
  63              		.align	2
  64              	.L4:
  65 001c 80003240 		.word	1077018752
  66              	.LBE25:
  67              	.LBE24:
  68              		.cfi_endproc
  69              	.LFE484:
  70              		.size	vGreenTask, .-vGreenTask
  71              		.section	.text.isr_bouton,"ax",%progbits
  72              		.align	2
  73              		.global	isr_bouton
  74              		.thumb
  75              		.thumb_func
  76              		.type	isr_bouton, %function
  77              	isr_bouton:
  78              	.LFB485:
  36:main_cm4.c    ****         Cy_GPIO_Write(LED_0_PORT, LED_0_NUM, 1);
  37:main_cm4.c    ****     }
  38:main_cm4.c    **** }
  39:main_cm4.c    **** 
  40:main_cm4.c    **** // Partie 2 
  41:main_cm4.c    **** 
  42:main_cm4.c    **** void isr_bouton(void)
  43:main_cm4.c    **** {
  79              		.loc 1 43 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 08B5     		push	{r3, lr}
  84              		.cfi_def_cfa_offset 8
  85              		.cfi_offset 3, -8
  86              		.cfi_offset 14, -4
  44:main_cm4.c    ****     xSemaphoreGiveFromISR(semaphore, NULL);
  87              		.loc 1 44 0
  88 0002 0021     		movs	r1, #0
  89 0004 0C4B     		ldr	r3, .L9
  90 0006 1868     		ldr	r0, [r3]
  91 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  92              	.LVL3:
  93              	.LBB26:
  94              	.LBB27:
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 18


 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 19


 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 20


 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 21


1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 22


1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 23


1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 24


1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 25


1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 26


1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 27


1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 28


1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 29


1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 30


1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 31


1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  95              		.loc 2 1603 0
  96 000c 0B4B     		ldr	r3, .L9+4
  97 000e 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  98              		.loc 2 1605 0
  99 0010 1022     		movs	r2, #16
 100 0012 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 101              		.loc 2 1608 0
 102 0014 5B69     		ldr	r3, [r3, #20]
 103              	.LVL4:
 104              	.LBE27:
 105              	.LBE26:
  45:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
  46:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 106              		.loc 1 46 0
 107 0016 0A4B     		ldr	r3, .L9+8
 108 0018 B3F90030 		ldrsh	r3, [r3]
 109              	.LVL5:
 110              	.LBB28:
 111              	.LBB29:
 112              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 32


   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 33


  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 34


 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 35


 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 36


 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 37


 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 38


 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 39


 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 40


 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 41


 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 42


 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 43


 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 44


 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 45


 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 46


 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 47


 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 48


 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 49


 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 50


1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 51


1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 52


1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 53


1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 54


1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 55


1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 56


1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 57


1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 58


1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 59


1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 60


1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 61


1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 62


1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 63


 113              		.loc 3 1768 0
 114 001c 002B     		cmp	r3, #0
 115 001e 09DB     		blt	.L6
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 116              		.loc 3 1770 0
 117 0020 5A09     		lsrs	r2, r3, #5
 118 0022 03F01F03 		and	r3, r3, #31
 119              	.LVL6:
 120 0026 0121     		movs	r1, #1
 121 0028 01FA03F3 		lsl	r3, r1, r3
 122 002c 6032     		adds	r2, r2, #96
 123 002e 0549     		ldr	r1, .L9+12
 124 0030 41F82230 		str	r3, [r1, r2, lsl #2]
 125              	.LVL7:
 126              	.L6:
 127 0034 08BD     		pop	{r3, pc}
 128              	.L10:
 129 0036 00BF     		.align	2
 130              	.L9:
 131 0038 00000000 		.word	semaphore
 132 003c 00003240 		.word	1077018624
 133 0040 00000000 		.word	Bouton_ISR_cfg
 134 0044 00E100E0 		.word	-536813312
 135              	.LBE29:
 136              	.LBE28:
 137              		.cfi_endproc
 138              	.LFE485:
 139              		.size	isr_bouton, .-isr_bouton
 140              		.section	.text.bouton_Task,"ax",%progbits
 141              		.align	2
 142              		.global	bouton_Task
 143              		.thumb
 144              		.thumb_func
 145              		.type	bouton_Task, %function
 146              	bouton_Task:
 147              	.LFB486:
  47:main_cm4.c    **** }
  48:main_cm4.c    **** 
  49:main_cm4.c    **** void bouton_Task()
  50:main_cm4.c    **** {
 148              		.loc 1 50 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152 0000 08B5     		push	{r3, lr}
 153              		.cfi_def_cfa_offset 8
 154              		.cfi_offset 3, -8
 155              		.cfi_offset 14, -4
  51:main_cm4.c    ****     //xSemaphoreTakeFromISR(semaphore, NULL);
  52:main_cm4.c    ****     vTaskDelay(pdMS_TO_TICKS(20));
 156              		.loc 1 52 0
 157 0002 1420     		movs	r0, #20
 158 0004 FFF7FEFF 		bl	vTaskDelay
 159              	.LVL8:
  53:main_cm4.c    ****     if (xSemaphoreTakeFromISR(semaphore, NULL)==pdTRUE)
 160              		.loc 1 53 0
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 64


 161 0008 0022     		movs	r2, #0
 162 000a 1146     		mov	r1, r2
 163 000c 074B     		ldr	r3, .L15
 164 000e 1868     		ldr	r0, [r3]
 165 0010 FFF7FEFF 		bl	xQueueReceiveFromISR
 166              	.LVL9:
 167 0014 0128     		cmp	r0, #1
 168 0016 04D1     		bne	.L12
 169              	.LVL10:
 170              	.LBB38:
 171              	.LBB39:
 172              	.LBB40:
 173              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \file cy_scb_uart.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \version 2.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Provides UART API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Driver API for UART
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The functions and other declarations used in this part of the driver are in 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * cy_scb_uart.h. You can also include cy_pdl.h (ModusToolbox only) to get access 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to all functions and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The Universal Asynchronous Receiver/Transmitter (UART) protocol is an 
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * asynchronous serial interface protocol. UART communication is typically 
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * point-to-point. The UART interface consists of two signals:
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * TX: Transmitter output
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * RX: Receiver input
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Additionally, two side-band signals are used to implement flow control in 
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * UART. Note that the flow control applies only to TX functionality.
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Clear to Send (CTS): This is an input signal to the transmitter. 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   When active, it indicates that the slave is ready for the master to 
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   transmit data.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Ready to Send (RTS): This is an output signal from the receiver. When 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   active, it indicates that the receiver is ready to receive data
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Features:
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Supports UART protocol
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   * Standard UART
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   * Multi-processor mode
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * SmartCard (ISO7816) reader
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * IrDA
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Data frame size programmable from 4 to 16 bits
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 65


  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Programmable number of STOP bits, which can be set in terms of half bit 
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   periods between 1 and 4
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Parity support (odd and even parity)
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Median filter on Rx input
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Programmable oversampling
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Start skipping
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_configuration Configuration Considerations
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART driver configuration can be divided to number of sequential
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * steps listed below:
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_config
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_pins
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_clock
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_data_rate
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_intr
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_enable
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * UART driver is built on top of the SCB hardware block. The SCB5 instance is
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * used as an example for all code snippets. Modify the code to match your
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * design.
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_config Configure UART
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To set up the UART driver, provide the configuration parameters in the
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref cy_stc_scb_uart_config_t structure. For example: provide uartMode,
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * oversample, dataWidth, enableMsbFirst, parity, and stopBits. The other
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * parameters are optional. To initialize the driver, call \ref Cy_SCB_UART_Init 
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * function providing a pointer to the populated \ref cy_stc_scb_uart_config_t 
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * structure and the allocated \ref cy_stc_scb_uart_context_t structure.
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_pins Assign and Configure Pins
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Only dedicated SCB pins can be used for UART operation. The HSIOM
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * register must be configured to connect dedicated SCB UART pins to the 
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * SCB block. Also, the UART output pins must be configured in Strong Drive 
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Input Off mode and UART input pins in Digital High-Z:
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG_PINS
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_clock Assign Clock Divider
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * A clock source must be connected to the SCB block to oversample input and
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * output signals, in this document this clock will be referred as clk_scb.
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * You must use one of available integer or fractional dividers. Use the 
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref group_sysclk driver API to do this.
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG_ASSIGN_CLOCK
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 66


 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_data_rate Configure Baud Rate
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To get the UART to operate with the desired baud rate, the clk_scb frequency
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * and the oversample must be configured. Use the \ref group_sysclk driver API
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to configure clk_scb frequency. Set the <em><b>oversample parameter
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in configuration structure</b></em> to define the number of the SCB clocks
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * within one UART bit-time.
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG_DATA_RATE
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <b>Refer to the technical reference manual (TRM) section UART sub-section
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clocking and Oversampling to get information about how to configure the UART to run with
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * desired baud rate.</b>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_intr Configure Interrupt
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The interrupt is optional for the UART operation. To configure interrupt
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the \ref Cy_SCB_UART_Interrupt function must be called in the interrupt
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * handler for the selected SCB instance. Also, this interrupt must be enabled
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in the NVIC.
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The interrupt must be configured when \ref group_scb_uart_hl will be used.
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_INTR_A
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_INTR_B
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_enable Enable UART
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Finally, enable the UART operation by calling \ref Cy_SCB_UART_Enable.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_ENABLE
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_use_cases Common Use Cases
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART API is divided into two categories: \ref group_scb_uart_low_level_functions
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * and \ref group_scb_uart_high_level_functions. \n
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <em>Do not mix <b>High-Level</b> and <b>Low-Level</b> API because a Low-Level
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * API can adversely affect the operation of a High-Level API.</em>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_ll Low-Level API
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The \ref group_scb_uart_low_level_functions functions allow
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * interacting directly with the hardware and do not use \ref Cy_SCB_UART_Interrupt.
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * These functions do not require context for operation. Thus, NULL can be
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * passed for context parameter in \ref Cy_SCB_UART_Init and \ref Cy_SCB_UART_Disable 
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * instead of a pointer to the context structure.
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * To write data into the TX FIFO, use one of the provided functions:
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_Put, \ref Cy_SCB_UART_PutArray,
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_PutArrayBlocking or \ref Cy_SCB_UART_PutString.
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   Note that putting data into the TX FIFO starts data transfer.
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * To read data from the RX FIFO, use one of the provided functions:
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_Get, \ref Cy_SCB_UART_GetArray or
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 67


 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_GetArrayBlocking.
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * The statuses can be polled using: \ref Cy_SCB_UART_GetRxFifoStatus and
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_GetTxFifoStatus.
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <em>The statuses are <b>W1C (Write 1 to Clear)</b> and after a status
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   is set, it must be cleared.</em> Note that there are statuses evaluated as level.
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   These statuses remain set until an event is true. Therefore, after the clear
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   operation, the status is cleared but then it is restored (if event is still
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   true).
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   Also, the following functions can be used for polling as well
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_IsTxComplete, \ref Cy_SCB_UART_GetNumInRxFifo and
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_GetNumInTxFifo.
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_TRANSMIT_DATA_LL
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_hl High-Level API
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The \ref group_scb_uart_high_level_functions API use \ref Cy_SCB_UART_Interrupt
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to execute the transfer. Call \ref Cy_SCB_UART_Transmit to start transmission.
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Call \ref Cy_SCB_UART_Receive to start receive operation. After the
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * operation is started the \ref Cy_SCB_UART_Interrupt handles the data
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * transfer until its completion.
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Therefore \ref Cy_SCB_UART_Interrupt must be called inside the user 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * interrupt handler to make the High-Level API work. To monitor status
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * of transmit operation, use \ref Cy_SCB_UART_GetTransmitStatus and
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_GetReceiveStatus to monitor receive status appropriately.
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Alternatively use \ref Cy_SCB_UART_RegisterCallback to register callback
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * function to be notified about \ref group_scb_uart_macros_callback_events.
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <b>Receive Operation</b>
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_RECEIVE_DATA_HL
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <b>Transmit Operation</b>
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_TRANSMIT_DATA_HL
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * There is also capability to insert a receive ring buffer that operates between
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the RX FIFO and the user buffer. The received data is copied into the ring
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * buffer from the RX FIFO. This process runs in the background after the ring
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * buffer operation is started by \ref Cy_SCB_UART_StartRingBuffer.
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * When \ref Cy_SCB_UART_Receive is called, it first reads data from the ring
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * buffer and then sets up an interrupt to receive more data if the required
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * amount has not yet been read.
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_dma_trig DMA Trigger
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The SCB provides TX and RX output trigger signals that can be routed to the
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * DMA controller inputs. These signals are assigned based on the data availability
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in the TX and RX FIFOs appropriately.
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * The RX trigger signal is active while the number of data
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   elements in the RX FIFO is greater than the value of RX FIFO level. Use
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   function \ref Cy_SCB_SetRxFifoLevel or set configuration structure
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   rxFifoTriggerLevel parameter to configure RX FIFO level value. \n
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <em>For example, the RX FIFO has 8 data elements and the RX FIFO level is 0.
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   The RX trigger signal is active until DMA reads all data from
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 68


 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   the RX FIFO.</em>
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * The TX trigger signal is active while the number of data elements
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   in the TX FIFO is less than the value of TX FIFO level. Use function
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_SetTxFifoLevel or set configuration structure txFifoTriggerLevel
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   parameter to configure TX FIFO level value. \n
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <em>For example, the TX FIFO has 0 data elements (empty) and the TX FIFO level
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   is 7. The TX trigger signal is active until DMA loads TX FIFO
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   with 8 data elements (note that after the first TX load operation, the data 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   element goes to the shift register and TX FIFO is empty).</em>
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To route SCB TX or RX trigger signals to DMA controller use \ref group_trigmux
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * driver API.
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To properly handle DMA level request signal activation and de-activation from the SCB
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * peripheral block the DMA Descriptor typically must be configured to re-trigger
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * after 16 Clk_Slow cycles.
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_lp Low Power Support
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART driver provides callback functions to handle power mode
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * transition. The callback \ref Cy_SCB_UART_DeepSleepCallback must be called
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * during execution of \ref Cy_SysPm_CpuEnterDeepSleep \ref Cy_SCB_UART_HibernateCallback
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * must be called during execution of \ref Cy_SysPm_SystemEnterHibernate. To trigger the
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * callback execution, the callback must be registered before calling the
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * information about power mode transitions and callback registration.
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART is disabled during Deep Sleep and Hibernate and stops driving 
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the output pins. The state of the UART output pins TX and RTS is High-Z, 
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * which can cause unexpected behavior of the UART receiver due to possible
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * glitches on these lines. These pins must be set to the inactive state before 
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * entering Deep Sleep or Hibernate mode.
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * These pins must keep the inactive level (the same state 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * when UART TX is enabled and does not transfer data) before entering Deep 
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Sleep or Hibernate mode. To do that, write the GPIO data register of each pin 
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to the inactive level for each output pin. Then configure High-Speed Input 
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Output Multiplexer (HSIOM) of each pin to be controlled by the GPIO (use 
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref group_gpio driver API). After exiting Deep Sleep mode the UART 
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * must be enabled and the pins configuration restored to return the 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * UART control of the pins (after exiting Hibernate mode, the 
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * system initialization code does the same). Copy either or 
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * both \ref Cy_SCB_UART_DeepSleepCallback and \ref Cy_SCB_UART_HibernateCallback 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * as appropriate, and make the changes described above inside the function.
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Alternately, external pull-up or pull-down resistors can be connected 
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to the appropriate UART lines to keep them inactive during Deep-Sleep or 
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Hibernate.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_more_information More Information
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * For more information on the SCB peripheral, refer to the technical reference
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * manual (TRM).
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 69


 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_MISRA MISRA-C Compliance
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <table class="doxtable">
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>MISRA Rule</th>
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>Rule Class (Required/Advisory)</th>
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>Rule Description</th>
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>Description of Deviation(s)</th>
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>11.4</td>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>A</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>A cast should not be performed between a pointer to object type and
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         a different pointer to object type.</td>
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         * The pointer to the buffer memory is void to allow handling different
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         different data types: uint8_t (4-8 bits) or uint16_t (9-16 bits).
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         The cast operation is safe because the configuration is verified
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         before operation is performed.
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         * The functions \ref Cy_SCB_UART_DeepSleepCallback and
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         \ref Cy_SCB_UART_HibernateCallback are callback of
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         functions becomes the user's responsibility because pointers are
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         initialized when callback is registered in SysPm driver.</td>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>14.2</td>
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>R</td>
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         however executed, or b) cause control flow to change.</td>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>The unused function parameters are cast to void. This statement
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>14.7</td>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>R</td>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>A function shall have a single point of exit at the end of the
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         function.</td>
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>The functions can return from several points. This is done to improve
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         code clarity when returning error status code if input parameters
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         validation fails.</td>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * </table>
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_changelog Changelog
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <table class="doxtable">
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td rowspan="2">2.20</td>
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Flattened the organization of the driver source code into the single 
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         source directory and the single include directory.
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     </td>
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Driver library directory-structure simplification.</td>
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added register access layer. Use register access macros instead
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         of direct register access using dereferenced pointers.</td>
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 70


 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Makes register access device-independent, so that the PDL does 
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         not need to be recompiled for each supported part number.</td>
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>2.10</td>
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>None.</td>
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>SCB I2C driver updated.</td>
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td rowspan="5">2.0</td>
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added parameters validation for public API.</td>
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Replaced variables that have limited range of values with enumerated
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         types.</td>
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added function \ref Cy_SCB_UART_SendBreakBlocking for break condition
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         generation.</td>
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Fixed low power callbacks \ref Cy_SCB_UART_DeepSleepCallback and
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         \ref Cy_SCB_UART_HibernateCallback to prevent the device from entering
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         low power mode when RX FIFO is not empty.</td>
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>The callbacks allowed entering device into low power mode when RX FIFO
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         had data.</td>
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>1.0</td>
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Initial version.</td>
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * </table>
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros Macros
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_functions Functions
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_general_functions General
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_high_level_functions High-Level
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_low_level_functions Low-Level
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_interrupt_functions Interrupt
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_low_power_functions Low Power Callbacks
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \}
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_data_structures Data Structures
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_enums Enumerated Types
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #if !defined(CY_SCB_UART_H)
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_H
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 71


 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #include "cy_scb_common.h"
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #if defined(__cplusplus)
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** extern "C" {
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #endif
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *          Enumerated Types
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_enums
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART status codes */
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Operation completed successfully */
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_SUCCESS = 0U,
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** One or more of input parameters are invalid */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_UART_ID | 1U),
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * The UART is busy processing a receive operation.
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_RECEIVE_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_UART_ID | 2U),
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * The UART is busy processing a transmit operation.
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_TRANSMIT_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_UART_ID | 3U)
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_status_t;
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Mode */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STANDARD  = 0U, /**< Configures the SCB for Standard UART operation */
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_SMARTCARD = 1U, /**< Configures the SCB for SmartCard operation */
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_IRDA      = 2U, /**< Configures the SCB for IrDA operation */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_mode_t;
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Stop Bits */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_1   = 2U,  /**< UART looks for 1 Stop Bit    */
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_1_5 = 3U,  /**< UART looks for 1.5 Stop Bits */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_2   = 4U,  /**< UART looks for 2 Stop Bits   */
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_2_5 = 5U,  /**< UART looks for 2.5 Stop Bits */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_3   = 6U,  /**< UART looks for 3 Stop Bits   */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_3_5 = 7U,  /**< UART looks for 3.5 Stop Bits */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_4   = 8U,  /**< UART looks for 4 Stop Bits   */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_stop_bits_t;
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Parity */
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 72


 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_PARITY_NONE = 0U,    /**< UART has no parity check   */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_PARITY_EVEN = 2U,    /**< UART has even parity check */
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_PARITY_ODD  = 3U,    /**< UART has odd parity check  */
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_parity_t;
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Polarity */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_ACTIVE_LOW  = 0U,   /**< Signal is active low */
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_ACTIVE_HIGH = 1U,   /**< Signal is active high */
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_polarity_t;
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_enums */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *                           Type Definitions
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_data_structures
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Provides the typedef for the callback function called in the
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_Interrupt to notify the user about occurrences of
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref group_scb_uart_macros_callback_events.
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef void (* cy_cb_scb_uart_handle_events_t)(uint32_t event);
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART configuration structure */
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef struct stc_scb_uart_config
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Specifies the UART's mode of operation */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_mode_t    uartMode;
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Oversample factor for UART.
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * * The UART baud rate is the SCB Clock frequency / oversample
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     *  (valid range is 8-16).
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * * For IrDA, the oversample is always 16, unless
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * \ref irdaEnableLowPowerReceiver is enabled. Then the oversample is
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * reduced to the \ref group_scb_uart_macros_irda_lp_ovs set.
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    oversample;
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** The width of UART data (valid range is 5 to 9) */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    dataWidth;
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to shift out data element MSB first; otherwise,
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * LSB first
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableMsbFirst;
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 73


 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Specifies the number of stop bits in the UART transaction, in half-bit
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * increments
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_stop_bits_t    stopBits;
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Configures the UART parity */
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_parity_t    parity;
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables a digital 3-tap median filter (2 out of 3 voting) to be applied 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * to the input of the RX FIFO to filter glitches on the line (for IrDA, 
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * this parameter is ignored)
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     *
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableInputFilter;
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to drop data in the RX FIFO when a parity error is
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * detected
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        dropOnParityError;
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to drop data in the RX FIFO when a frame error is
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * detected
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        dropOnFrameError;
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the UART operation in Multi-Processor mode which requires
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * dataWidth to be 9 bits (the 9th bit is used to indicate address byte)
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableMutliProcessorMode;
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * If Multi Processor mode is enabled, this is the address of the RX
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * FIFO. If the address matches, data is accepted into the FIFO. If
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * it does not match, the data is ignored.
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    receiverAddress;
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * This is the address mask for the Multi Processor address. 1 indicates
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * that the incoming address must match the corresponding bit in the slave
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * address. A 0 in the mask indicates that the incoming address does
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * not need to match.
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    receiverAddressMask;
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to accept the matching address in the RX FIFO.
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * This is useful when the device supports more than one address.
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        acceptAddrInFifo;
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Inverts the IrDA RX input */
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        irdaInvertRx;
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 74


 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the low-power receive for IrDA mode.
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Note that the transmission must be disabled if this mode is enabled.
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        irdaEnableLowPowerReceiver;
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables retransmission of the frame placed in the TX FIFO when
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * NACK is received in SmartCard mode (for Standard and IrDA , this parameter
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * is ignored)
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        smartCardRetryOnNack;
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the usage of the CTS input signal for the transmitter. The
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * transmitter waits for CTS to be active before sending data
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableCts;
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Sets the CTS Polarity */
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_polarity_t    ctsPolarity;
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * When the RX FIFO has fewer entries than rtsRxFifoLevel, the
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * RTS signal is active (note to disable RTS, set this field to zero)
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    rtsRxFifoLevel;
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Sets the RTS Polarity */
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_polarity_t    rtsPolarity;
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Specifies the number of bits to detect a break condition */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    breakWidth;
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * When there are more entries in the RX FIFO than this level
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * the RX trigger output goes high. This output can be connected
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * to a DMA channel through a trigger mux.
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Also, it controls the \ref CY_SCB_UART_RX_TRIGGER interrupt source.
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    rxFifoTriggerLevel;
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * The bits set in this mask allow the event to cause an interrupt
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * (See \ref group_scb_uart_macros_rx_fifo_status for the set of constants)
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    rxFifoIntEnableMask;
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * When there are fewer entries in the TX FIFO then this level
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * the TX trigger output goes high. This output can be connected
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * to a DMA channel through a trigger mux.
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Also, it controls \ref CY_SCB_UART_TX_TRIGGER interrupt source.
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    txFifoTriggerLevel;
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 75


 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Bits set in this mask allows the event to cause an interrupt
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * (See \ref group_scb_uart_macros_tx_fifo_status for the set of constants)
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    txFifoIntEnableMask;
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_stc_scb_uart_config_t;
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART context structure.
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * All fields for the context structure are internal. Firmware never reads or
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * writes these values. Firmware allocates the structure and provides the
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * address of the structure to the driver in function calls. Firmware must
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * ensure that the defined instance of this structure remains in scope
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * while the drive is in use.
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef struct cy_stc_scb_uart_context
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** \cond INTERNAL */
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile txStatus;         /**< The transmit status */
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxStatus;         /**< The receive status */
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     void     *rxRingBuf;                /**< The pointer to the ring buffer */
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t  rxRingBufSize;            /**< The ring buffer size */
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxRingBufHead;    /**< The ring buffer head index */
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxRingBufTail;    /**< The ring buffer tail index */
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     void     *rxBuf;                    /**< The pointer to the receive buffer */
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t  rxBufSize;                /**< The receive buffer size */
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxBufIdx;         /**< The current location in the receive buffer */
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     void     *txBuf;                    /**< The pointer to the transmit buffer */
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t  txBufSize;                /**< The transmit buffer size */
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile txLeftToTransmit; /**< The number of data elements left to be transmitted */
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** The pointer to an event callback that is called when any of
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * \ref group_scb_uart_macros_callback_events occurs
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_cb_scb_uart_handle_events_t cbEvents;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #if !defined(NDEBUG)
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t initKey;               /**< Tracks the context initialization */
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #endif /* !(NDEBUG) */
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** \endcond */
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_stc_scb_uart_context_t;
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_data_structures */
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *                           Function Prototypes
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_general_functions
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_scb_uart_status_t Cy_SCB_UART_Init(CySCB_Type *base, cy_stc_scb_uart_config_t const *config,
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                          cy_stc_scb_uart_context_t *context);
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_DeInit (CySCB_Type *base);
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 76


 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_Enable(CySCB_Type *base);
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_Disable(CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_EnableCts      (CySCB_Type *base);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_DisableCts     (CySCB_Type *base);
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_SetRtsFifoLevel(CySCB_Type *base, uint32_t level);
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRtsFifoLevel(CySCB_Type const *base);
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_EnableSkipStart (CySCB_Type *base);
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_DisableSkipStart(CySCB_Type *base);
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_general_functions */
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_high_level_functions
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_StartRingBuffer   (CySCB_Type *base, void *buffer, uint32_t size,
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                         cy_stc_scb_uart_context_t *context);
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_StopRingBuffer    (CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetNumInRingBuffer(CySCB_Type const *base, cy_stc_scb_uart_context_t const *co
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_ClearRingBuffer   (CySCB_Type const *base, cy_stc_scb_uart_context_t *context)
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_scb_uart_status_t Cy_SCB_UART_Receive(CySCB_Type *base, void *buffer, uint32_t size,
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                             cy_stc_scb_uart_context_t *context);
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_AbortReceive    (CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetReceiveStatus(CySCB_Type const *base, cy_stc_scb_uart_context_t const *cont
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetNumReceived  (CySCB_Type const *base, cy_stc_scb_uart_context_t const *cont
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_scb_uart_status_t Cy_SCB_UART_Transmit(CySCB_Type *base, void *buffer, uint32_t size,
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                              cy_stc_scb_uart_context_t *context);
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_AbortTransmit       (CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetTransmitStatus   (CySCB_Type const *base, cy_stc_scb_uart_context_t const *
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetNumLeftToTransmit(CySCB_Type const *base, cy_stc_scb_uart_context_t const *
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_high_level_functions */
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_low_level_functions
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Put             (CySCB_Type *base, uint32_t data);
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_PutArray        (CySCB_Type *base, void *buffer, uint32_t size
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_PutArrayBlocking(CySCB_Type *base, void *buffer, uint32_t size
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_PutString       (CySCB_Type *base, char_t const string[]);
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_SendBreakBlocking(CySCB_Type *base, uint32_t breakWidth);
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Get             (CySCB_Type const *base);
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetArray        (CySCB_Type const *base, void *buffer, uint32_
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_GetArrayBlocking(CySCB_Type const *base, void *buffer, uint32_
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetTxFifoStatus  (CySCB_Type const *base);
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearTxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRxFifoStatus  (CySCB_Type const *base);
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInTxFifo   (CySCB_Type const *base);
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE bool     Cy_SCB_UART_IsTxComplete     (CySCB_Type const *base);
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 77


 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInRxFifo   (CySCB_Type const *base);
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearRxFifo      (CySCB_Type *base);
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearTxFifo      (CySCB_Type *base);
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_low_level_functions */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_interrupt_functions
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_Interrupt(CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_RegisterCallback(CySCB_Type const *base, cy_cb_scb_uart_handle_eve
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                   cy_stc_scb_uart_context_t *context);
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_interrupt_functions */
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_low_power_functions
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_syspm_status_t Cy_SCB_UART_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, 
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_syspm_status_t Cy_SCB_UART_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams, 
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_low_power_functions */
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *                               API Constants
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_macros
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_irda_lp_ovs UART IRDA Low Power Oversample factors
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS16      (1UL)   /**< IrDA in low-power mode oversampled by 16   */
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS32      (2UL)   /**< IrDA in low-power mode oversampled by 32   */
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS48      (3UL)   /**< IrDA in low-power mode oversampled by 48   */
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS96      (4UL)   /**< IrDA in low-power mode oversampled by 96   */
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS192     (5UL)   /**< IrDA in low-power mode oversampled by 192  */
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS768     (6UL)   /**< IrDA in low-power mode oversampled by 768  */
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS1536    (7UL)   /**< IrDA in low-power mode oversampled by 1536 */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_irda_lp_ovs */
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_rx_fifo_status UART RX FIFO status.
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Macros to check UART RX FIFO status returned by \ref Cy_SCB_UART_GetRxFifoStatus
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * function or assign mask for \ref Cy_SCB_UART_ClearRxFifoStatus function.
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Each UART RX FIFO status is encoded in a separate bit, therefore multiple
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * bits may be set to indicate the current status.
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 78


 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The number of entries in the RX FIFO is more than the RX FIFO trigger level
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * value
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_TRIGGER         (SCB_INTR_RX_TRIGGER_Msk)
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO is not empty, there is data to read */
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_NOT_EMPTY       (SCB_INTR_RX_NOT_EMPTY_Msk)
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The RX FIFO is full, there is no more space for additional data, and
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * any additional data will be dropped
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_FULL            (SCB_INTR_RX_FULL_Msk)
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The RX FIFO was full and there was an attempt to write to it.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * That additional data was dropped.
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_OVERFLOW        (SCB_INTR_RX_OVERFLOW_Msk)
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** An attempt to read from an empty RX FIFO */
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_UNDERFLOW       (SCB_INTR_RX_UNDERFLOW_Msk)
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO detected a frame error, either a stop or stop-bit error */
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_ERR_FRAME       (SCB_INTR_RX_FRAME_ERROR_Msk)
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO detected a parity error */
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_ERR_PARITY      (SCB_INTR_RX_PARITY_ERROR_Msk)
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO detected a break transmission from the transmitter */
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_BREAK_DETECT    (SCB_INTR_RX_BREAK_DETECT_Msk)
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_rx_fifo_status */
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_tx_fifo_status UART TX FIFO Statuses
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Macros to check UART TX FIFO status returned by \ref Cy_SCB_UART_GetTxFifoStatus
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * function or assign mask for \ref Cy_SCB_UART_ClearTxFifoStatus function.
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Each UART TX FIFO status is encoded in a separate bit, therefore multiple bits
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * may be set to indicate the current status.
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The number of entries in the TX FIFO is less than the TX FIFO trigger level
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * value
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_TRIGGER     (SCB_INTR_TX_TRIGGER_Msk)
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The TX FIFO is not full, there is a space for more data */
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_NOT_FULL    (SCB_INTR_TX_NOT_FULL_Msk)
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The TX FIFO is empty, note there may still be data in the shift register.*/
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_EMPTY       (SCB_INTR_TX_EMPTY_Msk)
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** An attempt to write to the full TX FIFO */
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_OVERFLOW    (SCB_INTR_TX_OVERFLOW_Msk)
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** An attempt to read from an empty transmitter FIFO (hardware reads). */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 79


 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_UNDERFLOW (SCB_INTR_TX_UNDERFLOW_Msk)
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** All data has been transmitted out of the FIFO, including shifter */
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_DONE        (SCB_INTR_TX_UART_DONE_Msk)
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter received a NACK */
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_NACK        (SCB_INTR_TX_UART_NACK_Msk)
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter lost arbitration */
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_ARB_LOST    (SCB_INTR_TX_UART_ARB_LOST_Msk)
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_tx_fifo_status */
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_receive_status UART Receive Statuses
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Macros to check current UART receive status returned by 
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_GetReceiveStatus function. 
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Each UART receive status is encoded in a separate bit, therefore multiple bits
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * may be set to indicate the current status.
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive operation started by \ref Cy_SCB_UART_Receive is in progress */
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ACTIVE         (0x01UL)
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The hardware RX FIFO was full and there was an attempt to write to it.
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * That additional data was dropped.
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_OVERFLOW       (SCB_INTR_RX_OVERFLOW_Msk)
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive hardware detected a frame error, either a start or
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * stop bit error
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR_FRAME      (SCB_INTR_RX_FRAME_ERROR_Msk)
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive hardware detected a parity error */
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR_PARITY     (SCB_INTR_RX_PARITY_ERROR_Msk)
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive hardware detected a break transmission from transmitter */
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_BREAK_DETECT   (SCB_INTR_RX_BREAK_DETECT_Msk)
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_receive_status */
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_transmit_status UART Transmit Status
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Macros to check current UART transmit status returned by 
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_GetTransmitStatus function. 
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Each UART transmit status is encoded in a separate bit, therefore multiple bits
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * may be set to indicate the current status.
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The transmit operation started by \ref Cy_SCB_UART_Transmit is in progress */
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ACTIVE    (0x01UL)
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * All data elements specified by \ref Cy_SCB_UART_Transmit have been loaded
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * into the TX FIFO
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 80


 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_IN_FIFO   (0x02UL)
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter received a NACK */
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_NACK      (SCB_INTR_TX_UART_NACK_Msk)
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter lost arbitration */
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ARB_LOST  (SCB_INTR_TX_UART_ARB_LOST_Msk)
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_transmit_status */
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_callback_events UART Callback Events
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Macros to check UART events passed by \ref cy_cb_scb_uart_handle_events_t callback.
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Note that only single event is notified by the callback when it is called.
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * All data elements specified by \ref Cy_SCB_UART_Transmit have been loaded
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * into the TX FIFO
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_IN_FIFO_EVENT (0x01UL)
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The transmit operation started by \ref Cy_SCB_UART_Transmit is complete */
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_DONE_EVENT    (0x02UL)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive operation started by \ref Cy_SCB_UART_Receive is complete */
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_DONE_EVENT     (0x04UL)
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The ring buffer is full, there is no more space for additional data.
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Additional data is stored in the RX FIFO until it becomes full, at which
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * point data is dropped.
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RB_FULL_EVENT          (0x08UL)
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * An error was detected during the receive operation. This includes overflow,
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * frame error, or parity error. Check \ref Cy_SCB_UART_GetReceiveStatus to
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * determine the source of the error.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR_EVENT      (0x10UL)
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * An error was detected during the transmit operation. This includes a NACK
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * or lost arbitration. Check \ref Cy_SCB_UART_GetTransmitStatus to determine
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the source of the error
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ERR_EVENT     (0x20UL)
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_callback_events */
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** Data returned by the hardware when an empty RX FIFO is read */
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_NO_DATA         (0xFFFFFFFFUL)
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *                            Internal Constants
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 81


 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \cond INTERNAL */
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_INTR_MASK    (CY_SCB_UART_TX_TRIGGER  | CY_SCB_UART_TX_NOT_FULL  | CY_SCB_UA
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_TX_OVERFLOW | CY_SCB_UART_TX_UNDERFLOW | CY_SCB_UA
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_TX_NACK     | CY_SCB_UART_TX_ARB_LOST)
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_INTR_MASK    (CY_SCB_UART_RX_TRIGGER    | CY_SCB_UART_RX_NOT_EMPTY | CY_SCB_
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_RX_OVERFLOW   | CY_SCB_UART_RX_UNDERFLOW | CY_SCB_
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_RX_ERR_PARITY | CY_SCB_UART_RX_BREAK_DETECT)
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_INTR        (CY_SCB_TX_INTR_LEVEL | CY_SCB_TX_INTR_UART_NACK | CY_SCB_TX_INT
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_INTR        (CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                     CY_SCB_RX_INTR_UART_PARITY_ERROR | CY_SCB_RX_INTR_UART_BREAK_DE
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR    (CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR_UART_FRAME_ERROR | \
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                     CY_SCB_RX_INTR_UART_PARITY_ERROR)
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ERR   (CY_SCB_TX_INTR_UART_NACK | CY_SCB_TX_INTR_UART_ARB_LOST)
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_INIT_KEY       (0x00ABCDEFUL)
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_MODE_VALID(mode)     ( (CY_SCB_UART_STANDARD  == (mode)) || \
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                               (CY_SCB_UART_SMARTCARD == (mode)) || \
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                               (CY_SCB_UART_IRDA      == (mode)) )
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_STOP_BITS_VALID(stopBits)    ( (CY_SCB_UART_STOP_BITS_1   == (stopBits)) || 
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_1_5 == (stopBits)) || 
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_2   == (stopBits)) || 
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_2_5 == (stopBits)) || 
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_3   == (stopBits)) || 
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_3_5 == (stopBits)) || 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_4   == (stopBits)) )
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_PARITY_VALID(parity)         ( (CY_SCB_UART_PARITY_NONE == (parity)) || \
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_PARITY_EVEN == (parity)) || \
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_PARITY_ODD  == (parity)) )
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_POLARITY_VALID(polarity)     ( (CY_SCB_UART_ACTIVE_LOW  == (polarity)) || \
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_ACTIVE_HIGH == (polarity)) )
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_IRDA_LP_OVS_VALID(ovs)       ( (CY_SCB_UART_IRDA_LP_OVS16   == (ovs)) || \
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS32   == (ovs)) || \
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS48   == (ovs)) || \
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS96   == (ovs)) || \
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS192  == (ovs)) || \
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS768  == (ovs)) || \
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS1536 == (ovs)) )
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_ADDRESS_VALID(addr)          ((addr) <= 0xFFUL)
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_ADDRESS_MASK_VALID(mask)     ((mask) <= 0xFFUL)
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_DATA_WIDTH_VALID(width)      ( ((width) >= 5UL) && ((width) <= 9UL) )
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_OVERSAMPLE_VALID(ovs, mode, lpRx)    ( ((CY_SCB_UART_STANDARD  == (mode)) ||
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                               (((ovs) >= 8UL) && ((ovs) <= 16UL)) :
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                               ((lpRx) ? CY_SCB_UART_IS_IRDA_LP_OVS_
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_RX_BREAK_WIDTH_VALID(base, width)    ( ((width) >= (_FLD2VAL(SCB_RX_CTRL_DAT
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 82


1014:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                               ((width) <= 16UL) )
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_TX_BREAK_WIDTH_VALID(width)          ( ((width) >= 4UL) && ((width) <= 16UL)
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_MUTLI_PROC_VALID(mp, mode, width, parity)    ( (mp) ? ((CY_SCB_UART_STANDARD
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                                               (CY_SCB_UART_PARITY_N
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \endcond */
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros */
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *                    In-line Function Implementation
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_general_functions
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_Enable
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Enables the SCB block for the UART operation.
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_Enable(CySCB_Type *base)
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     SCB_CTRL(base) |= SCB_CTRL_ENABLED_Msk;
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_EnableCts
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Enables the Clear to Send (CTS) input for the UART. The UART will not transmit
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data while this signal is inactive.
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_EnableCts(CySCB_Type *base)
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     SCB_UART_FLOW_CTRL(base) |= SCB_UART_FLOW_CTRL_CTS_ENABLED_Msk;
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_DisableCts
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Disables the Clear to Send (CTS) input for the UART.
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 83


1071:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * See \ref Cy_SCB_UART_EnableCts for the details.
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_DisableCts(CySCB_Type *base)
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     SCB_UART_FLOW_CTRL(base) &= (uint32_t) ~SCB_UART_FLOW_CTRL_CTS_ENABLED_Msk;
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_SetRtsFifoLevel
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Sets a level for the Ready To Send (RTS) signal activation.
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * When the number of data elements in the receive FIFO is below this level,
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * then the RTS output is active. Otherwise, the RTS signal is inactive.
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To disable the RTS signal generation, set this level to zero.
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param level
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The level in the RX FIFO for RTS signal activation.
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_SetRtsFifoLevel(CySCB_Type *base, uint32_t level)
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L2(CY_SCB_IS_TRIGGER_LEVEL_VALID(base, level));
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_REG32_CLR_SET(SCB_UART_FLOW_CTRL(base), SCB_UART_FLOW_CTRL_TRIGGER_LEVEL, level);
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetRtsFifoLevel
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Returns the level in the RX FIFO for the RTS signal activation.
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The level in the RX FIFO for RTS signal activation.
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRtsFifoLevel(CySCB_Type const *base)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return _FLD2VAL(SCB_UART_FLOW_CTRL_TRIGGER_LEVEL, SCB_UART_FLOW_CTRL(base));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_EnableSkipStart
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 84


1128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Enables the skip start-bit functionality.
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * When skip start is enabled the UART hardware does not synchronize to a 
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * start bit but synchronizes to the first rising edge. To create a rising edge, 
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the first data bit must be a 1. This feature is useful when the start bit 
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * falling edge is used to wake the device through a GPIO interrupt.
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * When skip start-bit feature is enabled, it is applied (UART synchronizes 
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to the first rising edge after start bit) whenever the SCB is enabled. 
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This can cause incorrect UART synchronization and data reception when 
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the first data bit is not a 1. Therefore, disable the skip start-bit 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * when it should not be applied.
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Note that SCB is disabled before enter Deep Sleep mode or after calling 
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_Disable.
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_EnableSkipStart(CySCB_Type *base)
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     SCB_UART_RX_CTRL(base) |= SCB_UART_RX_CTRL_SKIP_START_Msk;
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_DisableSkipStart
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Disable the skip start-bit functionality.
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * See \ref Cy_SCB_UART_EnableSkipStart for the details.
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_DisableSkipStart(CySCB_Type *base)
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     SCB_UART_RX_CTRL(base) &= (uint32_t) ~SCB_UART_RX_CTRL_SKIP_START_Msk;
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_general_functions */
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_low_level_functions
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_Get
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Reads a single data element from the UART RX FIFO.
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not check whether the RX FIFO has data before reading it.
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * If the RX FIFO is empty, the function returns \ref CY_SCB_UART_RX_NO_DATA.
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 85


1185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Data from the RX FIFO.
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The data element size is defined by the configured data width.
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Get(CySCB_Type const *base)
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_ReadRxFifo(base);
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetArray
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Reads an array of data out of the UART RX FIFO.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not block. It returns how many data elements were read
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * from the RX FIFO.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the location to place the data read from the RX FIFO.
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The element size is defined by the data type, which depends on the configured
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to read from the RX FIFO.
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements read from the RX FIFO.
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetArray(CySCB_Type const *base, void *buffer, uint32_t size)
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_ReadArray(base, buffer, size);
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetArrayBlocking
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Reads an array of data out of the UART RX FIFO.
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function blocks until the number of data elements specified by the
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * size has been read from the RX FIFO.
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 86


1242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the location to place the data read from the RX FIFO.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The element size is defined by the data type, which depends on the configured
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to read from the RX FIFO.
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_GetArrayBlocking(CySCB_Type const *base, void *buffer, uint32_t si
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_ReadArrayBlocking(base, buffer, size);
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetRxFifoStatus
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Returns the current status of the RX FIFO.
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref group_scb_uart_macros_rx_fifo_status
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRxFifoStatus(CySCB_Type const *base)
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return (Cy_SCB_GetRxInterruptStatus(base) & CY_SCB_UART_RX_INTR_MASK);
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_ClearRxFifoStatus
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clears the selected statuses of the RX FIFO.
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param clearMask
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The mask whose statuses to clear.
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * See \ref group_scb_uart_macros_rx_fifo_status for the set of constants.
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * This status is also used for interrupt generation, so clearing it also
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   clears the interrupt sources.
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Level-sensitive statuses such as \ref CY_SCB_UART_RX_TRIGGER,
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref CY_SCB_UART_RX_NOT_EMPTY and \ref CY_SCB_UART_RX_FULL are set high again after
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   being cleared if the condition remains true.
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask)
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 87


1299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L2(CY_SCB_IS_INTR_VALID(clearMask, CY_SCB_UART_RX_INTR_MASK));
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_ClearRxInterrupt(base, clearMask);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetNumInRxFifo
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Returns the number of data elements in the UART RX FIFO.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements in the RX FIFO.
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The size of date element defined by the configured data width.
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInRxFifo(CySCB_Type const *base)
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_GetNumInRxFifo(base);
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_ClearRxFifo
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clears all data out of the UART RX FIFO.
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \sideeffect
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Any data currently in the shifter is cleared and lost.
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_ClearRxFifo(CySCB_Type *base)
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_ClearRxFifo(base);
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_Put
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Places a single data element in the UART TX FIFO.
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not block and returns how many data elements were placed
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in the TX FIFO.
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param data
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 88


1356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Data to put in the TX FIFO.
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The element size is defined by the data type, which depends on the configured
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements placed in the TX FIFO: 0 or 1.
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Put(CySCB_Type *base, uint32_t data)
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_Write(base, data);
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_PutArray
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Places an array of data in the UART TX FIFO.
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not block. It returns how many data elements were
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * placed in the TX FIFO.
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to data to place in the TX FIFO.
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The element size is defined by the data type, which depends on the configured
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * TX data width.
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to TX.
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements placed in the TX FIFO.
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_PutArray(CySCB_Type *base, void *buffer, uint32_t size)
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_WriteArray(base, buffer, size);
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_PutArrayBlocking
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Places an array of data in the UART TX FIFO.
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function blocks until the number of data elements specified by the size
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * is placed in the TX FIFO.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 89


1413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to data to place in the TX FIFO.
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The element size is defined by the data type, which depends on the configured
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to write into the TX FIFO.
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_PutArrayBlocking(CySCB_Type *base, void *buffer, uint32_t size)
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_WriteArrayBlocking(base, buffer, size);
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_PutString
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Places a NULL terminated string in the UART TX FIFO.
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function blocks until the entire string is placed in the TX FIFO.
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param string
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the null terminated string array.
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_PutString(CySCB_Type *base, char_t const string[])
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(string, 1UL));
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_WriteString(base, string);
 174              		.loc 4 1447 0
 175 0018 0549     		ldr	r1, .L15+4
 176 001a 0648     		ldr	r0, .L15+8
 177 001c FFF7FEFF 		bl	Cy_SCB_WriteString
 178              	.LVL11:
 179 0020 08BD     		pop	{r3, pc}
 180              	.LVL12:
 181              	.L12:
 182              	.LBE40:
 183              	.LBE39:
 184              	.LBE38:
 185              	.LBB41:
 186              	.LBB42:
 187              	.LBB43:
 188 0022 0549     		ldr	r1, .L15+12
 189 0024 0348     		ldr	r0, .L15+8
 190 0026 FFF7FEFF 		bl	Cy_SCB_WriteString
 191              	.LVL13:
 192 002a 08BD     		pop	{r3, pc}
 193              	.L16:
 194              		.align	2
 195              	.L15:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 90


 196 002c 00000000 		.word	semaphore
 197 0030 00000000 		.word	.LC0
 198 0034 00006640 		.word	1080426496
 199 0038 10000000 		.word	.LC1
 200              	.LBE43:
 201              	.LBE42:
 202              	.LBE41:
 203              		.cfi_endproc
 204              	.LFE486:
 205              		.size	bouton_Task, .-bouton_Task
 206              		.section	.text.main,"ax",%progbits
 207              		.align	2
 208              		.global	main
 209              		.thumb
 210              		.thumb_func
 211              		.type	main, %function
 212              	main:
 213              	.LFB487:
  54:main_cm4.c    ****     {
  55:main_cm4.c    ****         UART_PutString("Bouton appuye");
  56:main_cm4.c    ****     }
  57:main_cm4.c    ****     else 
  58:main_cm4.c    ****         UART_PutString("Bouton relache");
  59:main_cm4.c    ****     
  60:main_cm4.c    ****     
  61:main_cm4.c    **** }
  62:main_cm4.c    **** 
  63:main_cm4.c    **** int main(void)
  64:main_cm4.c    **** {
 214              		.loc 1 64 0
 215              		.cfi_startproc
 216              		@ Volatile: function does not return.
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219 0000 00B5     		push	{lr}
 220              		.cfi_def_cfa_offset 4
 221              		.cfi_offset 14, -4
 222 0002 83B0     		sub	sp, sp, #12
 223              		.cfi_def_cfa_offset 16
 224              	.LBB44:
 225              	.LBB45:
 226              		.file 5 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 91


  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 92


  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 93


 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 227              		.loc 5 131 0
 228              		.syntax unified
 229              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 230 0004 62B6     		cpsie i
 231              	@ 0 "" 2
 232              		.thumb
 233              		.syntax unified
 234              	.LBE45:
 235              	.LBE44:
  65:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  66:main_cm4.c    ****     
  67:main_cm4.c    ****     semaphore = xSemaphoreCreateBinary();
 236              		.loc 1 67 0
 237 0006 0322     		movs	r2, #3
 238 0008 0021     		movs	r1, #0
 239 000a 0120     		movs	r0, #1
 240 000c FFF7FEFF 		bl	xQueueGenericCreate
 241              	.LVL14:
 242 0010 114B     		ldr	r3, .L20
 243 0012 1860     		str	r0, [r3]
  68:main_cm4.c    ****     // Partie 1
  69:main_cm4.c    ****     xTaskCreate(vGreenTask, "led", 80, NULL, 3, NULL);
 244              		.loc 1 69 0
 245 0014 0023     		movs	r3, #0
 246 0016 0193     		str	r3, [sp, #4]
 247 0018 0322     		movs	r2, #3
 248 001a 0092     		str	r2, [sp]
 249 001c 5022     		movs	r2, #80
 250 001e 0F49     		ldr	r1, .L20+4
 251 0020 0F48     		ldr	r0, .L20+8
 252 0022 FFF7FEFF 		bl	xTaskCreate
 253              	.LVL15:
  70:main_cm4.c    ****     vTaskStartScheduler();
 254              		.loc 1 70 0
 255 0026 FFF7FEFF 		bl	vTaskStartScheduler
 256              	.LVL16:
  71:main_cm4.c    ****     
  72:main_cm4.c    ****     // Partie 2
  73:main_cm4.c    ****     UART_Start();
 257              		.loc 1 73 0
 258 002a FFF7FEFF 		bl	UART_Start
 259              	.LVL17:
 260              	.LBB46:
 261              	.LBB47:
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 262              		.loc 2 1603 0
 263 002e 0D4B     		ldr	r3, .L20+12
 264 0030 5A69     		ldr	r2, [r3, #20]
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 265              		.loc 2 1605 0
 266 0032 1022     		movs	r2, #16
 267 0034 5A61     		str	r2, [r3, #20]
 268              		.loc 2 1608 0
 269 0036 5B69     		ldr	r3, [r3, #20]
 270              	.LVL18:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 94


 271              	.LBE47:
 272              	.LBE46:
  74:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
  75:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 273              		.loc 1 75 0
 274 0038 0B4B     		ldr	r3, .L20+16
 275 003a B3F90030 		ldrsh	r3, [r3]
 276              	.LVL19:
 277              	.LBB48:
 278              	.LBB49:
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 279              		.loc 3 1768 0
 280 003e 002B     		cmp	r3, #0
 281 0040 09DB     		blt	.L18
 282              		.loc 3 1770 0
 283 0042 5A09     		lsrs	r2, r3, #5
 284 0044 03F01F03 		and	r3, r3, #31
 285              	.LVL20:
 286 0048 0121     		movs	r1, #1
 287 004a 01FA03F3 		lsl	r3, r1, r3
 288 004e 6032     		adds	r2, r2, #96
 289 0050 0649     		ldr	r1, .L20+20
 290 0052 41F82230 		str	r3, [r1, r2, lsl #2]
 291              	.L18:
 292 0056 FEE7     		b	.L18
 293              	.L21:
 294              		.align	2
 295              	.L20:
 296 0058 00000000 		.word	semaphore
 297 005c 20000000 		.word	.LC2
 298 0060 00000000 		.word	vGreenTask
 299 0064 00003240 		.word	1077018624
 300 0068 00000000 		.word	Bouton_ISR_cfg
 301 006c 00E100E0 		.word	-536813312
 302              	.LBE49:
 303              	.LBE48:
 304              		.cfi_endproc
 305              	.LFE487:
 306              		.size	main, .-main
 307              		.comm	semaphore,4,4
 308              		.section	.rodata.str1.4,"aMS",%progbits,1
 309              		.align	2
 310              	.LC0:
 311 0000 426F7574 		.ascii	"Bouton appuye\000"
 311      6F6E2061 
 311      70707579 
 311      6500
 312 000e 0000     		.space	2
 313              	.LC1:
 314 0010 426F7574 		.ascii	"Bouton relache\000"
 314      6F6E2072 
 314      656C6163 
 314      686500
 315 001f 00       		.space	1
 316              	.LC2:
 317 0020 6C656400 		.ascii	"led\000"
 318              		.text
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 95


 319              	.Letext0:
 320              		.file 6 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 321              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 322              		.file 8 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 323              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 324              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_scb.h"
 325              		.file 11 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 326              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 327              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 328              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 329              		.file 15 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 330              		.file 16 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 331              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 332              		.file 18 "Generated_Source\\PSoC6/UART.h"
 333              		.file 19 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 334              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 335              		.file 21 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_common.h"
 336              		.section	.debug_info,"",%progbits
 337              	.Ldebug_info0:
 338 0000 6F160000 		.4byte	0x166f
 339 0004 0400     		.2byte	0x4
 340 0006 00000000 		.4byte	.Ldebug_abbrev0
 341 000a 04       		.byte	0x4
 342 000b 01       		.uleb128 0x1
 343 000c 58040000 		.4byte	.LASF425
 344 0010 0C       		.byte	0xc
 345 0011 7A000000 		.4byte	.LASF426
 346 0015 741D0000 		.4byte	.LASF427
 347 0019 00000000 		.4byte	.Ldebug_ranges0+0
 348 001d 00000000 		.4byte	0
 349 0021 00000000 		.4byte	.Ldebug_line0
 350 0025 02       		.uleb128 0x2
 351 0026 02       		.byte	0x2
 352 0027 E6030000 		.4byte	0x3e6
 353 002b 06       		.byte	0x6
 354 002c 24       		.byte	0x24
 355 002d E6030000 		.4byte	0x3e6
 356 0031 03       		.uleb128 0x3
 357 0032 F70E0000 		.4byte	.LASF0
 358 0036 71       		.sleb128 -15
 359 0037 03       		.uleb128 0x3
 360 0038 62140000 		.4byte	.LASF1
 361 003c 72       		.sleb128 -14
 362 003d 03       		.uleb128 0x3
 363 003e 0F1B0000 		.4byte	.LASF2
 364 0042 73       		.sleb128 -13
 365 0043 03       		.uleb128 0x3
 366 0044 6F150000 		.4byte	.LASF3
 367 0048 74       		.sleb128 -12
 368 0049 03       		.uleb128 0x3
 369 004a C40F0000 		.4byte	.LASF4
 370 004e 75       		.sleb128 -11
 371 004f 03       		.uleb128 0x3
 372 0050 C4180000 		.4byte	.LASF5
 373 0054 76       		.sleb128 -10
 374 0055 03       		.uleb128 0x3
 375 0056 4C080000 		.4byte	.LASF6
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 96


 376 005a 7B       		.sleb128 -5
 377 005b 03       		.uleb128 0x3
 378 005c B2180000 		.4byte	.LASF7
 379 0060 7C       		.sleb128 -4
 380 0061 03       		.uleb128 0x3
 381 0062 4C040000 		.4byte	.LASF8
 382 0066 7E       		.sleb128 -2
 383 0067 03       		.uleb128 0x3
 384 0068 4D170000 		.4byte	.LASF9
 385 006c 7F       		.sleb128 -1
 386 006d 04       		.uleb128 0x4
 387 006e 601C0000 		.4byte	.LASF10
 388 0072 00       		.byte	0
 389 0073 04       		.uleb128 0x4
 390 0074 48110000 		.4byte	.LASF11
 391 0078 01       		.byte	0x1
 392 0079 04       		.uleb128 0x4
 393 007a EB020000 		.4byte	.LASF12
 394 007e 02       		.byte	0x2
 395 007f 04       		.uleb128 0x4
 396 0080 3E1D0000 		.4byte	.LASF13
 397 0084 03       		.byte	0x3
 398 0085 04       		.uleb128 0x4
 399 0086 F2120000 		.4byte	.LASF14
 400 008a 04       		.byte	0x4
 401 008b 04       		.uleb128 0x4
 402 008c BD1B0000 		.4byte	.LASF15
 403 0090 05       		.byte	0x5
 404 0091 04       		.uleb128 0x4
 405 0092 8A100000 		.4byte	.LASF16
 406 0096 06       		.byte	0x6
 407 0097 04       		.uleb128 0x4
 408 0098 EE050000 		.4byte	.LASF17
 409 009c 07       		.byte	0x7
 410 009d 04       		.uleb128 0x4
 411 009e C9150000 		.4byte	.LASF18
 412 00a2 08       		.byte	0x8
 413 00a3 04       		.uleb128 0x4
 414 00a4 EE0A0000 		.4byte	.LASF19
 415 00a8 09       		.byte	0x9
 416 00a9 04       		.uleb128 0x4
 417 00aa A90B0000 		.4byte	.LASF20
 418 00ae 0A       		.byte	0xa
 419 00af 04       		.uleb128 0x4
 420 00b0 CC080000 		.4byte	.LASF21
 421 00b4 0B       		.byte	0xb
 422 00b5 04       		.uleb128 0x4
 423 00b6 DC130000 		.4byte	.LASF22
 424 00ba 0C       		.byte	0xc
 425 00bb 04       		.uleb128 0x4
 426 00bc 0A060000 		.4byte	.LASF23
 427 00c0 0D       		.byte	0xd
 428 00c1 04       		.uleb128 0x4
 429 00c2 36150000 		.4byte	.LASF24
 430 00c6 0E       		.byte	0xe
 431 00c7 04       		.uleb128 0x4
 432 00c8 4E030000 		.4byte	.LASF25
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 97


 433 00cc 0F       		.byte	0xf
 434 00cd 04       		.uleb128 0x4
 435 00ce 3C1A0000 		.4byte	.LASF26
 436 00d2 10       		.byte	0x10
 437 00d3 04       		.uleb128 0x4
 438 00d4 410E0000 		.4byte	.LASF27
 439 00d8 11       		.byte	0x11
 440 00d9 04       		.uleb128 0x4
 441 00da 88050000 		.4byte	.LASF28
 442 00de 12       		.byte	0x12
 443 00df 04       		.uleb128 0x4
 444 00e0 060E0000 		.4byte	.LASF29
 445 00e4 13       		.byte	0x13
 446 00e5 04       		.uleb128 0x4
 447 00e6 CF020000 		.4byte	.LASF30
 448 00ea 14       		.byte	0x14
 449 00eb 04       		.uleb128 0x4
 450 00ec 0C080000 		.4byte	.LASF31
 451 00f0 15       		.byte	0x15
 452 00f1 04       		.uleb128 0x4
 453 00f2 E30B0000 		.4byte	.LASF32
 454 00f6 16       		.byte	0x16
 455 00f7 04       		.uleb128 0x4
 456 00f8 92020000 		.4byte	.LASF33
 457 00fc 17       		.byte	0x17
 458 00fd 04       		.uleb128 0x4
 459 00fe 03140000 		.4byte	.LASF34
 460 0102 18       		.byte	0x18
 461 0103 04       		.uleb128 0x4
 462 0104 DB0E0000 		.4byte	.LASF35
 463 0108 19       		.byte	0x19
 464 0109 04       		.uleb128 0x4
 465 010a FD000000 		.4byte	.LASF36
 466 010e 1A       		.byte	0x1a
 467 010f 04       		.uleb128 0x4
 468 0110 9B090000 		.4byte	.LASF37
 469 0114 1B       		.byte	0x1b
 470 0115 04       		.uleb128 0x4
 471 0116 F71D0000 		.4byte	.LASF38
 472 011a 1C       		.byte	0x1c
 473 011b 04       		.uleb128 0x4
 474 011c 56190000 		.4byte	.LASF39
 475 0120 1D       		.byte	0x1d
 476 0121 04       		.uleb128 0x4
 477 0122 570E0000 		.4byte	.LASF40
 478 0126 1E       		.byte	0x1e
 479 0127 04       		.uleb128 0x4
 480 0128 53150000 		.4byte	.LASF41
 481 012c 1F       		.byte	0x1f
 482 012d 04       		.uleb128 0x4
 483 012e 34130000 		.4byte	.LASF42
 484 0132 20       		.byte	0x20
 485 0133 04       		.uleb128 0x4
 486 0134 04090000 		.4byte	.LASF43
 487 0138 21       		.byte	0x21
 488 0139 04       		.uleb128 0x4
 489 013a D91B0000 		.4byte	.LASF44
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 98


 490 013e 22       		.byte	0x22
 491 013f 04       		.uleb128 0x4
 492 0140 F40C0000 		.4byte	.LASF45
 493 0144 23       		.byte	0x23
 494 0145 04       		.uleb128 0x4
 495 0146 EC010000 		.4byte	.LASF46
 496 014a 24       		.byte	0x24
 497 014b 04       		.uleb128 0x4
 498 014c 19150000 		.4byte	.LASF47
 499 0150 25       		.byte	0x25
 500 0151 04       		.uleb128 0x4
 501 0152 E2070000 		.4byte	.LASF48
 502 0156 26       		.byte	0x26
 503 0157 04       		.uleb128 0x4
 504 0158 5E1A0000 		.4byte	.LASF49
 505 015c 27       		.byte	0x27
 506 015d 04       		.uleb128 0x4
 507 015e 3C0F0000 		.4byte	.LASF50
 508 0162 28       		.byte	0x28
 509 0163 04       		.uleb128 0x4
 510 0164 66080000 		.4byte	.LASF51
 511 0168 29       		.byte	0x29
 512 0169 04       		.uleb128 0x4
 513 016a 5A100000 		.4byte	.LASF52
 514 016e 2A       		.byte	0x2a
 515 016f 04       		.uleb128 0x4
 516 0170 22160000 		.4byte	.LASF53
 517 0174 2B       		.byte	0x2b
 518 0175 04       		.uleb128 0x4
 519 0176 22010000 		.4byte	.LASF54
 520 017a 2C       		.byte	0x2c
 521 017b 04       		.uleb128 0x4
 522 017c CF060000 		.4byte	.LASF55
 523 0180 2D       		.byte	0x2d
 524 0181 04       		.uleb128 0x4
 525 0182 1C0F0000 		.4byte	.LASF56
 526 0186 2E       		.byte	0x2e
 527 0187 04       		.uleb128 0x4
 528 0188 C0140000 		.4byte	.LASF57
 529 018c 2F       		.byte	0x2f
 530 018d 04       		.uleb128 0x4
 531 018e B4120000 		.4byte	.LASF58
 532 0192 30       		.byte	0x30
 533 0193 04       		.uleb128 0x4
 534 0194 95080000 		.4byte	.LASF59
 535 0198 31       		.byte	0x31
 536 0199 04       		.uleb128 0x4
 537 019a DC160000 		.4byte	.LASF60
 538 019e 32       		.byte	0x32
 539 019f 04       		.uleb128 0x4
 540 01a0 2F0C0000 		.4byte	.LASF61
 541 01a4 33       		.byte	0x33
 542 01a5 04       		.uleb128 0x4
 543 01a6 79010000 		.4byte	.LASF62
 544 01aa 34       		.byte	0x34
 545 01ab 04       		.uleb128 0x4
 546 01ac 1E110000 		.4byte	.LASF63
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 99


 547 01b0 35       		.byte	0x35
 548 01b1 04       		.uleb128 0x4
 549 01b2 DE170000 		.4byte	.LASF64
 550 01b6 36       		.byte	0x36
 551 01b7 04       		.uleb128 0x4
 552 01b8 EA0D0000 		.4byte	.LASF65
 553 01bc 37       		.byte	0x37
 554 01bd 04       		.uleb128 0x4
 555 01be 720B0000 		.4byte	.LASF66
 556 01c2 38       		.byte	0x38
 557 01c3 04       		.uleb128 0x4
 558 01c4 DC000000 		.4byte	.LASF67
 559 01c8 39       		.byte	0x39
 560 01c9 04       		.uleb128 0x4
 561 01ca B70A0000 		.4byte	.LASF68
 562 01ce 3A       		.byte	0x3a
 563 01cf 04       		.uleb128 0x4
 564 01d0 02110000 		.4byte	.LASF69
 565 01d4 3B       		.byte	0x3b
 566 01d5 04       		.uleb128 0x4
 567 01d6 151D0000 		.4byte	.LASF70
 568 01da 3C       		.byte	0x3c
 569 01db 04       		.uleb128 0x4
 570 01dc 921C0000 		.4byte	.LASF71
 571 01e0 3D       		.byte	0x3d
 572 01e1 04       		.uleb128 0x4
 573 01e2 72110000 		.4byte	.LASF72
 574 01e6 3E       		.byte	0x3e
 575 01e7 04       		.uleb128 0x4
 576 01e8 13030000 		.4byte	.LASF73
 577 01ec 3F       		.byte	0x3f
 578 01ed 04       		.uleb128 0x4
 579 01ee 6B160000 		.4byte	.LASF74
 580 01f2 40       		.byte	0x40
 581 01f3 04       		.uleb128 0x4
 582 01f4 C60B0000 		.4byte	.LASF75
 583 01f8 41       		.byte	0x41
 584 01f9 04       		.uleb128 0x4
 585 01fa 16040000 		.4byte	.LASF76
 586 01fe 42       		.byte	0x42
 587 01ff 04       		.uleb128 0x4
 588 0200 FA170000 		.4byte	.LASF77
 589 0204 43       		.byte	0x43
 590 0205 04       		.uleb128 0x4
 591 0206 800C0000 		.4byte	.LASF78
 592 020a 44       		.byte	0x44
 593 020b 04       		.uleb128 0x4
 594 020c CA1C0000 		.4byte	.LASF79
 595 0210 45       		.byte	0x45
 596 0211 04       		.uleb128 0x4
 597 0212 97110000 		.4byte	.LASF80
 598 0216 46       		.byte	0x46
 599 0217 04       		.uleb128 0x4
 600 0218 2D070000 		.4byte	.LASF81
 601 021c 47       		.byte	0x47
 602 021d 04       		.uleb128 0x4
 603 021e 91160000 		.4byte	.LASF82
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 100


 604 0222 48       		.byte	0x48
 605 0223 04       		.uleb128 0x4
 606 0224 080C0000 		.4byte	.LASF83
 607 0228 49       		.byte	0x49
 608 0229 04       		.uleb128 0x4
 609 022a 47010000 		.4byte	.LASF84
 610 022e 4A       		.byte	0x4a
 611 022f 04       		.uleb128 0x4
 612 0230 E6100000 		.4byte	.LASF85
 613 0234 4B       		.byte	0x4b
 614 0235 04       		.uleb128 0x4
 615 0236 B3110000 		.4byte	.LASF86
 616 023a 4C       		.byte	0x4c
 617 023b 04       		.uleb128 0x4
 618 023c 5C070000 		.4byte	.LASF87
 619 0240 4D       		.byte	0x4d
 620 0241 04       		.uleb128 0x4
 621 0242 9C150000 		.4byte	.LASF88
 622 0246 4E       		.byte	0x4e
 623 0247 04       		.uleb128 0x4
 624 0248 2B0B0000 		.4byte	.LASF89
 625 024c 4F       		.byte	0x4f
 626 024d 04       		.uleb128 0x4
 627 024e C2010000 		.4byte	.LASF90
 628 0252 50       		.byte	0x50
 629 0253 04       		.uleb128 0x4
 630 0254 21140000 		.4byte	.LASF91
 631 0258 51       		.byte	0x51
 632 0259 04       		.uleb128 0x4
 633 025a 3D090000 		.4byte	.LASF92
 634 025e 52       		.byte	0x52
 635 025f 04       		.uleb128 0x4
 636 0260 1B1C0000 		.4byte	.LASF93
 637 0264 53       		.byte	0x53
 638 0265 04       		.uleb128 0x4
 639 0266 B61D0000 		.4byte	.LASF94
 640 026a 54       		.byte	0x54
 641 026b 04       		.uleb128 0x4
 642 026c 110D0000 		.4byte	.LASF95
 643 0270 55       		.byte	0x55
 644 0271 04       		.uleb128 0x4
 645 0272 C6100000 		.4byte	.LASF96
 646 0276 56       		.byte	0x56
 647 0277 04       		.uleb128 0x4
 648 0278 64060000 		.4byte	.LASF97
 649 027c 57       		.byte	0x57
 650 027d 04       		.uleb128 0x4
 651 027e 411E0000 		.4byte	.LASF98
 652 0282 58       		.byte	0x58
 653 0283 04       		.uleb128 0x4
 654 0284 94120000 		.4byte	.LASF99
 655 0288 59       		.byte	0x59
 656 0289 04       		.uleb128 0x4
 657 028a D21D0000 		.4byte	.LASF100
 658 028e 5A       		.byte	0x5a
 659 028f 04       		.uleb128 0x4
 660 0290 020F0000 		.4byte	.LASF101
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 101


 661 0294 5B       		.byte	0x5b
 662 0295 04       		.uleb128 0x4
 663 0296 32040000 		.4byte	.LASF102
 664 029a 5C       		.byte	0x5c
 665 029b 04       		.uleb128 0x4
 666 029c B1170000 		.4byte	.LASF103
 667 02a0 5D       		.byte	0x5d
 668 02a1 04       		.uleb128 0x4
 669 02a2 7E190000 		.4byte	.LASF104
 670 02a6 5E       		.byte	0x5e
 671 02a7 04       		.uleb128 0x4
 672 02a8 630F0000 		.4byte	.LASF105
 673 02ac 5F       		.byte	0x5f
 674 02ad 04       		.uleb128 0x4
 675 02ae D0110000 		.4byte	.LASF106
 676 02b2 60       		.byte	0x60
 677 02b3 04       		.uleb128 0x4
 678 02b4 C1030000 		.4byte	.LASF107
 679 02b8 61       		.byte	0x61
 680 02b9 04       		.uleb128 0x4
 681 02ba D4180000 		.4byte	.LASF108
 682 02be 62       		.byte	0x62
 683 02bf 04       		.uleb128 0x4
 684 02c0 570A0000 		.4byte	.LASF109
 685 02c4 63       		.byte	0x63
 686 02c5 04       		.uleb128 0x4
 687 02c6 611E0000 		.4byte	.LASF110
 688 02ca 64       		.byte	0x64
 689 02cb 04       		.uleb128 0x4
 690 02cc AA0F0000 		.4byte	.LASF111
 691 02d0 65       		.byte	0x65
 692 02d1 04       		.uleb128 0x4
 693 02d2 7B080000 		.4byte	.LASF112
 694 02d6 66       		.byte	0x66
 695 02d7 04       		.uleb128 0x4
 696 02d8 41180000 		.4byte	.LASF113
 697 02dc 67       		.byte	0x67
 698 02dd 04       		.uleb128 0x4
 699 02de 85000000 		.4byte	.LASF114
 700 02e2 68       		.byte	0x68
 701 02e3 04       		.uleb128 0x4
 702 02e4 38020000 		.4byte	.LASF115
 703 02e8 69       		.byte	0x69
 704 02e9 04       		.uleb128 0x4
 705 02ea 13120000 		.4byte	.LASF116
 706 02ee 6A       		.byte	0x6a
 707 02ef 04       		.uleb128 0x4
 708 02f0 27080000 		.4byte	.LASF117
 709 02f4 6B       		.byte	0x6b
 710 02f5 04       		.uleb128 0x4
 711 02f6 E61C0000 		.4byte	.LASF118
 712 02fa 6C       		.byte	0x6c
 713 02fb 04       		.uleb128 0x4
 714 02fc 6F100000 		.4byte	.LASF119
 715 0300 6D       		.byte	0x6d
 716 0301 04       		.uleb128 0x4
 717 0302 E9080000 		.4byte	.LASF120
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 102


 718 0306 6E       		.byte	0x6e
 719 0307 04       		.uleb128 0x4
 720 0308 3B190000 		.4byte	.LASF121
 721 030c 6F       		.byte	0x6f
 722 030d 04       		.uleb128 0x4
 723 030e D30A0000 		.4byte	.LASF122
 724 0312 70       		.byte	0x70
 725 0313 04       		.uleb128 0x4
 726 0314 5F000000 		.4byte	.LASF123
 727 0318 71       		.byte	0x71
 728 0319 04       		.uleb128 0x4
 729 031a 8E0B0000 		.4byte	.LASF124
 730 031e 72       		.byte	0x72
 731 031f 04       		.uleb128 0x4
 732 0320 A5050000 		.4byte	.LASF125
 733 0324 73       		.byte	0x73
 734 0325 04       		.uleb128 0x4
 735 0326 97180000 		.4byte	.LASF126
 736 032a 74       		.byte	0x74
 737 032b 04       		.uleb128 0x4
 738 032c A80D0000 		.4byte	.LASF127
 739 0330 75       		.byte	0x75
 740 0331 04       		.uleb128 0x4
 741 0332 B81A0000 		.4byte	.LASF128
 742 0336 76       		.byte	0x76
 743 0337 04       		.uleb128 0x4
 744 0338 82030000 		.4byte	.LASF129
 745 033c 77       		.byte	0x77
 746 033d 04       		.uleb128 0x4
 747 033e AD160000 		.4byte	.LASF130
 748 0342 78       		.byte	0x78
 749 0343 04       		.uleb128 0x4
 750 0344 0E170000 		.4byte	.LASF131
 751 0348 79       		.byte	0x79
 752 0349 04       		.uleb128 0x4
 753 034a 421B0000 		.4byte	.LASF132
 754 034e 7A       		.byte	0x7a
 755 034f 04       		.uleb128 0x4
 756 0350 1B100000 		.4byte	.LASF133
 757 0354 7B       		.byte	0x7b
 758 0355 04       		.uleb128 0x4
 759 0356 E4060000 		.4byte	.LASF134
 760 035a 7C       		.byte	0x7c
 761 035b 04       		.uleb128 0x4
 762 035c EE180000 		.4byte	.LASF135
 763 0360 7D       		.byte	0x7d
 764 0361 04       		.uleb128 0x4
 765 0362 710A0000 		.4byte	.LASF136
 766 0366 7E       		.byte	0x7e
 767 0367 04       		.uleb128 0x4
 768 0368 50130000 		.4byte	.LASF137
 769 036c 7F       		.byte	0x7f
 770 036d 04       		.uleb128 0x4
 771 036e C9120000 		.4byte	.LASF138
 772 0372 80       		.byte	0x80
 773 0373 04       		.uleb128 0x4
 774 0374 6B050000 		.4byte	.LASF139
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 103


 775 0378 81       		.byte	0x81
 776 0379 04       		.uleb128 0x4
 777 037a 52020000 		.4byte	.LASF140
 778 037e 82       		.byte	0x82
 779 037f 04       		.uleb128 0x4
 780 0380 560D0000 		.4byte	.LASF141
 781 0384 83       		.byte	0x83
 782 0385 04       		.uleb128 0x4
 783 0386 A9000000 		.4byte	.LASF142
 784 038a 84       		.byte	0x84
 785 038b 04       		.uleb128 0x4
 786 038c 84090000 		.4byte	.LASF143
 787 0390 85       		.byte	0x85
 788 0391 04       		.uleb128 0x4
 789 0392 36170000 		.4byte	.LASF144
 790 0396 86       		.byte	0x86
 791 0397 04       		.uleb128 0x4
 792 0398 7D0D0000 		.4byte	.LASF145
 793 039c 87       		.byte	0x87
 794 039d 04       		.uleb128 0x4
 795 039e 9D030000 		.4byte	.LASF146
 796 03a2 88       		.byte	0x88
 797 03a3 04       		.uleb128 0x4
 798 03a4 34060000 		.4byte	.LASF147
 799 03a8 89       		.byte	0x89
 800 03a9 04       		.uleb128 0x4
 801 03aa 2A1B0000 		.4byte	.LASF148
 802 03ae 8A       		.byte	0x8a
 803 03af 04       		.uleb128 0x4
 804 03b0 67030000 		.4byte	.LASF149
 805 03b4 8B       		.byte	0x8b
 806 03b5 04       		.uleb128 0x4
 807 03b6 950A0000 		.4byte	.LASF150
 808 03ba 8C       		.byte	0x8c
 809 03bb 04       		.uleb128 0x4
 810 03bc A8080000 		.4byte	.LASF151
 811 03c0 8D       		.byte	0x8d
 812 03c1 04       		.uleb128 0x4
 813 03c2 02160000 		.4byte	.LASF152
 814 03c6 8E       		.byte	0x8e
 815 03c7 04       		.uleb128 0x4
 816 03c8 44100000 		.4byte	.LASF153
 817 03cc 8F       		.byte	0x8f
 818 03cd 04       		.uleb128 0x4
 819 03ce 79070000 		.4byte	.LASF154
 820 03d2 90       		.byte	0x90
 821 03d3 04       		.uleb128 0x4
 822 03d4 DE0C0000 		.4byte	.LASF155
 823 03d8 91       		.byte	0x91
 824 03d9 04       		.uleb128 0x4
 825 03da 3E0A0000 		.4byte	.LASF156
 826 03de 92       		.byte	0x92
 827 03df 04       		.uleb128 0x4
 828 03e0 6F0C0000 		.4byte	.LASF157
 829 03e4 F0       		.byte	0xf0
 830 03e5 00       		.byte	0
 831 03e6 05       		.uleb128 0x5
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 104


 832 03e7 02       		.byte	0x2
 833 03e8 05       		.byte	0x5
 834 03e9 220E0000 		.4byte	.LASF158
 835 03ed 06       		.uleb128 0x6
 836 03ee 6F090000 		.4byte	.LASF160
 837 03f2 06       		.byte	0x6
 838 03f3 F4       		.byte	0xf4
 839 03f4 25000000 		.4byte	0x25
 840 03f8 05       		.uleb128 0x5
 841 03f9 01       		.byte	0x1
 842 03fa 06       		.byte	0x6
 843 03fb 1E1B0000 		.4byte	.LASF159
 844 03ff 06       		.uleb128 0x6
 845 0400 541A0000 		.4byte	.LASF161
 846 0404 07       		.byte	0x7
 847 0405 1D       		.byte	0x1d
 848 0406 0A040000 		.4byte	0x40a
 849 040a 05       		.uleb128 0x5
 850 040b 01       		.byte	0x1
 851 040c 08       		.byte	0x8
 852 040d 04190000 		.4byte	.LASF162
 853 0411 06       		.uleb128 0x6
 854 0412 590F0000 		.4byte	.LASF163
 855 0416 07       		.byte	0x7
 856 0417 29       		.byte	0x29
 857 0418 E6030000 		.4byte	0x3e6
 858 041c 06       		.uleb128 0x6
 859 041d 41080000 		.4byte	.LASF164
 860 0421 07       		.byte	0x7
 861 0422 2B       		.byte	0x2b
 862 0423 27040000 		.4byte	0x427
 863 0427 05       		.uleb128 0x5
 864 0428 02       		.byte	0x2
 865 0429 07       		.byte	0x7
 866 042a 2D120000 		.4byte	.LASF165
 867 042e 06       		.uleb128 0x6
 868 042f 88020000 		.4byte	.LASF166
 869 0433 07       		.byte	0x7
 870 0434 3F       		.byte	0x3f
 871 0435 39040000 		.4byte	0x439
 872 0439 05       		.uleb128 0x5
 873 043a 04       		.byte	0x4
 874 043b 05       		.byte	0x5
 875 043c 18140000 		.4byte	.LASF167
 876 0440 06       		.uleb128 0x6
 877 0441 12190000 		.4byte	.LASF168
 878 0445 07       		.byte	0x7
 879 0446 41       		.byte	0x41
 880 0447 4B040000 		.4byte	0x44b
 881 044b 05       		.uleb128 0x5
 882 044c 04       		.byte	0x4
 883 044d 07       		.byte	0x7
 884 044e 9F170000 		.4byte	.LASF169
 885 0452 05       		.uleb128 0x5
 886 0453 08       		.byte	0x8
 887 0454 05       		.byte	0x5
 888 0455 AB0E0000 		.4byte	.LASF170
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 105


 889 0459 05       		.uleb128 0x5
 890 045a 08       		.byte	0x8
 891 045b 07       		.byte	0x7
 892 045c 84060000 		.4byte	.LASF171
 893 0460 07       		.uleb128 0x7
 894 0461 04       		.byte	0x4
 895 0462 05       		.byte	0x5
 896 0463 696E7400 		.ascii	"int\000"
 897 0467 05       		.uleb128 0x5
 898 0468 04       		.byte	0x4
 899 0469 07       		.byte	0x7
 900 046a DF010000 		.4byte	.LASF172
 901 046e 06       		.uleb128 0x6
 902 046f 670C0000 		.4byte	.LASF173
 903 0473 08       		.byte	0x8
 904 0474 18       		.byte	0x18
 905 0475 FF030000 		.4byte	0x3ff
 906 0479 06       		.uleb128 0x6
 907 047a 2D050000 		.4byte	.LASF174
 908 047e 08       		.byte	0x8
 909 047f 20       		.byte	0x20
 910 0480 11040000 		.4byte	0x411
 911 0484 06       		.uleb128 0x6
 912 0485 56120000 		.4byte	.LASF175
 913 0489 08       		.byte	0x8
 914 048a 24       		.byte	0x24
 915 048b 1C040000 		.4byte	0x41c
 916 048f 06       		.uleb128 0x6
 917 0490 1D180000 		.4byte	.LASF176
 918 0494 08       		.byte	0x8
 919 0495 2C       		.byte	0x2c
 920 0496 2E040000 		.4byte	0x42e
 921 049a 06       		.uleb128 0x6
 922 049b D2050000 		.4byte	.LASF177
 923 049f 08       		.byte	0x8
 924 04a0 30       		.byte	0x30
 925 04a1 40040000 		.4byte	0x440
 926 04a5 08       		.uleb128 0x8
 927 04a6 040E     		.2byte	0xe04
 928 04a8 03       		.byte	0x3
 929 04a9 9601     		.2byte	0x196
 930 04ab 61050000 		.4byte	0x561
 931 04af 09       		.uleb128 0x9
 932 04b0 5F060000 		.4byte	.LASF178
 933 04b4 03       		.byte	0x3
 934 04b5 9801     		.2byte	0x198
 935 04b7 7D050000 		.4byte	0x57d
 936 04bb 00       		.byte	0
 937 04bc 09       		.uleb128 0x9
 938 04bd 8E130000 		.4byte	.LASF179
 939 04c1 03       		.byte	0x3
 940 04c2 9901     		.2byte	0x199
 941 04c4 82050000 		.4byte	0x582
 942 04c8 20       		.byte	0x20
 943 04c9 09       		.uleb128 0x9
 944 04ca 0A1A0000 		.4byte	.LASF180
 945 04ce 03       		.byte	0x3
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 106


 946 04cf 9A01     		.2byte	0x19a
 947 04d1 92050000 		.4byte	0x592
 948 04d5 80       		.byte	0x80
 949 04d6 09       		.uleb128 0x9
 950 04d7 FA060000 		.4byte	.LASF181
 951 04db 03       		.byte	0x3
 952 04dc 9B01     		.2byte	0x19b
 953 04de 82050000 		.4byte	0x582
 954 04e2 A0       		.byte	0xa0
 955 04e3 0A       		.uleb128 0xa
 956 04e4 021C0000 		.4byte	.LASF182
 957 04e8 03       		.byte	0x3
 958 04e9 9C01     		.2byte	0x19c
 959 04eb 97050000 		.4byte	0x597
 960 04ef 0001     		.2byte	0x100
 961 04f1 0A       		.uleb128 0xa
 962 04f2 AA130000 		.4byte	.LASF183
 963 04f6 03       		.byte	0x3
 964 04f7 9D01     		.2byte	0x19d
 965 04f9 82050000 		.4byte	0x582
 966 04fd 2001     		.2byte	0x120
 967 04ff 0A       		.uleb128 0xa
 968 0500 6D110000 		.4byte	.LASF184
 969 0504 03       		.byte	0x3
 970 0505 9E01     		.2byte	0x19e
 971 0507 9C050000 		.4byte	0x59c
 972 050b 8001     		.2byte	0x180
 973 050d 0A       		.uleb128 0xa
 974 050e B4130000 		.4byte	.LASF185
 975 0512 03       		.byte	0x3
 976 0513 9F01     		.2byte	0x19f
 977 0515 82050000 		.4byte	0x582
 978 0519 A001     		.2byte	0x1a0
 979 051b 0A       		.uleb128 0xa
 980 051c 2C1A0000 		.4byte	.LASF186
 981 0520 03       		.byte	0x3
 982 0521 A001     		.2byte	0x1a0
 983 0523 A1050000 		.4byte	0x5a1
 984 0527 0002     		.2byte	0x200
 985 0529 0A       		.uleb128 0xa
 986 052a BE130000 		.4byte	.LASF187
 987 052e 03       		.byte	0x3
 988 052f A101     		.2byte	0x1a1
 989 0531 A6050000 		.4byte	0x5a6
 990 0535 2002     		.2byte	0x220
 991 0537 0B       		.uleb128 0xb
 992 0538 495000   		.ascii	"IP\000"
 993 053b 03       		.byte	0x3
 994 053c A201     		.2byte	0x1a2
 995 053e CB050000 		.4byte	0x5cb
 996 0542 0003     		.2byte	0x300
 997 0544 0A       		.uleb128 0xa
 998 0545 C8130000 		.4byte	.LASF188
 999 0549 03       		.byte	0x3
 1000 054a A301     		.2byte	0x1a3
 1001 054c D0050000 		.4byte	0x5d0
 1002 0550 F003     		.2byte	0x3f0
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 107


 1003 0552 0A       		.uleb128 0xa
 1004 0553 DF120000 		.4byte	.LASF189
 1005 0557 03       		.byte	0x3
 1006 0558 A401     		.2byte	0x1a4
 1007 055a 78050000 		.4byte	0x578
 1008 055e 000E     		.2byte	0xe00
 1009 0560 00       		.byte	0
 1010 0561 0C       		.uleb128 0xc
 1011 0562 78050000 		.4byte	0x578
 1012 0566 71050000 		.4byte	0x571
 1013 056a 0D       		.uleb128 0xd
 1014 056b 71050000 		.4byte	0x571
 1015 056f 07       		.byte	0x7
 1016 0570 00       		.byte	0
 1017 0571 05       		.uleb128 0x5
 1018 0572 04       		.byte	0x4
 1019 0573 07       		.byte	0x7
 1020 0574 66130000 		.4byte	.LASF190
 1021 0578 0E       		.uleb128 0xe
 1022 0579 9A040000 		.4byte	0x49a
 1023 057d 0E       		.uleb128 0xe
 1024 057e 61050000 		.4byte	0x561
 1025 0582 0C       		.uleb128 0xc
 1026 0583 9A040000 		.4byte	0x49a
 1027 0587 92050000 		.4byte	0x592
 1028 058b 0D       		.uleb128 0xd
 1029 058c 71050000 		.4byte	0x571
 1030 0590 17       		.byte	0x17
 1031 0591 00       		.byte	0
 1032 0592 0E       		.uleb128 0xe
 1033 0593 61050000 		.4byte	0x561
 1034 0597 0E       		.uleb128 0xe
 1035 0598 61050000 		.4byte	0x561
 1036 059c 0E       		.uleb128 0xe
 1037 059d 61050000 		.4byte	0x561
 1038 05a1 0E       		.uleb128 0xe
 1039 05a2 61050000 		.4byte	0x561
 1040 05a6 0C       		.uleb128 0xc
 1041 05a7 9A040000 		.4byte	0x49a
 1042 05ab B6050000 		.4byte	0x5b6
 1043 05af 0D       		.uleb128 0xd
 1044 05b0 71050000 		.4byte	0x571
 1045 05b4 37       		.byte	0x37
 1046 05b5 00       		.byte	0
 1047 05b6 0C       		.uleb128 0xc
 1048 05b7 C6050000 		.4byte	0x5c6
 1049 05bb C6050000 		.4byte	0x5c6
 1050 05bf 0D       		.uleb128 0xd
 1051 05c0 71050000 		.4byte	0x571
 1052 05c4 EF       		.byte	0xef
 1053 05c5 00       		.byte	0
 1054 05c6 0E       		.uleb128 0xe
 1055 05c7 6E040000 		.4byte	0x46e
 1056 05cb 0E       		.uleb128 0xe
 1057 05cc B6050000 		.4byte	0x5b6
 1058 05d0 0C       		.uleb128 0xc
 1059 05d1 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 108


 1060 05d5 E1050000 		.4byte	0x5e1
 1061 05d9 0F       		.uleb128 0xf
 1062 05da 71050000 		.4byte	0x571
 1063 05de 8302     		.2byte	0x283
 1064 05e0 00       		.byte	0
 1065 05e1 10       		.uleb128 0x10
 1066 05e2 37160000 		.4byte	.LASF191
 1067 05e6 03       		.byte	0x3
 1068 05e7 A501     		.2byte	0x1a5
 1069 05e9 A5040000 		.4byte	0x4a5
 1070 05ed 11       		.uleb128 0x11
 1071 05ee 78050000 		.4byte	0x578
 1072 05f2 0C       		.uleb128 0xc
 1073 05f3 ED050000 		.4byte	0x5ed
 1074 05f7 02060000 		.4byte	0x602
 1075 05fb 0D       		.uleb128 0xd
 1076 05fc 71050000 		.4byte	0x571
 1077 0600 03       		.byte	0x3
 1078 0601 00       		.byte	0
 1079 0602 0C       		.uleb128 0xc
 1080 0603 ED050000 		.4byte	0x5ed
 1081 0607 12060000 		.4byte	0x612
 1082 060b 0D       		.uleb128 0xd
 1083 060c 71050000 		.4byte	0x571
 1084 0610 05       		.byte	0x5
 1085 0611 00       		.byte	0
 1086 0612 0C       		.uleb128 0xc
 1087 0613 ED050000 		.4byte	0x5ed
 1088 0617 22060000 		.4byte	0x622
 1089 061b 0D       		.uleb128 0xd
 1090 061c 71050000 		.4byte	0x571
 1091 0620 7F       		.byte	0x7f
 1092 0621 00       		.byte	0
 1093 0622 0C       		.uleb128 0xc
 1094 0623 ED050000 		.4byte	0x5ed
 1095 0627 32060000 		.4byte	0x632
 1096 062b 0D       		.uleb128 0xd
 1097 062c 71050000 		.4byte	0x571
 1098 0630 0C       		.byte	0xc
 1099 0631 00       		.byte	0
 1100 0632 0C       		.uleb128 0xc
 1101 0633 ED050000 		.4byte	0x5ed
 1102 0637 42060000 		.4byte	0x642
 1103 063b 0D       		.uleb128 0xd
 1104 063c 71050000 		.4byte	0x571
 1105 0640 0F       		.byte	0xf
 1106 0641 00       		.byte	0
 1107 0642 0C       		.uleb128 0xc
 1108 0643 ED050000 		.4byte	0x5ed
 1109 0647 52060000 		.4byte	0x652
 1110 064b 0D       		.uleb128 0xd
 1111 064c 71050000 		.4byte	0x571
 1112 0650 1E       		.byte	0x1e
 1113 0651 00       		.byte	0
 1114 0652 0C       		.uleb128 0xc
 1115 0653 ED050000 		.4byte	0x5ed
 1116 0657 62060000 		.4byte	0x662
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 109


 1117 065b 0D       		.uleb128 0xd
 1118 065c 71050000 		.4byte	0x571
 1119 0660 02       		.byte	0x2
 1120 0661 00       		.byte	0
 1121 0662 0C       		.uleb128 0xc
 1122 0663 ED050000 		.4byte	0x5ed
 1123 0667 72060000 		.4byte	0x672
 1124 066b 0D       		.uleb128 0xd
 1125 066c 71050000 		.4byte	0x571
 1126 0670 0B       		.byte	0xb
 1127 0671 00       		.byte	0
 1128 0672 12       		.uleb128 0x12
 1129 0673 80       		.byte	0x80
 1130 0674 09       		.byte	0x9
 1131 0675 22       		.byte	0x22
 1132 0676 46070000 		.4byte	0x746
 1133 067a 13       		.uleb128 0x13
 1134 067b 4F555400 		.ascii	"OUT\000"
 1135 067f 09       		.byte	0x9
 1136 0680 23       		.byte	0x23
 1137 0681 78050000 		.4byte	0x578
 1138 0685 00       		.byte	0
 1139 0686 14       		.uleb128 0x14
 1140 0687 1B070000 		.4byte	.LASF192
 1141 068b 09       		.byte	0x9
 1142 068c 24       		.byte	0x24
 1143 068d 78050000 		.4byte	0x578
 1144 0691 04       		.byte	0x4
 1145 0692 14       		.uleb128 0x14
 1146 0693 B7090000 		.4byte	.LASF193
 1147 0697 09       		.byte	0x9
 1148 0698 25       		.byte	0x25
 1149 0699 78050000 		.4byte	0x578
 1150 069d 08       		.byte	0x8
 1151 069e 14       		.uleb128 0x14
 1152 069f E5150000 		.4byte	.LASF194
 1153 06a3 09       		.byte	0x9
 1154 06a4 26       		.byte	0x26
 1155 06a5 78050000 		.4byte	0x578
 1156 06a9 0C       		.byte	0xc
 1157 06aa 13       		.uleb128 0x13
 1158 06ab 494E00   		.ascii	"IN\000"
 1159 06ae 09       		.byte	0x9
 1160 06af 27       		.byte	0x27
 1161 06b0 ED050000 		.4byte	0x5ed
 1162 06b4 10       		.byte	0x10
 1163 06b5 14       		.uleb128 0x14
 1164 06b6 F7140000 		.4byte	.LASF195
 1165 06ba 09       		.byte	0x9
 1166 06bb 28       		.byte	0x28
 1167 06bc 78050000 		.4byte	0x578
 1168 06c0 14       		.byte	0x14
 1169 06c1 14       		.uleb128 0x14
 1170 06c2 590B0000 		.4byte	.LASF196
 1171 06c6 09       		.byte	0x9
 1172 06c7 29       		.byte	0x29
 1173 06c8 78050000 		.4byte	0x578
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 110


 1174 06cc 18       		.byte	0x18
 1175 06cd 14       		.uleb128 0x14
 1176 06ce C8160000 		.4byte	.LASF197
 1177 06d2 09       		.byte	0x9
 1178 06d3 2A       		.byte	0x2a
 1179 06d4 ED050000 		.4byte	0x5ed
 1180 06d8 1C       		.byte	0x1c
 1181 06d9 14       		.uleb128 0x14
 1182 06da F1030000 		.4byte	.LASF198
 1183 06de 09       		.byte	0x9
 1184 06df 2B       		.byte	0x2b
 1185 06e0 78050000 		.4byte	0x578
 1186 06e4 20       		.byte	0x20
 1187 06e5 14       		.uleb128 0x14
 1188 06e6 64110000 		.4byte	.LASF199
 1189 06ea 09       		.byte	0x9
 1190 06eb 2C       		.byte	0x2c
 1191 06ec 78050000 		.4byte	0x578
 1192 06f0 24       		.byte	0x24
 1193 06f1 13       		.uleb128 0x13
 1194 06f2 43464700 		.ascii	"CFG\000"
 1195 06f6 09       		.byte	0x9
 1196 06f7 2D       		.byte	0x2d
 1197 06f8 78050000 		.4byte	0x578
 1198 06fc 28       		.byte	0x28
 1199 06fd 14       		.uleb128 0x14
 1200 06fe 81050000 		.4byte	.LASF200
 1201 0702 09       		.byte	0x9
 1202 0703 2E       		.byte	0x2e
 1203 0704 78050000 		.4byte	0x578
 1204 0708 2C       		.byte	0x2c
 1205 0709 14       		.uleb128 0x14
 1206 070a 26090000 		.4byte	.LASF201
 1207 070e 09       		.byte	0x9
 1208 070f 2F       		.byte	0x2f
 1209 0710 78050000 		.4byte	0x578
 1210 0714 30       		.byte	0x30
 1211 0715 14       		.uleb128 0x14
 1212 0716 68020000 		.4byte	.LASF202
 1213 071a 09       		.byte	0x9
 1214 071b 30       		.byte	0x30
 1215 071c 78050000 		.4byte	0x578
 1216 0720 34       		.byte	0x34
 1217 0721 14       		.uleb128 0x14
 1218 0722 24050000 		.4byte	.LASF203
 1219 0726 09       		.byte	0x9
 1220 0727 31       		.byte	0x31
 1221 0728 ED050000 		.4byte	0x5ed
 1222 072c 38       		.byte	0x38
 1223 072d 14       		.uleb128 0x14
 1224 072e 58080000 		.4byte	.LASF204
 1225 0732 09       		.byte	0x9
 1226 0733 32       		.byte	0x32
 1227 0734 78050000 		.4byte	0x578
 1228 0738 3C       		.byte	0x3c
 1229 0739 14       		.uleb128 0x14
 1230 073a 881C0000 		.4byte	.LASF205
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 111


 1231 073e 09       		.byte	0x9
 1232 073f 33       		.byte	0x33
 1233 0740 4B070000 		.4byte	0x74b
 1234 0744 40       		.byte	0x40
 1235 0745 00       		.byte	0
 1236 0746 0E       		.uleb128 0xe
 1237 0747 32060000 		.4byte	0x632
 1238 074b 11       		.uleb128 0x11
 1239 074c 46070000 		.4byte	0x746
 1240 0750 06       		.uleb128 0x6
 1241 0751 D5140000 		.4byte	.LASF206
 1242 0755 09       		.byte	0x9
 1243 0756 34       		.byte	0x34
 1244 0757 72060000 		.4byte	0x672
 1245 075b 15       		.uleb128 0x15
 1246 075c 2440     		.2byte	0x4024
 1247 075e 09       		.byte	0x9
 1248 075f 39       		.byte	0x39
 1249 0760 E6070000 		.4byte	0x7e6
 1250 0764 13       		.uleb128 0x13
 1251 0765 50525400 		.ascii	"PRT\000"
 1252 0769 09       		.byte	0x9
 1253 076a 3A       		.byte	0x3a
 1254 076b E6070000 		.4byte	0x7e6
 1255 076f 00       		.byte	0
 1256 0770 16       		.uleb128 0x16
 1257 0771 2F000000 		.4byte	.LASF207
 1258 0775 09       		.byte	0x9
 1259 0776 3B       		.byte	0x3b
 1260 0777 ED050000 		.4byte	0x5ed
 1261 077b 0040     		.2byte	0x4000
 1262 077d 16       		.uleb128 0x16
 1263 077e 3B000000 		.4byte	.LASF208
 1264 0782 09       		.byte	0x9
 1265 0783 3C       		.byte	0x3c
 1266 0784 ED050000 		.4byte	0x5ed
 1267 0788 0440     		.2byte	0x4004
 1268 078a 16       		.uleb128 0x16
 1269 078b 47000000 		.4byte	.LASF209
 1270 078f 09       		.byte	0x9
 1271 0790 3D       		.byte	0x3d
 1272 0791 ED050000 		.4byte	0x5ed
 1273 0795 0840     		.2byte	0x4008
 1274 0797 16       		.uleb128 0x16
 1275 0798 53000000 		.4byte	.LASF210
 1276 079c 09       		.byte	0x9
 1277 079d 3E       		.byte	0x3e
 1278 079e ED050000 		.4byte	0x5ed
 1279 07a2 0C40     		.2byte	0x400c
 1280 07a4 16       		.uleb128 0x16
 1281 07a5 24000000 		.4byte	.LASF211
 1282 07a9 09       		.byte	0x9
 1283 07aa 3F       		.byte	0x3f
 1284 07ab ED050000 		.4byte	0x5ed
 1285 07af 1040     		.2byte	0x4010
 1286 07b1 16       		.uleb128 0x16
 1287 07b2 130A0000 		.4byte	.LASF212
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 112


 1288 07b6 09       		.byte	0x9
 1289 07b7 40       		.byte	0x40
 1290 07b8 78050000 		.4byte	0x578
 1291 07bc 1440     		.2byte	0x4014
 1292 07be 16       		.uleb128 0x16
 1293 07bf 011B0000 		.4byte	.LASF213
 1294 07c3 09       		.byte	0x9
 1295 07c4 41       		.byte	0x41
 1296 07c5 78050000 		.4byte	0x578
 1297 07c9 1840     		.2byte	0x4018
 1298 07cb 16       		.uleb128 0x16
 1299 07cc F0110000 		.4byte	.LASF214
 1300 07d0 09       		.byte	0x9
 1301 07d1 42       		.byte	0x42
 1302 07d2 ED050000 		.4byte	0x5ed
 1303 07d6 1C40     		.2byte	0x401c
 1304 07d8 16       		.uleb128 0x16
 1305 07d9 75120000 		.4byte	.LASF215
 1306 07dd 09       		.byte	0x9
 1307 07de 43       		.byte	0x43
 1308 07df 78050000 		.4byte	0x578
 1309 07e3 2040     		.2byte	0x4020
 1310 07e5 00       		.byte	0
 1311 07e6 0C       		.uleb128 0xc
 1312 07e7 50070000 		.4byte	0x750
 1313 07eb F6070000 		.4byte	0x7f6
 1314 07ef 0D       		.uleb128 0xd
 1315 07f0 71050000 		.4byte	0x571
 1316 07f4 7F       		.byte	0x7f
 1317 07f5 00       		.byte	0
 1318 07f6 06       		.uleb128 0x6
 1319 07f7 27060000 		.4byte	.LASF216
 1320 07fb 09       		.byte	0x9
 1321 07fc 44       		.byte	0x44
 1322 07fd 5B070000 		.4byte	0x75b
 1323 0801 0C       		.uleb128 0xc
 1324 0802 ED050000 		.4byte	0x5ed
 1325 0806 11080000 		.4byte	0x811
 1326 080a 0D       		.uleb128 0xd
 1327 080b 71050000 		.4byte	0x571
 1328 080f 0A       		.byte	0xa
 1329 0810 00       		.byte	0
 1330 0811 0C       		.uleb128 0xc
 1331 0812 ED050000 		.4byte	0x5ed
 1332 0816 21080000 		.4byte	0x821
 1333 081a 0D       		.uleb128 0xd
 1334 081b 71050000 		.4byte	0x571
 1335 081f 2E       		.byte	0x2e
 1336 0820 00       		.byte	0
 1337 0821 0C       		.uleb128 0xc
 1338 0822 ED050000 		.4byte	0x5ed
 1339 0826 31080000 		.4byte	0x831
 1340 082a 0D       		.uleb128 0xd
 1341 082b 71050000 		.4byte	0x571
 1342 082f 2D       		.byte	0x2d
 1343 0830 00       		.byte	0
 1344 0831 0C       		.uleb128 0xc
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 113


 1345 0832 78050000 		.4byte	0x578
 1346 0836 42080000 		.4byte	0x842
 1347 083a 0F       		.uleb128 0xf
 1348 083b 71050000 		.4byte	0x571
 1349 083f FF01     		.2byte	0x1ff
 1350 0841 00       		.byte	0
 1351 0842 0C       		.uleb128 0xc
 1352 0843 ED050000 		.4byte	0x5ed
 1353 0847 52080000 		.4byte	0x852
 1354 084b 0D       		.uleb128 0xd
 1355 084c 71050000 		.4byte	0x571
 1356 0850 62       		.byte	0x62
 1357 0851 00       		.byte	0
 1358 0852 15       		.uleb128 0x15
 1359 0853 D00F     		.2byte	0xfd0
 1360 0855 0A       		.byte	0xa
 1361 0856 21       		.byte	0x21
 1362 0857 BC0B0000 		.4byte	0xbbc
 1363 085b 14       		.uleb128 0x14
 1364 085c 3C1E0000 		.4byte	.LASF217
 1365 0860 0A       		.byte	0xa
 1366 0861 22       		.byte	0x22
 1367 0862 78050000 		.4byte	0x578
 1368 0866 00       		.byte	0
 1369 0867 14       		.uleb128 0x14
 1370 0868 AF1C0000 		.4byte	.LASF218
 1371 086c 0A       		.byte	0xa
 1372 086d 23       		.byte	0x23
 1373 086e ED050000 		.4byte	0x5ed
 1374 0872 04       		.byte	0x4
 1375 0873 14       		.uleb128 0x14
 1376 0874 AF1B0000 		.4byte	.LASF219
 1377 0878 0A       		.byte	0xa
 1378 0879 24       		.byte	0x24
 1379 087a 78050000 		.4byte	0x578
 1380 087e 08       		.byte	0x8
 1381 087f 14       		.uleb128 0x14
 1382 0880 37010000 		.4byte	.LASF220
 1383 0884 0A       		.byte	0xa
 1384 0885 25       		.byte	0x25
 1385 0886 ED050000 		.4byte	0x5ed
 1386 088a 0C       		.byte	0xc
 1387 088b 14       		.uleb128 0x14
 1388 088c 24050000 		.4byte	.LASF203
 1389 0890 0A       		.byte	0xa
 1390 0891 26       		.byte	0x26
 1391 0892 C10B0000 		.4byte	0xbc1
 1392 0896 10       		.byte	0x10
 1393 0897 14       		.uleb128 0x14
 1394 0898 88160000 		.4byte	.LASF221
 1395 089c 0A       		.byte	0xa
 1396 089d 27       		.byte	0x27
 1397 089e 78050000 		.4byte	0x578
 1398 08a2 20       		.byte	0x20
 1399 08a3 14       		.uleb128 0x14
 1400 08a4 8C180000 		.4byte	.LASF222
 1401 08a8 0A       		.byte	0xa
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 114


 1402 08a9 28       		.byte	0x28
 1403 08aa ED050000 		.4byte	0x5ed
 1404 08ae 24       		.byte	0x24
 1405 08af 14       		.uleb128 0x14
 1406 08b0 881C0000 		.4byte	.LASF205
 1407 08b4 0A       		.byte	0xa
 1408 08b5 29       		.byte	0x29
 1409 08b6 CB0B0000 		.4byte	0xbcb
 1410 08ba 28       		.byte	0x28
 1411 08bb 14       		.uleb128 0x14
 1412 08bc 581B0000 		.4byte	.LASF223
 1413 08c0 0A       		.byte	0xa
 1414 08c1 2A       		.byte	0x2a
 1415 08c2 78050000 		.4byte	0x578
 1416 08c6 40       		.byte	0x40
 1417 08c7 14       		.uleb128 0x14
 1418 08c8 BF080000 		.4byte	.LASF224
 1419 08cc 0A       		.byte	0xa
 1420 08cd 2B       		.byte	0x2b
 1421 08ce 78050000 		.4byte	0x578
 1422 08d2 44       		.byte	0x44
 1423 08d3 14       		.uleb128 0x14
 1424 08d4 17050000 		.4byte	.LASF225
 1425 08d8 0A       		.byte	0xa
 1426 08d9 2C       		.byte	0x2c
 1427 08da 78050000 		.4byte	0x578
 1428 08de 48       		.byte	0x48
 1429 08df 14       		.uleb128 0x14
 1430 08e0 8D150000 		.4byte	.LASF226
 1431 08e4 0A       		.byte	0xa
 1432 08e5 2D       		.byte	0x2d
 1433 08e6 ED050000 		.4byte	0x5ed
 1434 08ea 4C       		.byte	0x4c
 1435 08eb 14       		.uleb128 0x14
 1436 08ec 7D0F0000 		.4byte	.LASF227
 1437 08f0 0A       		.byte	0xa
 1438 08f1 2E       		.byte	0x2e
 1439 08f2 78050000 		.4byte	0x578
 1440 08f6 50       		.byte	0x50
 1441 08f7 14       		.uleb128 0x14
 1442 08f8 AA130000 		.4byte	.LASF183
 1443 08fc 0A       		.byte	0xa
 1444 08fd 2F       		.byte	0x2f
 1445 08fe D50B0000 		.4byte	0xbd5
 1446 0902 54       		.byte	0x54
 1447 0903 14       		.uleb128 0x14
 1448 0904 66170000 		.4byte	.LASF228
 1449 0908 0A       		.byte	0xa
 1450 0909 30       		.byte	0x30
 1451 090a 78050000 		.4byte	0x578
 1452 090e 60       		.byte	0x60
 1453 090f 14       		.uleb128 0x14
 1454 0910 4B140000 		.4byte	.LASF229
 1455 0914 0A       		.byte	0xa
 1456 0915 31       		.byte	0x31
 1457 0916 ED050000 		.4byte	0x5ed
 1458 091a 64       		.byte	0x64
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 115


 1459 091b 14       		.uleb128 0x14
 1460 091c 23070000 		.4byte	.LASF230
 1461 0920 0A       		.byte	0xa
 1462 0921 32       		.byte	0x32
 1463 0922 78050000 		.4byte	0x578
 1464 0926 68       		.byte	0x68
 1465 0927 14       		.uleb128 0x14
 1466 0928 6F130000 		.4byte	.LASF231
 1467 092c 0A       		.byte	0xa
 1468 092d 33       		.byte	0x33
 1469 092e 78050000 		.4byte	0x578
 1470 0932 6C       		.byte	0x6c
 1471 0933 14       		.uleb128 0x14
 1472 0934 9D050000 		.4byte	.LASF232
 1473 0938 0A       		.byte	0xa
 1474 0939 34       		.byte	0x34
 1475 093a 78050000 		.4byte	0x578
 1476 093e 70       		.byte	0x70
 1477 093f 14       		.uleb128 0x14
 1478 0940 B4130000 		.4byte	.LASF185
 1479 0944 0A       		.byte	0xa
 1480 0945 35       		.byte	0x35
 1481 0946 DF0B0000 		.4byte	0xbdf
 1482 094a 74       		.byte	0x74
 1483 094b 16       		.uleb128 0x16
 1484 094c B01A0000 		.4byte	.LASF233
 1485 0950 0A       		.byte	0xa
 1486 0951 36       		.byte	0x36
 1487 0952 78050000 		.4byte	0x578
 1488 0956 0002     		.2byte	0x200
 1489 0958 16       		.uleb128 0x16
 1490 0959 41160000 		.4byte	.LASF234
 1491 095d 0A       		.byte	0xa
 1492 095e 37       		.byte	0x37
 1493 095f 78050000 		.4byte	0x578
 1494 0963 0402     		.2byte	0x204
 1495 0965 16       		.uleb128 0x16
 1496 0966 B3010000 		.4byte	.LASF235
 1497 096a 0A       		.byte	0xa
 1498 096b 38       		.byte	0x38
 1499 096c ED050000 		.4byte	0x5ed
 1500 0970 0802     		.2byte	0x208
 1501 0972 16       		.uleb128 0x16
 1502 0973 BE130000 		.4byte	.LASF187
 1503 0977 0A       		.byte	0xa
 1504 0978 39       		.byte	0x39
 1505 0979 E90B0000 		.4byte	0xbe9
 1506 097d 0C02     		.2byte	0x20c
 1507 097f 16       		.uleb128 0x16
 1508 0980 311A0000 		.4byte	.LASF236
 1509 0984 0A       		.byte	0xa
 1510 0985 3A       		.byte	0x3a
 1511 0986 78050000 		.4byte	0x578
 1512 098a 4002     		.2byte	0x240
 1513 098c 16       		.uleb128 0x16
 1514 098d C8130000 		.4byte	.LASF188
 1515 0991 0A       		.byte	0xa
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 116


 1516 0992 3B       		.byte	0x3b
 1517 0993 F30B0000 		.4byte	0xbf3
 1518 0997 4402     		.2byte	0x244
 1519 0999 16       		.uleb128 0x16
 1520 099a D4160000 		.4byte	.LASF237
 1521 099e 0A       		.byte	0xa
 1522 099f 3C       		.byte	0x3c
 1523 09a0 78050000 		.4byte	0x578
 1524 09a4 0003     		.2byte	0x300
 1525 09a6 16       		.uleb128 0x16
 1526 09a7 7B020000 		.4byte	.LASF238
 1527 09ab 0A       		.byte	0xa
 1528 09ac 3D       		.byte	0x3d
 1529 09ad 78050000 		.4byte	0x578
 1530 09b1 0403     		.2byte	0x304
 1531 09b3 16       		.uleb128 0x16
 1532 09b4 F0190000 		.4byte	.LASF239
 1533 09b8 0A       		.byte	0xa
 1534 09b9 3E       		.byte	0x3e
 1535 09ba ED050000 		.4byte	0x5ed
 1536 09be 0803     		.2byte	0x308
 1537 09c0 16       		.uleb128 0x16
 1538 09c1 D2130000 		.4byte	.LASF240
 1539 09c5 0A       		.byte	0xa
 1540 09c6 3F       		.byte	0x3f
 1541 09c7 ED050000 		.4byte	0x5ed
 1542 09cb 0C03     		.2byte	0x30c
 1543 09cd 16       		.uleb128 0x16
 1544 09ce EC090000 		.4byte	.LASF241
 1545 09d2 0A       		.byte	0xa
 1546 09d3 40       		.byte	0x40
 1547 09d4 78050000 		.4byte	0x578
 1548 09d8 1003     		.2byte	0x310
 1549 09da 16       		.uleb128 0x16
 1550 09db 011D0000 		.4byte	.LASF242
 1551 09df 0A       		.byte	0xa
 1552 09e0 41       		.byte	0x41
 1553 09e1 FD0B0000 		.4byte	0xbfd
 1554 09e5 1403     		.2byte	0x314
 1555 09e7 16       		.uleb128 0x16
 1556 09e8 920E0000 		.4byte	.LASF243
 1557 09ec 0A       		.byte	0xa
 1558 09ed 42       		.byte	0x42
 1559 09ee ED050000 		.4byte	0x5ed
 1560 09f2 4003     		.2byte	0x340
 1561 09f4 16       		.uleb128 0x16
 1562 09f5 C0050000 		.4byte	.LASF244
 1563 09f9 0A       		.byte	0xa
 1564 09fa 43       		.byte	0x43
 1565 09fb ED050000 		.4byte	0x5ed
 1566 09ff 4403     		.2byte	0x344
 1567 0a01 16       		.uleb128 0x16
 1568 0a02 F9130000 		.4byte	.LASF245
 1569 0a06 0A       		.byte	0xa
 1570 0a07 44       		.byte	0x44
 1571 0a08 070C0000 		.4byte	0xc07
 1572 0a0c 4803     		.2byte	0x348
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 117


 1573 0a0e 16       		.uleb128 0x16
 1574 0a0f DB050000 		.4byte	.LASF246
 1575 0a13 0A       		.byte	0xa
 1576 0a14 45       		.byte	0x45
 1577 0a15 0C0C0000 		.4byte	0xc0c
 1578 0a19 0004     		.2byte	0x400
 1579 0a1b 16       		.uleb128 0x16
 1580 0a1c 0B1D0000 		.4byte	.LASF247
 1581 0a20 0A       		.byte	0xa
 1582 0a21 46       		.byte	0x46
 1583 0a22 160C0000 		.4byte	0xc16
 1584 0a26 000C     		.2byte	0xc00
 1585 0a28 16       		.uleb128 0x16
 1586 0a29 09020000 		.4byte	.LASF248
 1587 0a2d 0A       		.byte	0xa
 1588 0a2e 47       		.byte	0x47
 1589 0a2f ED050000 		.4byte	0x5ed
 1590 0a33 000E     		.2byte	0xe00
 1591 0a35 16       		.uleb128 0x16
 1592 0a36 98190000 		.4byte	.LASF249
 1593 0a3a 0A       		.byte	0xa
 1594 0a3b 48       		.byte	0x48
 1595 0a3c 200C0000 		.4byte	0xc20
 1596 0a40 040E     		.2byte	0xe04
 1597 0a42 16       		.uleb128 0x16
 1598 0a43 320A0000 		.4byte	.LASF250
 1599 0a47 0A       		.byte	0xa
 1600 0a48 49       		.byte	0x49
 1601 0a49 78050000 		.4byte	0x578
 1602 0a4d 800E     		.2byte	0xe80
 1603 0a4f 16       		.uleb128 0x16
 1604 0a50 A3190000 		.4byte	.LASF251
 1605 0a54 0A       		.byte	0xa
 1606 0a55 4A       		.byte	0x4a
 1607 0a56 ED050000 		.4byte	0x5ed
 1608 0a5a 840E     		.2byte	0xe84
 1609 0a5c 16       		.uleb128 0x16
 1610 0a5d 5F120000 		.4byte	.LASF252
 1611 0a61 0A       		.byte	0xa
 1612 0a62 4B       		.byte	0x4b
 1613 0a63 78050000 		.4byte	0x578
 1614 0a67 880E     		.2byte	0xe88
 1615 0a69 16       		.uleb128 0x16
 1616 0a6a CB0C0000 		.4byte	.LASF253
 1617 0a6e 0A       		.byte	0xa
 1618 0a6f 4C       		.byte	0x4c
 1619 0a70 ED050000 		.4byte	0x5ed
 1620 0a74 8C0E     		.2byte	0xe8c
 1621 0a76 16       		.uleb128 0x16
 1622 0a77 AE190000 		.4byte	.LASF254
 1623 0a7b 0A       		.byte	0xa
 1624 0a7c 4D       		.byte	0x4d
 1625 0a7d 2A0C0000 		.4byte	0xc2a
 1626 0a81 900E     		.2byte	0xe90
 1627 0a83 16       		.uleb128 0x16
 1628 0a84 BF090000 		.4byte	.LASF255
 1629 0a88 0A       		.byte	0xa
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 118


 1630 0a89 4E       		.byte	0x4e
 1631 0a8a 78050000 		.4byte	0x578
 1632 0a8e C00E     		.2byte	0xec0
 1633 0a90 16       		.uleb128 0x16
 1634 0a91 B9190000 		.4byte	.LASF256
 1635 0a95 0A       		.byte	0xa
 1636 0a96 4F       		.byte	0x4f
 1637 0a97 ED050000 		.4byte	0x5ed
 1638 0a9b C40E     		.2byte	0xec4
 1639 0a9d 16       		.uleb128 0x16
 1640 0a9e 23130000 		.4byte	.LASF257
 1641 0aa2 0A       		.byte	0xa
 1642 0aa3 50       		.byte	0x50
 1643 0aa4 78050000 		.4byte	0x578
 1644 0aa8 C80E     		.2byte	0xec8
 1645 0aaa 16       		.uleb128 0x16
 1646 0aab 58160000 		.4byte	.LASF258
 1647 0aaf 0A       		.byte	0xa
 1648 0ab0 51       		.byte	0x51
 1649 0ab1 ED050000 		.4byte	0x5ed
 1650 0ab5 CC0E     		.2byte	0xecc
 1651 0ab7 16       		.uleb128 0x16
 1652 0ab8 C4190000 		.4byte	.LASF259
 1653 0abc 0A       		.byte	0xa
 1654 0abd 52       		.byte	0x52
 1655 0abe 340C0000 		.4byte	0xc34
 1656 0ac2 D00E     		.2byte	0xed0
 1657 0ac4 16       		.uleb128 0x16
 1658 0ac5 CB170000 		.4byte	.LASF260
 1659 0ac9 0A       		.byte	0xa
 1660 0aca 53       		.byte	0x53
 1661 0acb 78050000 		.4byte	0x578
 1662 0acf 000F     		.2byte	0xf00
 1663 0ad1 16       		.uleb128 0x16
 1664 0ad2 E3050000 		.4byte	.LASF261
 1665 0ad6 0A       		.byte	0xa
 1666 0ad7 54       		.byte	0x54
 1667 0ad8 78050000 		.4byte	0x578
 1668 0adc 040F     		.2byte	0xf04
 1669 0ade 16       		.uleb128 0x16
 1670 0adf 35180000 		.4byte	.LASF262
 1671 0ae3 0A       		.byte	0xa
 1672 0ae4 55       		.byte	0x55
 1673 0ae5 78050000 		.4byte	0x578
 1674 0ae9 080F     		.2byte	0xf08
 1675 0aeb 16       		.uleb128 0x16
 1676 0aec AF060000 		.4byte	.LASF263
 1677 0af0 0A       		.byte	0xa
 1678 0af1 56       		.byte	0x56
 1679 0af2 ED050000 		.4byte	0x5ed
 1680 0af6 0C0F     		.2byte	0xf0c
 1681 0af8 16       		.uleb128 0x16
 1682 0af9 CF190000 		.4byte	.LASF264
 1683 0afd 0A       		.byte	0xa
 1684 0afe 57       		.byte	0x57
 1685 0aff 3E0C0000 		.4byte	0xc3e
 1686 0b03 100F     		.2byte	0xf10
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 119


 1687 0b05 16       		.uleb128 0x16
 1688 0b06 16180000 		.4byte	.LASF265
 1689 0b0a 0A       		.byte	0xa
 1690 0b0b 58       		.byte	0x58
 1691 0b0c 78050000 		.4byte	0x578
 1692 0b10 400F     		.2byte	0xf40
 1693 0b12 16       		.uleb128 0x16
 1694 0b13 290D0000 		.4byte	.LASF266
 1695 0b17 0A       		.byte	0xa
 1696 0b18 59       		.byte	0x59
 1697 0b19 78050000 		.4byte	0x578
 1698 0b1d 440F     		.2byte	0xf44
 1699 0b1f 16       		.uleb128 0x16
 1700 0b20 AE0C0000 		.4byte	.LASF267
 1701 0b24 0A       		.byte	0xa
 1702 0b25 5A       		.byte	0x5a
 1703 0b26 78050000 		.4byte	0x578
 1704 0b2a 480F     		.2byte	0xf48
 1705 0b2c 16       		.uleb128 0x16
 1706 0b2d 870A0000 		.4byte	.LASF268
 1707 0b31 0A       		.byte	0xa
 1708 0b32 5B       		.byte	0x5b
 1709 0b33 ED050000 		.4byte	0x5ed
 1710 0b37 4C0F     		.2byte	0xf4c
 1711 0b39 16       		.uleb128 0x16
 1712 0b3a DA190000 		.4byte	.LASF269
 1713 0b3e 0A       		.byte	0xa
 1714 0b3f 5C       		.byte	0x5c
 1715 0b40 480C0000 		.4byte	0xc48
 1716 0b44 500F     		.2byte	0xf50
 1717 0b46 16       		.uleb128 0x16
 1718 0b47 85150000 		.4byte	.LASF270
 1719 0b4b 0A       		.byte	0xa
 1720 0b4c 5D       		.byte	0x5d
 1721 0b4d 78050000 		.4byte	0x578
 1722 0b51 800F     		.2byte	0xf80
 1723 0b53 16       		.uleb128 0x16
 1724 0b54 07030000 		.4byte	.LASF271
 1725 0b58 0A       		.byte	0xa
 1726 0b59 5E       		.byte	0x5e
 1727 0b5a 78050000 		.4byte	0x578
 1728 0b5e 840F     		.2byte	0xf84
 1729 0b60 16       		.uleb128 0x16
 1730 0b61 63010000 		.4byte	.LASF272
 1731 0b65 0A       		.byte	0xa
 1732 0b66 5F       		.byte	0x5f
 1733 0b67 78050000 		.4byte	0x578
 1734 0b6b 880F     		.2byte	0xf88
 1735 0b6d 16       		.uleb128 0x16
 1736 0b6e 88140000 		.4byte	.LASF273
 1737 0b72 0A       		.byte	0xa
 1738 0b73 60       		.byte	0x60
 1739 0b74 ED050000 		.4byte	0x5ed
 1740 0b78 8C0F     		.2byte	0xf8c
 1741 0b7a 16       		.uleb128 0x16
 1742 0b7b E5190000 		.4byte	.LASF274
 1743 0b7f 0A       		.byte	0xa
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 120


 1744 0b80 61       		.byte	0x61
 1745 0b81 520C0000 		.4byte	0xc52
 1746 0b85 900F     		.2byte	0xf90
 1747 0b87 16       		.uleb128 0x16
 1748 0b88 8F110000 		.4byte	.LASF275
 1749 0b8c 0A       		.byte	0xa
 1750 0b8d 62       		.byte	0x62
 1751 0b8e 78050000 		.4byte	0x578
 1752 0b92 C00F     		.2byte	0xfc0
 1753 0b94 16       		.uleb128 0x16
 1754 0b95 7C1C0000 		.4byte	.LASF276
 1755 0b99 0A       		.byte	0xa
 1756 0b9a 63       		.byte	0x63
 1757 0b9b 78050000 		.4byte	0x578
 1758 0b9f C40F     		.2byte	0xfc4
 1759 0ba1 16       		.uleb128 0x16
 1760 0ba2 701B0000 		.4byte	.LASF277
 1761 0ba6 0A       		.byte	0xa
 1762 0ba7 64       		.byte	0x64
 1763 0ba8 78050000 		.4byte	0x578
 1764 0bac C80F     		.2byte	0xfc8
 1765 0bae 16       		.uleb128 0x16
 1766 0baf 131E0000 		.4byte	.LASF278
 1767 0bb3 0A       		.byte	0xa
 1768 0bb4 65       		.byte	0x65
 1769 0bb5 ED050000 		.4byte	0x5ed
 1770 0bb9 CC0F     		.2byte	0xfcc
 1771 0bbb 00       		.byte	0
 1772 0bbc 0E       		.uleb128 0xe
 1773 0bbd F2050000 		.4byte	0x5f2
 1774 0bc1 11       		.uleb128 0x11
 1775 0bc2 BC0B0000 		.4byte	0xbbc
 1776 0bc6 0E       		.uleb128 0xe
 1777 0bc7 02060000 		.4byte	0x602
 1778 0bcb 11       		.uleb128 0x11
 1779 0bcc C60B0000 		.4byte	0xbc6
 1780 0bd0 0E       		.uleb128 0xe
 1781 0bd1 52060000 		.4byte	0x652
 1782 0bd5 11       		.uleb128 0x11
 1783 0bd6 D00B0000 		.4byte	0xbd0
 1784 0bda 0E       		.uleb128 0xe
 1785 0bdb 42080000 		.4byte	0x842
 1786 0bdf 11       		.uleb128 0x11
 1787 0be0 DA0B0000 		.4byte	0xbda
 1788 0be4 0E       		.uleb128 0xe
 1789 0be5 22060000 		.4byte	0x622
 1790 0be9 11       		.uleb128 0x11
 1791 0bea E40B0000 		.4byte	0xbe4
 1792 0bee 0E       		.uleb128 0xe
 1793 0bef 11080000 		.4byte	0x811
 1794 0bf3 11       		.uleb128 0x11
 1795 0bf4 EE0B0000 		.4byte	0xbee
 1796 0bf8 0E       		.uleb128 0xe
 1797 0bf9 01080000 		.4byte	0x801
 1798 0bfd 11       		.uleb128 0x11
 1799 0bfe F80B0000 		.4byte	0xbf8
 1800 0c02 0E       		.uleb128 0xe
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 121


 1801 0c03 21080000 		.4byte	0x821
 1802 0c07 11       		.uleb128 0x11
 1803 0c08 020C0000 		.4byte	0xc02
 1804 0c0c 0E       		.uleb128 0xe
 1805 0c0d 31080000 		.4byte	0x831
 1806 0c11 0E       		.uleb128 0xe
 1807 0c12 12060000 		.4byte	0x612
 1808 0c16 11       		.uleb128 0x11
 1809 0c17 110C0000 		.4byte	0xc11
 1810 0c1b 0E       		.uleb128 0xe
 1811 0c1c 42060000 		.4byte	0x642
 1812 0c20 11       		.uleb128 0x11
 1813 0c21 1B0C0000 		.4byte	0xc1b
 1814 0c25 0E       		.uleb128 0xe
 1815 0c26 62060000 		.4byte	0x662
 1816 0c2a 11       		.uleb128 0x11
 1817 0c2b 250C0000 		.4byte	0xc25
 1818 0c2f 0E       		.uleb128 0xe
 1819 0c30 62060000 		.4byte	0x662
 1820 0c34 11       		.uleb128 0x11
 1821 0c35 2F0C0000 		.4byte	0xc2f
 1822 0c39 0E       		.uleb128 0xe
 1823 0c3a 62060000 		.4byte	0x662
 1824 0c3e 11       		.uleb128 0x11
 1825 0c3f 390C0000 		.4byte	0xc39
 1826 0c43 0E       		.uleb128 0xe
 1827 0c44 62060000 		.4byte	0x662
 1828 0c48 11       		.uleb128 0x11
 1829 0c49 430C0000 		.4byte	0xc43
 1830 0c4d 0E       		.uleb128 0xe
 1831 0c4e 62060000 		.4byte	0x662
 1832 0c52 11       		.uleb128 0x11
 1833 0c53 4D0C0000 		.4byte	0xc4d
 1834 0c57 06       		.uleb128 0x6
 1835 0c58 4B0C0000 		.4byte	.LASF279
 1836 0c5c 0A       		.byte	0xa
 1837 0c5d 66       		.byte	0x66
 1838 0c5e 52080000 		.4byte	0x852
 1839 0c62 10       		.uleb128 0x10
 1840 0c63 F31A0000 		.4byte	.LASF280
 1841 0c67 0B       		.byte	0xb
 1842 0c68 3106     		.2byte	0x631
 1843 0c6a 50070000 		.4byte	0x750
 1844 0c6e 10       		.uleb128 0x10
 1845 0c6f 1D190000 		.4byte	.LASF281
 1846 0c73 0B       		.byte	0xb
 1847 0c74 3206     		.2byte	0x632
 1848 0c76 F6070000 		.4byte	0x7f6
 1849 0c7a 10       		.uleb128 0x10
 1850 0c7b 60050000 		.4byte	.LASF282
 1851 0c7f 0B       		.byte	0xb
 1852 0c80 4F06     		.2byte	0x64f
 1853 0c82 570C0000 		.4byte	0xc57
 1854 0c86 05       		.uleb128 0x5
 1855 0c87 08       		.byte	0x8
 1856 0c88 04       		.byte	0x4
 1857 0c89 4A120000 		.4byte	.LASF283
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 122


 1858 0c8d 12       		.uleb128 0x12
 1859 0c8e B8       		.byte	0xb8
 1860 0c8f 0C       		.byte	0xc
 1861 0c90 34       		.byte	0x34
 1862 0c91 9E100000 		.4byte	0x109e
 1863 0c95 14       		.uleb128 0x14
 1864 0c96 BA020000 		.4byte	.LASF284
 1865 0c9a 0C       		.byte	0xc
 1866 0c9b 37       		.byte	0x37
 1867 0c9c 9A040000 		.4byte	0x49a
 1868 0ca0 00       		.byte	0
 1869 0ca1 14       		.uleb128 0x14
 1870 0ca2 240C0000 		.4byte	.LASF285
 1871 0ca6 0C       		.byte	0xc
 1872 0ca7 38       		.byte	0x38
 1873 0ca8 9A040000 		.4byte	0x49a
 1874 0cac 04       		.byte	0x4
 1875 0cad 14       		.uleb128 0x14
 1876 0cae 70010000 		.4byte	.LASF286
 1877 0cb2 0C       		.byte	0xc
 1878 0cb3 39       		.byte	0x39
 1879 0cb4 9A040000 		.4byte	0x49a
 1880 0cb8 08       		.byte	0x8
 1881 0cb9 14       		.uleb128 0x14
 1882 0cba 6F180000 		.4byte	.LASF287
 1883 0cbe 0C       		.byte	0xc
 1884 0cbf 3A       		.byte	0x3a
 1885 0cc0 9A040000 		.4byte	0x49a
 1886 0cc4 0C       		.byte	0xc
 1887 0cc5 14       		.uleb128 0x14
 1888 0cc6 B7140000 		.4byte	.LASF288
 1889 0cca 0C       		.byte	0xc
 1890 0ccb 3B       		.byte	0x3b
 1891 0ccc 9A040000 		.4byte	0x49a
 1892 0cd0 10       		.byte	0x10
 1893 0cd1 14       		.uleb128 0x14
 1894 0cd2 A00F0000 		.4byte	.LASF289
 1895 0cd6 0C       		.byte	0xc
 1896 0cd7 3C       		.byte	0x3c
 1897 0cd8 9A040000 		.4byte	0x49a
 1898 0cdc 14       		.byte	0x14
 1899 0cdd 14       		.uleb128 0x14
 1900 0cde 290A0000 		.4byte	.LASF290
 1901 0ce2 0C       		.byte	0xc
 1902 0ce3 3D       		.byte	0x3d
 1903 0ce4 9A040000 		.4byte	0x49a
 1904 0ce8 18       		.byte	0x18
 1905 0ce9 14       		.uleb128 0x14
 1906 0cea 401C0000 		.4byte	.LASF291
 1907 0cee 0C       		.byte	0xc
 1908 0cef 3E       		.byte	0x3e
 1909 0cf0 9A040000 		.4byte	0x49a
 1910 0cf4 1C       		.byte	0x1c
 1911 0cf5 14       		.uleb128 0x14
 1912 0cf6 B90E0000 		.4byte	.LASF292
 1913 0cfa 0C       		.byte	0xc
 1914 0cfb 3F       		.byte	0x3f
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 123


 1915 0cfc 9A040000 		.4byte	0x49a
 1916 0d00 20       		.byte	0x20
 1917 0d01 14       		.uleb128 0x14
 1918 0d02 D00E0000 		.4byte	.LASF293
 1919 0d06 0C       		.byte	0xc
 1920 0d07 40       		.byte	0x40
 1921 0d08 9A040000 		.4byte	0x49a
 1922 0d0c 24       		.byte	0x24
 1923 0d0d 14       		.uleb128 0x14
 1924 0d0e 3E140000 		.4byte	.LASF294
 1925 0d12 0C       		.byte	0xc
 1926 0d13 43       		.byte	0x43
 1927 0d14 6E040000 		.4byte	0x46e
 1928 0d18 28       		.byte	0x28
 1929 0d19 14       		.uleb128 0x14
 1930 0d1a A1060000 		.4byte	.LASF295
 1931 0d1e 0C       		.byte	0xc
 1932 0d1f 44       		.byte	0x44
 1933 0d20 6E040000 		.4byte	0x46e
 1934 0d24 29       		.byte	0x29
 1935 0d25 14       		.uleb128 0x14
 1936 0d26 19130000 		.4byte	.LASF296
 1937 0d2a 0C       		.byte	0xc
 1938 0d2b 45       		.byte	0x45
 1939 0d2c 6E040000 		.4byte	0x46e
 1940 0d30 2A       		.byte	0x2a
 1941 0d31 14       		.uleb128 0x14
 1942 0d32 97140000 		.4byte	.LASF297
 1943 0d36 0C       		.byte	0xc
 1944 0d37 46       		.byte	0x46
 1945 0d38 6E040000 		.4byte	0x46e
 1946 0d3c 2B       		.byte	0x2b
 1947 0d3d 14       		.uleb128 0x14
 1948 0d3e 56140000 		.4byte	.LASF298
 1949 0d42 0C       		.byte	0xc
 1950 0d43 47       		.byte	0x47
 1951 0d44 6E040000 		.4byte	0x46e
 1952 0d48 2C       		.byte	0x2c
 1953 0d49 14       		.uleb128 0x14
 1954 0d4a 6F170000 		.4byte	.LASF299
 1955 0d4e 0C       		.byte	0xc
 1956 0d4f 48       		.byte	0x48
 1957 0d50 6E040000 		.4byte	0x46e
 1958 0d54 2D       		.byte	0x2d
 1959 0d55 14       		.uleb128 0x14
 1960 0d56 EC1D0000 		.4byte	.LASF300
 1961 0d5a 0C       		.byte	0xc
 1962 0d5b 49       		.byte	0x49
 1963 0d5c 6E040000 		.4byte	0x46e
 1964 0d60 2E       		.byte	0x2e
 1965 0d61 14       		.uleb128 0x14
 1966 0d62 071C0000 		.4byte	.LASF301
 1967 0d66 0C       		.byte	0xc
 1968 0d67 4A       		.byte	0x4a
 1969 0d68 6E040000 		.4byte	0x46e
 1970 0d6c 2F       		.byte	0x2f
 1971 0d6d 14       		.uleb128 0x14
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 124


 1972 0d6e 0B050000 		.4byte	.LASF302
 1973 0d72 0C       		.byte	0xc
 1974 0d73 4B       		.byte	0x4b
 1975 0d74 6E040000 		.4byte	0x46e
 1976 0d78 30       		.byte	0x30
 1977 0d79 14       		.uleb128 0x14
 1978 0d7a A6100000 		.4byte	.LASF303
 1979 0d7e 0C       		.byte	0xc
 1980 0d7f 4E       		.byte	0x4e
 1981 0d80 6E040000 		.4byte	0x46e
 1982 0d84 31       		.byte	0x31
 1983 0d85 14       		.uleb128 0x14
 1984 0d86 621B0000 		.4byte	.LASF304
 1985 0d8a 0C       		.byte	0xc
 1986 0d8b 4F       		.byte	0x4f
 1987 0d8c 6E040000 		.4byte	0x46e
 1988 0d90 32       		.byte	0x32
 1989 0d91 14       		.uleb128 0x14
 1990 0d92 16160000 		.4byte	.LASF305
 1991 0d96 0C       		.byte	0xc
 1992 0d97 50       		.byte	0x50
 1993 0d98 6E040000 		.4byte	0x46e
 1994 0d9c 33       		.byte	0x33
 1995 0d9d 14       		.uleb128 0x14
 1996 0d9e F70B0000 		.4byte	.LASF306
 1997 0da2 0C       		.byte	0xc
 1998 0da3 51       		.byte	0x51
 1999 0da4 6E040000 		.4byte	0x46e
 2000 0da8 34       		.byte	0x34
 2001 0da9 14       		.uleb128 0x14
 2002 0daa FF070000 		.4byte	.LASF307
 2003 0dae 0C       		.byte	0xc
 2004 0daf 52       		.byte	0x52
 2005 0db0 79040000 		.4byte	0x479
 2006 0db4 36       		.byte	0x36
 2007 0db5 14       		.uleb128 0x14
 2008 0db6 C4020000 		.4byte	.LASF308
 2009 0dba 0C       		.byte	0xc
 2010 0dbb 53       		.byte	0x53
 2011 0dbc 79040000 		.4byte	0x479
 2012 0dc0 38       		.byte	0x38
 2013 0dc1 14       		.uleb128 0x14
 2014 0dc2 F80F0000 		.4byte	.LASF309
 2015 0dc6 0C       		.byte	0xc
 2016 0dc7 54       		.byte	0x54
 2017 0dc8 79040000 		.4byte	0x479
 2018 0dcc 3A       		.byte	0x3a
 2019 0dcd 14       		.uleb128 0x14
 2020 0dce AB020000 		.4byte	.LASF310
 2021 0dd2 0C       		.byte	0xc
 2022 0dd3 55       		.byte	0x55
 2023 0dd4 6E040000 		.4byte	0x46e
 2024 0dd8 3C       		.byte	0x3c
 2025 0dd9 14       		.uleb128 0x14
 2026 0dda 79090000 		.4byte	.LASF311
 2027 0dde 0C       		.byte	0xc
 2028 0ddf 56       		.byte	0x56
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 125


 2029 0de0 6E040000 		.4byte	0x46e
 2030 0de4 3D       		.byte	0x3d
 2031 0de5 14       		.uleb128 0x14
 2032 0de6 E4120000 		.4byte	.LASF312
 2033 0dea 0C       		.byte	0xc
 2034 0deb 57       		.byte	0x57
 2035 0dec 6E040000 		.4byte	0x46e
 2036 0df0 3E       		.byte	0x3e
 2037 0df1 14       		.uleb128 0x14
 2038 0df2 5A170000 		.4byte	.LASF313
 2039 0df6 0C       		.byte	0xc
 2040 0df7 58       		.byte	0x58
 2041 0df8 6E040000 		.4byte	0x46e
 2042 0dfc 3F       		.byte	0x3f
 2043 0dfd 14       		.uleb128 0x14
 2044 0dfe 14020000 		.4byte	.LASF314
 2045 0e02 0C       		.byte	0xc
 2046 0e03 59       		.byte	0x59
 2047 0e04 6E040000 		.4byte	0x46e
 2048 0e08 40       		.byte	0x40
 2049 0e09 14       		.uleb128 0x14
 2050 0e0a 30030000 		.4byte	.LASF315
 2051 0e0e 0C       		.byte	0xc
 2052 0e0f 5A       		.byte	0x5a
 2053 0e10 6E040000 		.4byte	0x46e
 2054 0e14 41       		.byte	0x41
 2055 0e15 14       		.uleb128 0x14
 2056 0e16 DA1A0000 		.4byte	.LASF316
 2057 0e1a 0C       		.byte	0xc
 2058 0e1b 5B       		.byte	0x5b
 2059 0e1c 6E040000 		.4byte	0x46e
 2060 0e20 42       		.byte	0x42
 2061 0e21 14       		.uleb128 0x14
 2062 0e22 CB0D0000 		.4byte	.LASF317
 2063 0e26 0C       		.byte	0xc
 2064 0e27 5C       		.byte	0x5c
 2065 0e28 6E040000 		.4byte	0x46e
 2066 0e2c 43       		.byte	0x43
 2067 0e2d 14       		.uleb128 0x14
 2068 0e2e BA0C0000 		.4byte	.LASF318
 2069 0e32 0C       		.byte	0xc
 2070 0e33 5D       		.byte	0x5d
 2071 0e34 6E040000 		.4byte	0x46e
 2072 0e38 44       		.byte	0x44
 2073 0e39 14       		.uleb128 0x14
 2074 0e3a A5140000 		.4byte	.LASF319
 2075 0e3e 0C       		.byte	0xc
 2076 0e3f 5E       		.byte	0x5e
 2077 0e40 9A040000 		.4byte	0x49a
 2078 0e44 48       		.byte	0x48
 2079 0e45 14       		.uleb128 0x14
 2080 0e46 FA030000 		.4byte	.LASF320
 2081 0e4a 0C       		.byte	0xc
 2082 0e4b 5F       		.byte	0x5f
 2083 0e4c 9A040000 		.4byte	0x49a
 2084 0e50 4C       		.byte	0x4c
 2085 0e51 14       		.uleb128 0x14
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 126


 2086 0e52 9F1A0000 		.4byte	.LASF321
 2087 0e56 0C       		.byte	0xc
 2088 0e57 60       		.byte	0x60
 2089 0e58 6E040000 		.4byte	0x46e
 2090 0e5c 50       		.byte	0x50
 2091 0e5d 14       		.uleb128 0x14
 2092 0e5e CB090000 		.4byte	.LASF322
 2093 0e62 0C       		.byte	0xc
 2094 0e63 61       		.byte	0x61
 2095 0e64 6E040000 		.4byte	0x46e
 2096 0e68 51       		.byte	0x51
 2097 0e69 14       		.uleb128 0x14
 2098 0e6a 90070000 		.4byte	.LASF323
 2099 0e6e 0C       		.byte	0xc
 2100 0e6f 62       		.byte	0x62
 2101 0e70 6E040000 		.4byte	0x46e
 2102 0e74 52       		.byte	0x52
 2103 0e75 14       		.uleb128 0x14
 2104 0e76 BD060000 		.4byte	.LASF324
 2105 0e7a 0C       		.byte	0xc
 2106 0e7b 63       		.byte	0x63
 2107 0e7c 6E040000 		.4byte	0x46e
 2108 0e80 53       		.byte	0x53
 2109 0e81 14       		.uleb128 0x14
 2110 0e82 B9150000 		.4byte	.LASF325
 2111 0e86 0C       		.byte	0xc
 2112 0e87 64       		.byte	0x64
 2113 0e88 6E040000 		.4byte	0x46e
 2114 0e8c 54       		.byte	0x54
 2115 0e8d 14       		.uleb128 0x14
 2116 0e8e FF090000 		.4byte	.LASF326
 2117 0e92 0C       		.byte	0xc
 2118 0e93 65       		.byte	0x65
 2119 0e94 6E040000 		.4byte	0x46e
 2120 0e98 55       		.byte	0x55
 2121 0e99 14       		.uleb128 0x14
 2122 0e9a 00000000 		.4byte	.LASF327
 2123 0e9e 0C       		.byte	0xc
 2124 0e9f 66       		.byte	0x66
 2125 0ea0 6E040000 		.4byte	0x46e
 2126 0ea4 56       		.byte	0x56
 2127 0ea5 14       		.uleb128 0x14
 2128 0ea6 8C0F0000 		.4byte	.LASF328
 2129 0eaa 0C       		.byte	0xc
 2130 0eab 67       		.byte	0x67
 2131 0eac 6E040000 		.4byte	0x46e
 2132 0eb0 57       		.byte	0x57
 2133 0eb1 14       		.uleb128 0x14
 2134 0eb2 5B090000 		.4byte	.LASF329
 2135 0eb6 0C       		.byte	0xc
 2136 0eb7 68       		.byte	0x68
 2137 0eb8 6E040000 		.4byte	0x46e
 2138 0ebc 58       		.byte	0x58
 2139 0ebd 14       		.uleb128 0x14
 2140 0ebe B61C0000 		.4byte	.LASF330
 2141 0ec2 0C       		.byte	0xc
 2142 0ec3 69       		.byte	0x69
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 127


 2143 0ec4 6E040000 		.4byte	0x46e
 2144 0ec8 59       		.byte	0x59
 2145 0ec9 14       		.uleb128 0x14
 2146 0eca FF190000 		.4byte	.LASF331
 2147 0ece 0C       		.byte	0xc
 2148 0ecf 6E       		.byte	0x6e
 2149 0ed0 84040000 		.4byte	0x484
 2150 0ed4 5A       		.byte	0x5a
 2151 0ed5 14       		.uleb128 0x14
 2152 0ed6 AA010000 		.4byte	.LASF332
 2153 0eda 0C       		.byte	0xc
 2154 0edb 6F       		.byte	0x6f
 2155 0edc 84040000 		.4byte	0x484
 2156 0ee0 5C       		.byte	0x5c
 2157 0ee1 14       		.uleb128 0x14
 2158 0ee2 C10E0000 		.4byte	.LASF333
 2159 0ee6 0C       		.byte	0xc
 2160 0ee7 70       		.byte	0x70
 2161 0ee8 6E040000 		.4byte	0x46e
 2162 0eec 5E       		.byte	0x5e
 2163 0eed 14       		.uleb128 0x14
 2164 0eee 7D1B0000 		.4byte	.LASF334
 2165 0ef2 0C       		.byte	0xc
 2166 0ef3 71       		.byte	0x71
 2167 0ef4 6E040000 		.4byte	0x46e
 2168 0ef8 5F       		.byte	0x5f
 2169 0ef9 14       		.uleb128 0x14
 2170 0efa 480B0000 		.4byte	.LASF335
 2171 0efe 0C       		.byte	0xc
 2172 0eff 72       		.byte	0x72
 2173 0f00 6E040000 		.4byte	0x46e
 2174 0f04 60       		.byte	0x60
 2175 0f05 14       		.uleb128 0x14
 2176 0f06 6C0D0000 		.4byte	.LASF336
 2177 0f0a 0C       		.byte	0xc
 2178 0f0b 73       		.byte	0x73
 2179 0f0c 9A040000 		.4byte	0x49a
 2180 0f10 64       		.byte	0x64
 2181 0f11 14       		.uleb128 0x14
 2182 0f12 221E0000 		.4byte	.LASF337
 2183 0f16 0C       		.byte	0xc
 2184 0f17 76       		.byte	0x76
 2185 0f18 84040000 		.4byte	0x484
 2186 0f1c 68       		.byte	0x68
 2187 0f1d 14       		.uleb128 0x14
 2188 0f1e 82120000 		.4byte	.LASF338
 2189 0f22 0C       		.byte	0xc
 2190 0f23 77       		.byte	0x77
 2191 0f24 84040000 		.4byte	0x484
 2192 0f28 6A       		.byte	0x6a
 2193 0f29 14       		.uleb128 0x14
 2194 0f2a E90F0000 		.4byte	.LASF339
 2195 0f2e 0C       		.byte	0xc
 2196 0f2f 78       		.byte	0x78
 2197 0f30 84040000 		.4byte	0x484
 2198 0f34 6C       		.byte	0x6c
 2199 0f35 14       		.uleb128 0x14
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 128


 2200 0f36 B4030000 		.4byte	.LASF340
 2201 0f3a 0C       		.byte	0xc
 2202 0f3b 79       		.byte	0x79
 2203 0f3c 84040000 		.4byte	0x484
 2204 0f40 6E       		.byte	0x6e
 2205 0f41 14       		.uleb128 0x14
 2206 0f42 D60D0000 		.4byte	.LASF341
 2207 0f46 0C       		.byte	0xc
 2208 0f47 7B       		.byte	0x7b
 2209 0f48 6E040000 		.4byte	0x46e
 2210 0f4c 70       		.byte	0x70
 2211 0f4d 14       		.uleb128 0x14
 2212 0f4e 35050000 		.4byte	.LASF342
 2213 0f52 0C       		.byte	0xc
 2214 0f53 7C       		.byte	0x7c
 2215 0f54 6E040000 		.4byte	0x46e
 2216 0f58 71       		.byte	0x71
 2217 0f59 14       		.uleb128 0x14
 2218 0f5a DB030000 		.4byte	.LASF343
 2219 0f5e 0C       		.byte	0xc
 2220 0f5f 7D       		.byte	0x7d
 2221 0f60 6E040000 		.4byte	0x46e
 2222 0f64 72       		.byte	0x72
 2223 0f65 14       		.uleb128 0x14
 2224 0f66 21020000 		.4byte	.LASF344
 2225 0f6a 0C       		.byte	0xc
 2226 0f6b 7E       		.byte	0x7e
 2227 0f6c 6E040000 		.4byte	0x46e
 2228 0f70 73       		.byte	0x73
 2229 0f71 14       		.uleb128 0x14
 2230 0f72 98130000 		.4byte	.LASF345
 2231 0f76 0C       		.byte	0xc
 2232 0f77 80       		.byte	0x80
 2233 0f78 84040000 		.4byte	0x484
 2234 0f7c 74       		.byte	0x74
 2235 0f7d 14       		.uleb128 0x14
 2236 0f7e 00120000 		.4byte	.LASF346
 2237 0f82 0C       		.byte	0xc
 2238 0f83 81       		.byte	0x81
 2239 0f84 84040000 		.4byte	0x484
 2240 0f88 76       		.byte	0x76
 2241 0f89 14       		.uleb128 0x14
 2242 0f8a 7B1A0000 		.4byte	.LASF347
 2243 0f8e 0C       		.byte	0xc
 2244 0f8f 82       		.byte	0x82
 2245 0f90 84040000 		.4byte	0x484
 2246 0f94 78       		.byte	0x78
 2247 0f95 14       		.uleb128 0x14
 2248 0f96 AB070000 		.4byte	.LASF348
 2249 0f9a 0C       		.byte	0xc
 2250 0f9b 83       		.byte	0x83
 2251 0f9c 84040000 		.4byte	0x484
 2252 0fa0 7A       		.byte	0x7a
 2253 0fa1 14       		.uleb128 0x14
 2254 0fa2 2C0E0000 		.4byte	.LASF349
 2255 0fa6 0C       		.byte	0xc
 2256 0fa7 86       		.byte	0x86
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 129


 2257 0fa8 6E040000 		.4byte	0x46e
 2258 0fac 7C       		.byte	0x7c
 2259 0fad 14       		.uleb128 0x14
 2260 0fae 0F1A0000 		.4byte	.LASF350
 2261 0fb2 0C       		.byte	0xc
 2262 0fb3 87       		.byte	0x87
 2263 0fb4 6E040000 		.4byte	0x46e
 2264 0fb8 7D       		.byte	0x7d
 2265 0fb9 14       		.uleb128 0x14
 2266 0fba 49070000 		.4byte	.LASF351
 2267 0fbe 0C       		.byte	0xc
 2268 0fbf 88       		.byte	0x88
 2269 0fc0 6E040000 		.4byte	0x46e
 2270 0fc4 7E       		.byte	0x7e
 2271 0fc5 14       		.uleb128 0x14
 2272 0fc6 4B060000 		.4byte	.LASF352
 2273 0fca 0C       		.byte	0xc
 2274 0fcb 89       		.byte	0x89
 2275 0fcc 6E040000 		.4byte	0x46e
 2276 0fd0 7F       		.byte	0x7f
 2277 0fd1 14       		.uleb128 0x14
 2278 0fd2 C0070000 		.4byte	.LASF353
 2279 0fd6 0C       		.byte	0xc
 2280 0fd7 8A       		.byte	0x8a
 2281 0fd8 6E040000 		.4byte	0x46e
 2282 0fdc 80       		.byte	0x80
 2283 0fdd 14       		.uleb128 0x14
 2284 0fde C5000000 		.4byte	.LASF354
 2285 0fe2 0C       		.byte	0xc
 2286 0fe3 8D       		.byte	0x8d
 2287 0fe4 9A040000 		.4byte	0x49a
 2288 0fe8 84       		.byte	0x84
 2289 0fe9 14       		.uleb128 0x14
 2290 0fea D20F0000 		.4byte	.LASF355
 2291 0fee 0C       		.byte	0xc
 2292 0fef 8E       		.byte	0x8e
 2293 0ff0 9A040000 		.4byte	0x49a
 2294 0ff4 88       		.byte	0x88
 2295 0ff5 14       		.uleb128 0x14
 2296 0ff6 B1100000 		.4byte	.LASF356
 2297 0ffa 0C       		.byte	0xc
 2298 0ffb 8F       		.byte	0x8f
 2299 0ffc 9A040000 		.4byte	0x49a
 2300 1000 8C       		.byte	0x8c
 2301 1001 14       		.uleb128 0x14
 2302 1002 77180000 		.4byte	.LASF357
 2303 1006 0C       		.byte	0xc
 2304 1007 90       		.byte	0x90
 2305 1008 9A040000 		.4byte	0x49a
 2306 100c 90       		.byte	0x90
 2307 100d 14       		.uleb128 0x14
 2308 100e ED150000 		.4byte	.LASF358
 2309 1012 0C       		.byte	0xc
 2310 1013 91       		.byte	0x91
 2311 1014 9A040000 		.4byte	0x49a
 2312 1018 94       		.byte	0x94
 2313 1019 14       		.uleb128 0x14
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 130


 2314 101a 4A050000 		.4byte	.LASF359
 2315 101e 0C       		.byte	0xc
 2316 101f 92       		.byte	0x92
 2317 1020 9A040000 		.4byte	0x49a
 2318 1024 98       		.byte	0x98
 2319 1025 14       		.uleb128 0x14
 2320 1026 F8160000 		.4byte	.LASF360
 2321 102a 0C       		.byte	0xc
 2322 102b 93       		.byte	0x93
 2323 102c 9A040000 		.4byte	0x49a
 2324 1030 9C       		.byte	0x9c
 2325 1031 14       		.uleb128 0x14
 2326 1032 0A0B0000 		.4byte	.LASF361
 2327 1036 0C       		.byte	0xc
 2328 1037 94       		.byte	0x94
 2329 1038 9A040000 		.4byte	0x49a
 2330 103c A0       		.byte	0xa0
 2331 103d 14       		.uleb128 0x14
 2332 103e 95010000 		.4byte	.LASF362
 2333 1042 0C       		.byte	0xc
 2334 1043 95       		.byte	0x95
 2335 1044 84040000 		.4byte	0x484
 2336 1048 A4       		.byte	0xa4
 2337 1049 14       		.uleb128 0x14
 2338 104a 79130000 		.4byte	.LASF363
 2339 104e 0C       		.byte	0xc
 2340 104f 96       		.byte	0x96
 2341 1050 84040000 		.4byte	0x484
 2342 1054 A6       		.byte	0xa6
 2343 1055 14       		.uleb128 0x14
 2344 1056 D2170000 		.4byte	.LASF364
 2345 105a 0C       		.byte	0xc
 2346 105b 97       		.byte	0x97
 2347 105c 84040000 		.4byte	0x484
 2348 1060 A8       		.byte	0xa8
 2349 1061 14       		.uleb128 0x14
 2350 1062 9D0E0000 		.4byte	.LASF365
 2351 1066 0C       		.byte	0xc
 2352 1067 98       		.byte	0x98
 2353 1068 84040000 		.4byte	0x484
 2354 106c AA       		.byte	0xaa
 2355 106d 14       		.uleb128 0x14
 2356 106e 08040000 		.4byte	.LASF366
 2357 1072 0C       		.byte	0xc
 2358 1073 99       		.byte	0x99
 2359 1074 84040000 		.4byte	0x484
 2360 1078 AC       		.byte	0xac
 2361 1079 14       		.uleb128 0x14
 2362 107a 3A110000 		.4byte	.LASF367
 2363 107e 0C       		.byte	0xc
 2364 107f 9A       		.byte	0x9a
 2365 1080 84040000 		.4byte	0x484
 2366 1084 AE       		.byte	0xae
 2367 1085 14       		.uleb128 0x14
 2368 1086 91170000 		.4byte	.LASF368
 2369 108a 0C       		.byte	0xc
 2370 108b 9D       		.byte	0x9d
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 131


 2371 108c 84040000 		.4byte	0x484
 2372 1090 B0       		.byte	0xb0
 2373 1091 14       		.uleb128 0x14
 2374 1092 27190000 		.4byte	.LASF369
 2375 1096 0C       		.byte	0xc
 2376 1097 9E       		.byte	0x9e
 2377 1098 9A040000 		.4byte	0x49a
 2378 109c B4       		.byte	0xb4
 2379 109d 00       		.byte	0
 2380 109e 06       		.uleb128 0x6
 2381 109f 25180000 		.4byte	.LASF370
 2382 10a3 0C       		.byte	0xc
 2383 10a4 9F       		.byte	0x9f
 2384 10a5 8D0C0000 		.4byte	0xc8d
 2385 10a9 10       		.uleb128 0x10
 2386 10aa FC140000 		.4byte	.LASF371
 2387 10ae 0D       		.byte	0xd
 2388 10af F601     		.2byte	0x1f6
 2389 10b1 B5100000 		.4byte	0x10b5
 2390 10b5 05       		.uleb128 0x5
 2391 10b6 01       		.byte	0x1
 2392 10b7 08       		.byte	0x8
 2393 10b8 F8000000 		.4byte	.LASF372
 2394 10bc 05       		.uleb128 0x5
 2395 10bd 04       		.byte	0x4
 2396 10be 04       		.byte	0x4
 2397 10bf 9B060000 		.4byte	.LASF373
 2398 10c3 05       		.uleb128 0x5
 2399 10c4 08       		.byte	0x8
 2400 10c5 04       		.byte	0x4
 2401 10c6 391C0000 		.4byte	.LASF374
 2402 10ca 17       		.uleb128 0x17
 2403 10cb 08       		.byte	0x8
 2404 10cc 0E       		.byte	0xe
 2405 10cd 2D01     		.2byte	0x12d
 2406 10cf EE100000 		.4byte	0x10ee
 2407 10d3 09       		.uleb128 0x9
 2408 10d4 C30D0000 		.4byte	.LASF375
 2409 10d8 0E       		.byte	0xe
 2410 10d9 2E01     		.2byte	0x12e
 2411 10db ED030000 		.4byte	0x3ed
 2412 10df 00       		.byte	0
 2413 10e0 09       		.uleb128 0x9
 2414 10e1 29170000 		.4byte	.LASF376
 2415 10e5 0E       		.byte	0xe
 2416 10e6 3201     		.2byte	0x132
 2417 10e8 9A040000 		.4byte	0x49a
 2418 10ec 04       		.byte	0x4
 2419 10ed 00       		.byte	0
 2420 10ee 10       		.uleb128 0x10
 2421 10ef 14000000 		.4byte	.LASF377
 2422 10f3 0E       		.byte	0xe
 2423 10f4 3301     		.2byte	0x133
 2424 10f6 CA100000 		.4byte	0x10ca
 2425 10fa 18       		.uleb128 0x18
 2426 10fb 04       		.byte	0x4
 2427 10fc 05       		.uleb128 0x5
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 132


 2428 10fd 01       		.byte	0x1
 2429 10fe 02       		.byte	0x2
 2430 10ff E6090000 		.4byte	.LASF378
 2431 1103 19       		.uleb128 0x19
 2432 1104 04       		.byte	0x4
 2433 1105 09110000 		.4byte	0x1109
 2434 1109 1A       		.uleb128 0x1a
 2435 110a 14110000 		.4byte	0x1114
 2436 110e 1B       		.uleb128 0x1b
 2437 110f 9A040000 		.4byte	0x49a
 2438 1113 00       		.byte	0
 2439 1114 10       		.uleb128 0x10
 2440 1115 730E0000 		.4byte	.LASF379
 2441 1119 04       		.byte	0x4
 2442 111a D901     		.2byte	0x1d9
 2443 111c 03110000 		.4byte	0x1103
 2444 1120 1C       		.uleb128 0x1c
 2445 1121 03070000 		.4byte	.LASF428
 2446 1125 38       		.byte	0x38
 2447 1126 04       		.byte	0x4
 2448 1127 7502     		.2byte	0x275
 2449 1129 E4110000 		.4byte	0x11e4
 2450 112d 09       		.uleb128 0x9
 2451 112e 19010000 		.4byte	.LASF380
 2452 1132 04       		.byte	0x4
 2453 1133 7802     		.2byte	0x278
 2454 1135 78050000 		.4byte	0x578
 2455 1139 00       		.byte	0
 2456 113a 09       		.uleb128 0x9
 2457 113b 2E090000 		.4byte	.LASF381
 2458 113f 04       		.byte	0x4
 2459 1140 7902     		.2byte	0x279
 2460 1142 78050000 		.4byte	0x578
 2461 1146 04       		.byte	0x4
 2462 1147 09       		.uleb128 0x9
 2463 1148 40120000 		.4byte	.LASF382
 2464 114c 04       		.byte	0x4
 2465 114d 7B02     		.2byte	0x27b
 2466 114f FA100000 		.4byte	0x10fa
 2467 1153 08       		.byte	0x8
 2468 1154 09       		.uleb128 0x9
 2469 1155 40030000 		.4byte	.LASF383
 2470 1159 04       		.byte	0x4
 2471 115a 7C02     		.2byte	0x27c
 2472 115c 9A040000 		.4byte	0x49a
 2473 1160 0C       		.byte	0xc
 2474 1161 09       		.uleb128 0x9
 2475 1162 0D100000 		.4byte	.LASF384
 2476 1166 04       		.byte	0x4
 2477 1167 7D02     		.2byte	0x27d
 2478 1169 78050000 		.4byte	0x578
 2479 116d 10       		.byte	0x10
 2480 116e 09       		.uleb128 0x9
 2481 116f 590C0000 		.4byte	.LASF385
 2482 1173 04       		.byte	0x4
 2483 1174 7E02     		.2byte	0x27e
 2484 1176 78050000 		.4byte	0x578
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 133


 2485 117a 14       		.byte	0x14
 2486 117b 09       		.uleb128 0x9
 2487 117c 37090000 		.4byte	.LASF386
 2488 1180 04       		.byte	0x4
 2489 1181 8002     		.2byte	0x280
 2490 1183 FA100000 		.4byte	0x10fa
 2491 1187 18       		.byte	0x18
 2492 1188 09       		.uleb128 0x9
 2493 1189 321E0000 		.4byte	.LASF387
 2494 118d 04       		.byte	0x4
 2495 118e 8102     		.2byte	0x281
 2496 1190 9A040000 		.4byte	0x49a
 2497 1194 1C       		.byte	0x1c
 2498 1195 09       		.uleb128 0x9
 2499 1196 340D0000 		.4byte	.LASF388
 2500 119a 04       		.byte	0x4
 2501 119b 8202     		.2byte	0x282
 2502 119d 78050000 		.4byte	0x578
 2503 11a1 20       		.byte	0x20
 2504 11a2 09       		.uleb128 0x9
 2505 11a3 EA110000 		.4byte	.LASF389
 2506 11a7 04       		.byte	0x4
 2507 11a8 8402     		.2byte	0x284
 2508 11aa FA100000 		.4byte	0x10fa
 2509 11ae 24       		.byte	0x24
 2510 11af 09       		.uleb128 0x9
 2511 11b0 F5090000 		.4byte	.LASF390
 2512 11b4 04       		.byte	0x4
 2513 11b5 8502     		.2byte	0x285
 2514 11b7 9A040000 		.4byte	0x49a
 2515 11bb 28       		.byte	0x28
 2516 11bc 09       		.uleb128 0x9
 2517 11bd E6140000 		.4byte	.LASF391
 2518 11c1 04       		.byte	0x4
 2519 11c2 8602     		.2byte	0x286
 2520 11c4 78050000 		.4byte	0x578
 2521 11c8 2C       		.byte	0x2c
 2522 11c9 09       		.uleb128 0x9
 2523 11ca DD090000 		.4byte	.LASF392
 2524 11ce 04       		.byte	0x4
 2525 11cf 8B02     		.2byte	0x28b
 2526 11d1 14110000 		.4byte	0x1114
 2527 11d5 30       		.byte	0x30
 2528 11d6 09       		.uleb128 0x9
 2529 11d7 131C0000 		.4byte	.LASF393
 2530 11db 04       		.byte	0x4
 2531 11dc 8E02     		.2byte	0x28e
 2532 11de 9A040000 		.4byte	0x49a
 2533 11e2 34       		.byte	0x34
 2534 11e3 00       		.byte	0
 2535 11e4 10       		.uleb128 0x10
 2536 11e5 5A1D0000 		.4byte	.LASF394
 2537 11e9 04       		.byte	0x4
 2538 11ea 9102     		.2byte	0x291
 2539 11ec 20110000 		.4byte	0x1120
 2540 11f0 06       		.uleb128 0x6
 2541 11f1 310F0000 		.4byte	.LASF395
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 134


 2542 11f5 0F       		.byte	0xf
 2543 11f6 38       		.byte	0x38
 2544 11f7 39040000 		.4byte	0x439
 2545 11fb 06       		.uleb128 0x6
 2546 11fc 321D0000 		.4byte	.LASF396
 2547 1200 0F       		.byte	0xf
 2548 1201 39       		.byte	0x39
 2549 1202 4B040000 		.4byte	0x44b
 2550 1206 06       		.uleb128 0x6
 2551 1207 4B0D0000 		.4byte	.LASF397
 2552 120b 0F       		.byte	0xf
 2553 120c 3F       		.byte	0x3f
 2554 120d 9A040000 		.4byte	0x49a
 2555 1211 06       		.uleb128 0x6
 2556 1212 3D0D0000 		.4byte	.LASF398
 2557 1216 10       		.byte	0x10
 2558 1217 2E       		.byte	0x2e
 2559 1218 FA100000 		.4byte	0x10fa
 2560 121c 06       		.uleb128 0x6
 2561 121d 76140000 		.4byte	.LASF399
 2562 1221 11       		.byte	0x11
 2563 1222 25       		.byte	0x25
 2564 1223 11120000 		.4byte	0x1211
 2565 1227 1D       		.uleb128 0x1d
 2566 1228 D4070000 		.4byte	.LASF403
 2567 122c 02       		.byte	0x2
 2568 122d 2503     		.2byte	0x325
 2569 122f 03       		.byte	0x3
 2570 1230 59120000 		.4byte	0x1259
 2571 1234 1E       		.uleb128 0x1e
 2572 1235 C0000000 		.4byte	.LASF400
 2573 1239 02       		.byte	0x2
 2574 123a 2503     		.2byte	0x325
 2575 123c 59120000 		.4byte	0x1259
 2576 1240 1E       		.uleb128 0x1e
 2577 1241 D31A0000 		.4byte	.LASF401
 2578 1245 02       		.byte	0x2
 2579 1246 2503     		.2byte	0x325
 2580 1248 9A040000 		.4byte	0x49a
 2581 124c 1E       		.uleb128 0x1e
 2582 124d 20090000 		.4byte	.LASF402
 2583 1251 02       		.byte	0x2
 2584 1252 2503     		.2byte	0x325
 2585 1254 9A040000 		.4byte	0x49a
 2586 1258 00       		.byte	0
 2587 1259 19       		.uleb128 0x19
 2588 125a 04       		.byte	0x4
 2589 125b 620C0000 		.4byte	0xc62
 2590 125f 1D       		.uleb128 0x1d
 2591 1260 931B0000 		.4byte	.LASF404
 2592 1264 03       		.byte	0x3
 2593 1265 E606     		.2byte	0x6e6
 2594 1267 03       		.byte	0x3
 2595 1268 79120000 		.4byte	0x1279
 2596 126c 1E       		.uleb128 0x1e
 2597 126d 70120000 		.4byte	.LASF405
 2598 1271 03       		.byte	0x3
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 135


 2599 1272 E606     		.2byte	0x6e6
 2600 1274 ED030000 		.4byte	0x3ed
 2601 1278 00       		.byte	0
 2602 1279 1D       		.uleb128 0x1d
 2603 127a 491C0000 		.4byte	.LASF406
 2604 127e 02       		.byte	0x2
 2605 127f 3E06     		.2byte	0x63e
 2606 1281 03       		.byte	0x3
 2607 1282 9F120000 		.4byte	0x129f
 2608 1286 1E       		.uleb128 0x1e
 2609 1287 C0000000 		.4byte	.LASF400
 2610 128b 02       		.byte	0x2
 2611 128c 3E06     		.2byte	0x63e
 2612 128e 59120000 		.4byte	0x1259
 2613 1292 1E       		.uleb128 0x1e
 2614 1293 D31A0000 		.4byte	.LASF401
 2615 1297 02       		.byte	0x2
 2616 1298 3E06     		.2byte	0x63e
 2617 129a 9A040000 		.4byte	0x49a
 2618 129e 00       		.byte	0
 2619 129f 1D       		.uleb128 0x1d
 2620 12a0 630B0000 		.4byte	.LASF407
 2621 12a4 12       		.byte	0x12
 2622 12a5 BA01     		.2byte	0x1ba
 2623 12a7 03       		.byte	0x3
 2624 12a8 B9120000 		.4byte	0x12b9
 2625 12ac 1E       		.uleb128 0x1e
 2626 12ad B00A0000 		.4byte	.LASF408
 2627 12b1 12       		.byte	0x12
 2628 12b2 BA01     		.2byte	0x1ba
 2629 12b4 B9120000 		.4byte	0x12b9
 2630 12b8 00       		.byte	0
 2631 12b9 19       		.uleb128 0x19
 2632 12ba 04       		.byte	0x4
 2633 12bb BF120000 		.4byte	0x12bf
 2634 12bf 11       		.uleb128 0x11
 2635 12c0 A9100000 		.4byte	0x10a9
 2636 12c4 1F       		.uleb128 0x1f
 2637 12c5 F51B0000 		.4byte	.LASF429
 2638 12c9 05       		.byte	0x5
 2639 12ca 81       		.byte	0x81
 2640 12cb 03       		.byte	0x3
 2641 12cc 20       		.uleb128 0x20
 2642 12cd 0E130000 		.4byte	.LASF409
 2643 12d1 01       		.byte	0x1
 2644 12d2 1D       		.byte	0x1d
 2645 12d3 00000000 		.4byte	.LFB484
 2646 12d7 20000000 		.4byte	.LFE484-.LFB484
 2647 12db 01       		.uleb128 0x1
 2648 12dc 9C       		.byte	0x9c
 2649 12dd 60130000 		.4byte	0x1360
 2650 12e1 21       		.uleb128 0x21
 2651 12e2 27120000 		.4byte	0x1227
 2652 12e6 0A000000 		.4byte	.LBB22
 2653 12ea 06000000 		.4byte	.LBE22-.LBB22
 2654 12ee 01       		.byte	0x1
 2655 12ef 22       		.byte	0x22
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 136


 2656 12f0 10130000 		.4byte	0x1310
 2657 12f4 22       		.uleb128 0x22
 2658 12f5 4C120000 		.4byte	0x124c
 2659 12f9 00000000 		.4byte	.LLST0
 2660 12fd 22       		.uleb128 0x22
 2661 12fe 40120000 		.4byte	0x1240
 2662 1302 14000000 		.4byte	.LLST1
 2663 1306 22       		.uleb128 0x22
 2664 1307 34120000 		.4byte	0x1234
 2665 130b 28000000 		.4byte	.LLST2
 2666 130f 00       		.byte	0
 2667 1310 21       		.uleb128 0x21
 2668 1311 27120000 		.4byte	0x1227
 2669 1315 18000000 		.4byte	.LBB24
 2670 1319 08000000 		.4byte	.LBE24-.LBB24
 2671 131d 01       		.byte	0x1
 2672 131e 24       		.byte	0x24
 2673 131f 39130000 		.4byte	0x1339
 2674 1323 23       		.uleb128 0x23
 2675 1324 4C120000 		.4byte	0x124c
 2676 1328 01       		.byte	0x1
 2677 1329 23       		.uleb128 0x23
 2678 132a 40120000 		.4byte	0x1240
 2679 132e 01       		.byte	0x1
 2680 132f 24       		.uleb128 0x24
 2681 1330 34120000 		.4byte	0x1234
 2682 1334 80003240 		.4byte	0x40320080
 2683 1338 00       		.byte	0
 2684 1339 25       		.uleb128 0x25
 2685 133a 0A000000 		.4byte	.LVL0
 2686 133e 14160000 		.4byte	0x1614
 2687 1342 4E130000 		.4byte	0x134e
 2688 1346 26       		.uleb128 0x26
 2689 1347 01       		.uleb128 0x1
 2690 1348 50       		.byte	0x50
 2691 1349 03       		.uleb128 0x3
 2692 134a 0A       		.byte	0xa
 2693 134b F401     		.2byte	0x1f4
 2694 134d 00       		.byte	0
 2695 134e 27       		.uleb128 0x27
 2696 134f 18000000 		.4byte	.LVL2
 2697 1353 14160000 		.4byte	0x1614
 2698 1357 26       		.uleb128 0x26
 2699 1358 01       		.uleb128 0x1
 2700 1359 50       		.byte	0x50
 2701 135a 03       		.uleb128 0x3
 2702 135b 0A       		.byte	0xa
 2703 135c F401     		.2byte	0x1f4
 2704 135e 00       		.byte	0
 2705 135f 00       		.byte	0
 2706 1360 28       		.uleb128 0x28
 2707 1361 70020000 		.4byte	.LASF410
 2708 1365 01       		.byte	0x1
 2709 1366 2A       		.byte	0x2a
 2710 1367 00000000 		.4byte	.LFB485
 2711 136b 48000000 		.4byte	.LFE485-.LFB485
 2712 136f 01       		.uleb128 0x1
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 137


 2713 1370 9C       		.byte	0x9c
 2714 1371 C8130000 		.4byte	0x13c8
 2715 1375 21       		.uleb128 0x21
 2716 1376 79120000 		.4byte	0x1279
 2717 137a 0C000000 		.4byte	.LBB26
 2718 137e 0A000000 		.4byte	.LBE26-.LBB26
 2719 1382 01       		.byte	0x1
 2720 1383 2D       		.byte	0x2d
 2721 1384 9B130000 		.4byte	0x139b
 2722 1388 22       		.uleb128 0x22
 2723 1389 92120000 		.4byte	0x1292
 2724 138d 40000000 		.4byte	.LLST3
 2725 1391 22       		.uleb128 0x22
 2726 1392 86120000 		.4byte	0x1286
 2727 1396 54000000 		.4byte	.LLST4
 2728 139a 00       		.byte	0
 2729 139b 21       		.uleb128 0x21
 2730 139c 5F120000 		.4byte	0x125f
 2731 13a0 1C000000 		.4byte	.LBB28
 2732 13a4 2C000000 		.4byte	.LBE28-.LBB28
 2733 13a8 01       		.byte	0x1
 2734 13a9 2E       		.byte	0x2e
 2735 13aa B8130000 		.4byte	0x13b8
 2736 13ae 22       		.uleb128 0x22
 2737 13af 6C120000 		.4byte	0x126c
 2738 13b3 6C000000 		.4byte	.LLST5
 2739 13b7 00       		.byte	0
 2740 13b8 27       		.uleb128 0x27
 2741 13b9 0C000000 		.4byte	.LVL3
 2742 13bd 20160000 		.4byte	0x1620
 2743 13c1 26       		.uleb128 0x26
 2744 13c2 01       		.uleb128 0x1
 2745 13c3 51       		.byte	0x51
 2746 13c4 01       		.uleb128 0x1
 2747 13c5 30       		.byte	0x30
 2748 13c6 00       		.byte	0
 2749 13c7 00       		.byte	0
 2750 13c8 1D       		.uleb128 0x1d
 2751 13c9 03150000 		.4byte	.LASF411
 2752 13cd 04       		.byte	0x4
 2753 13ce A305     		.2byte	0x5a3
 2754 13d0 03       		.byte	0x3
 2755 13d1 EE130000 		.4byte	0x13ee
 2756 13d5 1E       		.uleb128 0x1e
 2757 13d6 C0000000 		.4byte	.LASF400
 2758 13da 04       		.byte	0x4
 2759 13db A305     		.2byte	0x5a3
 2760 13dd EE130000 		.4byte	0x13ee
 2761 13e1 1E       		.uleb128 0x1e
 2762 13e2 B00A0000 		.4byte	.LASF408
 2763 13e6 04       		.byte	0x4
 2764 13e7 A305     		.2byte	0x5a3
 2765 13e9 B9120000 		.4byte	0x12b9
 2766 13ed 00       		.byte	0
 2767 13ee 19       		.uleb128 0x19
 2768 13ef 04       		.byte	0x4
 2769 13f0 7A0C0000 		.4byte	0xc7a
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 138


 2770 13f4 29       		.uleb128 0x29
 2771 13f5 72190000 		.4byte	.LASF430
 2772 13f9 01       		.byte	0x1
 2773 13fa 31       		.byte	0x31
 2774 13fb 00000000 		.4byte	.LFB486
 2775 13ff 3C000000 		.4byte	.LFE486-.LFB486
 2776 1403 01       		.uleb128 0x1
 2777 1404 9C       		.byte	0x9c
 2778 1405 EF140000 		.4byte	0x14ef
 2779 1409 21       		.uleb128 0x21
 2780 140a 9F120000 		.4byte	0x129f
 2781 140e 18000000 		.4byte	.LBB38
 2782 1412 0A000000 		.4byte	.LBE38-.LBB38
 2783 1416 01       		.byte	0x1
 2784 1417 37       		.byte	0x37
 2785 1418 65140000 		.4byte	0x1465
 2786 141c 22       		.uleb128 0x22
 2787 141d AC120000 		.4byte	0x12ac
 2788 1421 7F000000 		.4byte	.LLST6
 2789 1425 2A       		.uleb128 0x2a
 2790 1426 C8130000 		.4byte	0x13c8
 2791 142a 18000000 		.4byte	.LBB39
 2792 142e 0A000000 		.4byte	.LBE39-.LBB39
 2793 1432 12       		.byte	0x12
 2794 1433 BC01     		.2byte	0x1bc
 2795 1435 22       		.uleb128 0x22
 2796 1436 E1130000 		.4byte	0x13e1
 2797 143a 7F000000 		.4byte	.LLST6
 2798 143e 22       		.uleb128 0x22
 2799 143f D5130000 		.4byte	0x13d5
 2800 1443 97000000 		.4byte	.LLST8
 2801 1447 27       		.uleb128 0x27
 2802 1448 20000000 		.4byte	.LVL11
 2803 144c 2C160000 		.4byte	0x162c
 2804 1450 26       		.uleb128 0x26
 2805 1451 01       		.uleb128 0x1
 2806 1452 50       		.byte	0x50
 2807 1453 05       		.uleb128 0x5
 2808 1454 0C       		.byte	0xc
 2809 1455 00006640 		.4byte	0x40660000
 2810 1459 26       		.uleb128 0x26
 2811 145a 01       		.uleb128 0x1
 2812 145b 51       		.byte	0x51
 2813 145c 05       		.uleb128 0x5
 2814 145d 03       		.byte	0x3
 2815 145e 00000000 		.4byte	.LC0
 2816 1462 00       		.byte	0
 2817 1463 00       		.byte	0
 2818 1464 00       		.byte	0
 2819 1465 21       		.uleb128 0x21
 2820 1466 9F120000 		.4byte	0x129f
 2821 146a 22000000 		.4byte	.LBB41
 2822 146e 1A000000 		.4byte	.LBE41-.LBB41
 2823 1472 01       		.byte	0x1
 2824 1473 3A       		.byte	0x3a
 2825 1474 C7140000 		.4byte	0x14c7
 2826 1478 2B       		.uleb128 0x2b
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 139


 2827 1479 AC120000 		.4byte	0x12ac
 2828 147d 06       		.uleb128 0x6
 2829 147e 03       		.byte	0x3
 2830 147f 10000000 		.4byte	.LC1
 2831 1483 9F       		.byte	0x9f
 2832 1484 2A       		.uleb128 0x2a
 2833 1485 C8130000 		.4byte	0x13c8
 2834 1489 22000000 		.4byte	.LBB42
 2835 148d 1A000000 		.4byte	.LBE42-.LBB42
 2836 1491 12       		.byte	0x12
 2837 1492 BC01     		.2byte	0x1bc
 2838 1494 2B       		.uleb128 0x2b
 2839 1495 E1130000 		.4byte	0x13e1
 2840 1499 06       		.uleb128 0x6
 2841 149a 03       		.byte	0x3
 2842 149b 10000000 		.4byte	.LC1
 2843 149f 9F       		.byte	0x9f
 2844 14a0 24       		.uleb128 0x24
 2845 14a1 D5130000 		.4byte	0x13d5
 2846 14a5 00006640 		.4byte	0x40660000
 2847 14a9 27       		.uleb128 0x27
 2848 14aa 2A000000 		.4byte	.LVL13
 2849 14ae 2C160000 		.4byte	0x162c
 2850 14b2 26       		.uleb128 0x26
 2851 14b3 01       		.uleb128 0x1
 2852 14b4 50       		.byte	0x50
 2853 14b5 05       		.uleb128 0x5
 2854 14b6 0C       		.byte	0xc
 2855 14b7 00006640 		.4byte	0x40660000
 2856 14bb 26       		.uleb128 0x26
 2857 14bc 01       		.uleb128 0x1
 2858 14bd 51       		.byte	0x51
 2859 14be 05       		.uleb128 0x5
 2860 14bf 03       		.byte	0x3
 2861 14c0 10000000 		.4byte	.LC1
 2862 14c4 00       		.byte	0
 2863 14c5 00       		.byte	0
 2864 14c6 00       		.byte	0
 2865 14c7 25       		.uleb128 0x25
 2866 14c8 08000000 		.4byte	.LVL8
 2867 14cc 14160000 		.4byte	0x1614
 2868 14d0 DA140000 		.4byte	0x14da
 2869 14d4 26       		.uleb128 0x26
 2870 14d5 01       		.uleb128 0x1
 2871 14d6 50       		.byte	0x50
 2872 14d7 01       		.uleb128 0x1
 2873 14d8 44       		.byte	0x44
 2874 14d9 00       		.byte	0
 2875 14da 27       		.uleb128 0x27
 2876 14db 14000000 		.4byte	.LVL9
 2877 14df 37160000 		.4byte	0x1637
 2878 14e3 26       		.uleb128 0x26
 2879 14e4 01       		.uleb128 0x1
 2880 14e5 51       		.byte	0x51
 2881 14e6 01       		.uleb128 0x1
 2882 14e7 30       		.byte	0x30
 2883 14e8 26       		.uleb128 0x26
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 140


 2884 14e9 01       		.uleb128 0x1
 2885 14ea 52       		.byte	0x52
 2886 14eb 01       		.uleb128 0x1
 2887 14ec 30       		.byte	0x30
 2888 14ed 00       		.byte	0
 2889 14ee 00       		.byte	0
 2890 14ef 2C       		.uleb128 0x2c
 2891 14f0 AA1B0000 		.4byte	.LASF431
 2892 14f4 01       		.byte	0x1
 2893 14f5 3F       		.byte	0x3f
 2894 14f6 60040000 		.4byte	0x460
 2895 14fa 00000000 		.4byte	.LFB487
 2896 14fe 70000000 		.4byte	.LFE487-.LFB487
 2897 1502 01       		.uleb128 0x1
 2898 1503 9C       		.byte	0x9c
 2899 1504 C1150000 		.4byte	0x15c1
 2900 1508 2D       		.uleb128 0x2d
 2901 1509 C4120000 		.4byte	0x12c4
 2902 150d 04000000 		.4byte	.LBB44
 2903 1511 02000000 		.4byte	.LBE44-.LBB44
 2904 1515 01       		.byte	0x1
 2905 1516 41       		.byte	0x41
 2906 1517 21       		.uleb128 0x21
 2907 1518 79120000 		.4byte	0x1279
 2908 151c 2E000000 		.4byte	.LBB46
 2909 1520 0A000000 		.4byte	.LBE46-.LBB46
 2910 1524 01       		.byte	0x1
 2911 1525 4A       		.byte	0x4a
 2912 1526 3D150000 		.4byte	0x153d
 2913 152a 22       		.uleb128 0x22
 2914 152b 92120000 		.4byte	0x1292
 2915 152f AF000000 		.4byte	.LLST9
 2916 1533 22       		.uleb128 0x22
 2917 1534 86120000 		.4byte	0x1286
 2918 1538 C3000000 		.4byte	.LLST10
 2919 153c 00       		.byte	0
 2920 153d 21       		.uleb128 0x21
 2921 153e 5F120000 		.4byte	0x125f
 2922 1542 3E000000 		.4byte	.LBB48
 2923 1546 32000000 		.4byte	.LBE48-.LBB48
 2924 154a 01       		.byte	0x1
 2925 154b 4B       		.byte	0x4b
 2926 154c 5A150000 		.4byte	0x155a
 2927 1550 22       		.uleb128 0x22
 2928 1551 6C120000 		.4byte	0x126c
 2929 1555 DB000000 		.4byte	.LLST11
 2930 1559 00       		.byte	0
 2931 155a 25       		.uleb128 0x25
 2932 155b 10000000 		.4byte	.LVL14
 2933 155f 43160000 		.4byte	0x1643
 2934 1563 77150000 		.4byte	0x1577
 2935 1567 26       		.uleb128 0x26
 2936 1568 01       		.uleb128 0x1
 2937 1569 50       		.byte	0x50
 2938 156a 01       		.uleb128 0x1
 2939 156b 31       		.byte	0x31
 2940 156c 26       		.uleb128 0x26
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 141


 2941 156d 01       		.uleb128 0x1
 2942 156e 51       		.byte	0x51
 2943 156f 01       		.uleb128 0x1
 2944 1570 30       		.byte	0x30
 2945 1571 26       		.uleb128 0x26
 2946 1572 01       		.uleb128 0x1
 2947 1573 52       		.byte	0x52
 2948 1574 01       		.uleb128 0x1
 2949 1575 33       		.byte	0x33
 2950 1576 00       		.byte	0
 2951 1577 25       		.uleb128 0x25
 2952 1578 26000000 		.4byte	.LVL15
 2953 157c 4F160000 		.4byte	0x164f
 2954 1580 AE150000 		.4byte	0x15ae
 2955 1584 26       		.uleb128 0x26
 2956 1585 01       		.uleb128 0x1
 2957 1586 50       		.byte	0x50
 2958 1587 05       		.uleb128 0x5
 2959 1588 03       		.byte	0x3
 2960 1589 00000000 		.4byte	vGreenTask
 2961 158d 26       		.uleb128 0x26
 2962 158e 01       		.uleb128 0x1
 2963 158f 51       		.byte	0x51
 2964 1590 05       		.uleb128 0x5
 2965 1591 03       		.byte	0x3
 2966 1592 20000000 		.4byte	.LC2
 2967 1596 26       		.uleb128 0x26
 2968 1597 01       		.uleb128 0x1
 2969 1598 52       		.byte	0x52
 2970 1599 02       		.uleb128 0x2
 2971 159a 08       		.byte	0x8
 2972 159b 50       		.byte	0x50
 2973 159c 26       		.uleb128 0x26
 2974 159d 01       		.uleb128 0x1
 2975 159e 53       		.byte	0x53
 2976 159f 01       		.uleb128 0x1
 2977 15a0 30       		.byte	0x30
 2978 15a1 26       		.uleb128 0x26
 2979 15a2 02       		.uleb128 0x2
 2980 15a3 7D       		.byte	0x7d
 2981 15a4 00       		.sleb128 0
 2982 15a5 01       		.uleb128 0x1
 2983 15a6 33       		.byte	0x33
 2984 15a7 26       		.uleb128 0x26
 2985 15a8 02       		.uleb128 0x2
 2986 15a9 7D       		.byte	0x7d
 2987 15aa 04       		.sleb128 4
 2988 15ab 01       		.uleb128 0x1
 2989 15ac 30       		.byte	0x30
 2990 15ad 00       		.byte	0
 2991 15ae 2E       		.uleb128 0x2e
 2992 15af 2A000000 		.4byte	.LVL16
 2993 15b3 5B160000 		.4byte	0x165b
 2994 15b7 2E       		.uleb128 0x2e
 2995 15b8 2E000000 		.4byte	.LVL17
 2996 15bc 67160000 		.4byte	0x1667
 2997 15c0 00       		.byte	0
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 142


 2998 15c1 2F       		.uleb128 0x2f
 2999 15c2 1C0A0000 		.4byte	.LASF412
 3000 15c6 03       		.byte	0x3
 3001 15c7 F907     		.2byte	0x7f9
 3002 15c9 CD150000 		.4byte	0x15cd
 3003 15cd 0E       		.uleb128 0xe
 3004 15ce 8F040000 		.4byte	0x48f
 3005 15d2 30       		.uleb128 0x30
 3006 15d3 9F000000 		.4byte	.LASF413
 3007 15d7 0C       		.byte	0xc
 3008 15d8 A7       		.byte	0xa7
 3009 15d9 DD150000 		.4byte	0x15dd
 3010 15dd 19       		.uleb128 0x19
 3011 15de 04       		.byte	0x4
 3012 15df E3150000 		.4byte	0x15e3
 3013 15e3 11       		.uleb128 0x11
 3014 15e4 9E100000 		.4byte	0x109e
 3015 15e8 30       		.uleb128 0x30
 3016 15e9 901A0000 		.4byte	.LASF414
 3017 15ed 13       		.byte	0x13
 3018 15ee 1C       		.byte	0x1c
 3019 15ef F3150000 		.4byte	0x15f3
 3020 15f3 11       		.uleb128 0x11
 3021 15f4 EE100000 		.4byte	0x10ee
 3022 15f8 30       		.uleb128 0x30
 3023 15f9 E61A0000 		.4byte	.LASF415
 3024 15fd 12       		.byte	0x12
 3025 15fe 87       		.byte	0x87
 3026 15ff E4110000 		.4byte	0x11e4
 3027 1603 31       		.uleb128 0x31
 3028 1604 4E160000 		.4byte	.LASF416
 3029 1608 01       		.byte	0x1
 3030 1609 19       		.byte	0x19
 3031 160a 1C120000 		.4byte	0x121c
 3032 160e 05       		.uleb128 0x5
 3033 160f 03       		.byte	0x3
 3034 1610 00000000 		.4byte	semaphore
 3035 1614 32       		.uleb128 0x32
 3036 1615 200B0000 		.4byte	.LASF417
 3037 1619 200B0000 		.4byte	.LASF417
 3038 161d 14       		.byte	0x14
 3039 161e ED02     		.2byte	0x2ed
 3040 1620 32       		.uleb128 0x32
 3041 1621 9C0C0000 		.4byte	.LASF418
 3042 1625 9C0C0000 		.4byte	.LASF418
 3043 1629 10       		.byte	0x10
 3044 162a 0E05     		.2byte	0x50e
 3045 162c 33       		.uleb128 0x33
 3046 162d 31100000 		.4byte	.LASF419
 3047 1631 31100000 		.4byte	.LASF419
 3048 1635 15       		.byte	0x15
 3049 1636 E3       		.byte	0xe3
 3050 1637 32       		.uleb128 0x32
 3051 1638 7C170000 		.4byte	.LASF420
 3052 163c 7C170000 		.4byte	.LASF420
 3053 1640 10       		.byte	0x10
 3054 1641 6705     		.2byte	0x567
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 143


 3055 1643 32       		.uleb128 0x32
 3056 1644 940D0000 		.4byte	.LASF421
 3057 1648 940D0000 		.4byte	.LASF421
 3058 164c 10       		.byte	0x10
 3059 164d D605     		.2byte	0x5d6
 3060 164f 32       		.uleb128 0x32
 3061 1650 201A0000 		.4byte	.LASF422
 3062 1654 201A0000 		.4byte	.LASF422
 3063 1658 14       		.byte	0x14
 3064 1659 4101     		.2byte	0x141
 3065 165b 32       		.uleb128 0x32
 3066 165c 5B180000 		.4byte	.LASF423
 3067 1660 5B180000 		.4byte	.LASF423
 3068 1664 14       		.byte	0x14
 3069 1665 8E04     		.2byte	0x48e
 3070 1667 33       		.uleb128 0x33
 3071 1668 A0070000 		.4byte	.LASF424
 3072 166c A0070000 		.4byte	.LASF424
 3073 1670 12       		.byte	0x12
 3074 1671 31       		.byte	0x31
 3075 1672 00       		.byte	0
 3076              		.section	.debug_abbrev,"",%progbits
 3077              	.Ldebug_abbrev0:
 3078 0000 01       		.uleb128 0x1
 3079 0001 11       		.uleb128 0x11
 3080 0002 01       		.byte	0x1
 3081 0003 25       		.uleb128 0x25
 3082 0004 0E       		.uleb128 0xe
 3083 0005 13       		.uleb128 0x13
 3084 0006 0B       		.uleb128 0xb
 3085 0007 03       		.uleb128 0x3
 3086 0008 0E       		.uleb128 0xe
 3087 0009 1B       		.uleb128 0x1b
 3088 000a 0E       		.uleb128 0xe
 3089 000b 55       		.uleb128 0x55
 3090 000c 17       		.uleb128 0x17
 3091 000d 11       		.uleb128 0x11
 3092 000e 01       		.uleb128 0x1
 3093 000f 10       		.uleb128 0x10
 3094 0010 17       		.uleb128 0x17
 3095 0011 00       		.byte	0
 3096 0012 00       		.byte	0
 3097 0013 02       		.uleb128 0x2
 3098 0014 04       		.uleb128 0x4
 3099 0015 01       		.byte	0x1
 3100 0016 0B       		.uleb128 0xb
 3101 0017 0B       		.uleb128 0xb
 3102 0018 49       		.uleb128 0x49
 3103 0019 13       		.uleb128 0x13
 3104 001a 3A       		.uleb128 0x3a
 3105 001b 0B       		.uleb128 0xb
 3106 001c 3B       		.uleb128 0x3b
 3107 001d 0B       		.uleb128 0xb
 3108 001e 01       		.uleb128 0x1
 3109 001f 13       		.uleb128 0x13
 3110 0020 00       		.byte	0
 3111 0021 00       		.byte	0
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 144


 3112 0022 03       		.uleb128 0x3
 3113 0023 28       		.uleb128 0x28
 3114 0024 00       		.byte	0
 3115 0025 03       		.uleb128 0x3
 3116 0026 0E       		.uleb128 0xe
 3117 0027 1C       		.uleb128 0x1c
 3118 0028 0D       		.uleb128 0xd
 3119 0029 00       		.byte	0
 3120 002a 00       		.byte	0
 3121 002b 04       		.uleb128 0x4
 3122 002c 28       		.uleb128 0x28
 3123 002d 00       		.byte	0
 3124 002e 03       		.uleb128 0x3
 3125 002f 0E       		.uleb128 0xe
 3126 0030 1C       		.uleb128 0x1c
 3127 0031 0B       		.uleb128 0xb
 3128 0032 00       		.byte	0
 3129 0033 00       		.byte	0
 3130 0034 05       		.uleb128 0x5
 3131 0035 24       		.uleb128 0x24
 3132 0036 00       		.byte	0
 3133 0037 0B       		.uleb128 0xb
 3134 0038 0B       		.uleb128 0xb
 3135 0039 3E       		.uleb128 0x3e
 3136 003a 0B       		.uleb128 0xb
 3137 003b 03       		.uleb128 0x3
 3138 003c 0E       		.uleb128 0xe
 3139 003d 00       		.byte	0
 3140 003e 00       		.byte	0
 3141 003f 06       		.uleb128 0x6
 3142 0040 16       		.uleb128 0x16
 3143 0041 00       		.byte	0
 3144 0042 03       		.uleb128 0x3
 3145 0043 0E       		.uleb128 0xe
 3146 0044 3A       		.uleb128 0x3a
 3147 0045 0B       		.uleb128 0xb
 3148 0046 3B       		.uleb128 0x3b
 3149 0047 0B       		.uleb128 0xb
 3150 0048 49       		.uleb128 0x49
 3151 0049 13       		.uleb128 0x13
 3152 004a 00       		.byte	0
 3153 004b 00       		.byte	0
 3154 004c 07       		.uleb128 0x7
 3155 004d 24       		.uleb128 0x24
 3156 004e 00       		.byte	0
 3157 004f 0B       		.uleb128 0xb
 3158 0050 0B       		.uleb128 0xb
 3159 0051 3E       		.uleb128 0x3e
 3160 0052 0B       		.uleb128 0xb
 3161 0053 03       		.uleb128 0x3
 3162 0054 08       		.uleb128 0x8
 3163 0055 00       		.byte	0
 3164 0056 00       		.byte	0
 3165 0057 08       		.uleb128 0x8
 3166 0058 13       		.uleb128 0x13
 3167 0059 01       		.byte	0x1
 3168 005a 0B       		.uleb128 0xb
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 145


 3169 005b 05       		.uleb128 0x5
 3170 005c 3A       		.uleb128 0x3a
 3171 005d 0B       		.uleb128 0xb
 3172 005e 3B       		.uleb128 0x3b
 3173 005f 05       		.uleb128 0x5
 3174 0060 01       		.uleb128 0x1
 3175 0061 13       		.uleb128 0x13
 3176 0062 00       		.byte	0
 3177 0063 00       		.byte	0
 3178 0064 09       		.uleb128 0x9
 3179 0065 0D       		.uleb128 0xd
 3180 0066 00       		.byte	0
 3181 0067 03       		.uleb128 0x3
 3182 0068 0E       		.uleb128 0xe
 3183 0069 3A       		.uleb128 0x3a
 3184 006a 0B       		.uleb128 0xb
 3185 006b 3B       		.uleb128 0x3b
 3186 006c 05       		.uleb128 0x5
 3187 006d 49       		.uleb128 0x49
 3188 006e 13       		.uleb128 0x13
 3189 006f 38       		.uleb128 0x38
 3190 0070 0B       		.uleb128 0xb
 3191 0071 00       		.byte	0
 3192 0072 00       		.byte	0
 3193 0073 0A       		.uleb128 0xa
 3194 0074 0D       		.uleb128 0xd
 3195 0075 00       		.byte	0
 3196 0076 03       		.uleb128 0x3
 3197 0077 0E       		.uleb128 0xe
 3198 0078 3A       		.uleb128 0x3a
 3199 0079 0B       		.uleb128 0xb
 3200 007a 3B       		.uleb128 0x3b
 3201 007b 05       		.uleb128 0x5
 3202 007c 49       		.uleb128 0x49
 3203 007d 13       		.uleb128 0x13
 3204 007e 38       		.uleb128 0x38
 3205 007f 05       		.uleb128 0x5
 3206 0080 00       		.byte	0
 3207 0081 00       		.byte	0
 3208 0082 0B       		.uleb128 0xb
 3209 0083 0D       		.uleb128 0xd
 3210 0084 00       		.byte	0
 3211 0085 03       		.uleb128 0x3
 3212 0086 08       		.uleb128 0x8
 3213 0087 3A       		.uleb128 0x3a
 3214 0088 0B       		.uleb128 0xb
 3215 0089 3B       		.uleb128 0x3b
 3216 008a 05       		.uleb128 0x5
 3217 008b 49       		.uleb128 0x49
 3218 008c 13       		.uleb128 0x13
 3219 008d 38       		.uleb128 0x38
 3220 008e 05       		.uleb128 0x5
 3221 008f 00       		.byte	0
 3222 0090 00       		.byte	0
 3223 0091 0C       		.uleb128 0xc
 3224 0092 01       		.uleb128 0x1
 3225 0093 01       		.byte	0x1
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 146


 3226 0094 49       		.uleb128 0x49
 3227 0095 13       		.uleb128 0x13
 3228 0096 01       		.uleb128 0x1
 3229 0097 13       		.uleb128 0x13
 3230 0098 00       		.byte	0
 3231 0099 00       		.byte	0
 3232 009a 0D       		.uleb128 0xd
 3233 009b 21       		.uleb128 0x21
 3234 009c 00       		.byte	0
 3235 009d 49       		.uleb128 0x49
 3236 009e 13       		.uleb128 0x13
 3237 009f 2F       		.uleb128 0x2f
 3238 00a0 0B       		.uleb128 0xb
 3239 00a1 00       		.byte	0
 3240 00a2 00       		.byte	0
 3241 00a3 0E       		.uleb128 0xe
 3242 00a4 35       		.uleb128 0x35
 3243 00a5 00       		.byte	0
 3244 00a6 49       		.uleb128 0x49
 3245 00a7 13       		.uleb128 0x13
 3246 00a8 00       		.byte	0
 3247 00a9 00       		.byte	0
 3248 00aa 0F       		.uleb128 0xf
 3249 00ab 21       		.uleb128 0x21
 3250 00ac 00       		.byte	0
 3251 00ad 49       		.uleb128 0x49
 3252 00ae 13       		.uleb128 0x13
 3253 00af 2F       		.uleb128 0x2f
 3254 00b0 05       		.uleb128 0x5
 3255 00b1 00       		.byte	0
 3256 00b2 00       		.byte	0
 3257 00b3 10       		.uleb128 0x10
 3258 00b4 16       		.uleb128 0x16
 3259 00b5 00       		.byte	0
 3260 00b6 03       		.uleb128 0x3
 3261 00b7 0E       		.uleb128 0xe
 3262 00b8 3A       		.uleb128 0x3a
 3263 00b9 0B       		.uleb128 0xb
 3264 00ba 3B       		.uleb128 0x3b
 3265 00bb 05       		.uleb128 0x5
 3266 00bc 49       		.uleb128 0x49
 3267 00bd 13       		.uleb128 0x13
 3268 00be 00       		.byte	0
 3269 00bf 00       		.byte	0
 3270 00c0 11       		.uleb128 0x11
 3271 00c1 26       		.uleb128 0x26
 3272 00c2 00       		.byte	0
 3273 00c3 49       		.uleb128 0x49
 3274 00c4 13       		.uleb128 0x13
 3275 00c5 00       		.byte	0
 3276 00c6 00       		.byte	0
 3277 00c7 12       		.uleb128 0x12
 3278 00c8 13       		.uleb128 0x13
 3279 00c9 01       		.byte	0x1
 3280 00ca 0B       		.uleb128 0xb
 3281 00cb 0B       		.uleb128 0xb
 3282 00cc 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 147


 3283 00cd 0B       		.uleb128 0xb
 3284 00ce 3B       		.uleb128 0x3b
 3285 00cf 0B       		.uleb128 0xb
 3286 00d0 01       		.uleb128 0x1
 3287 00d1 13       		.uleb128 0x13
 3288 00d2 00       		.byte	0
 3289 00d3 00       		.byte	0
 3290 00d4 13       		.uleb128 0x13
 3291 00d5 0D       		.uleb128 0xd
 3292 00d6 00       		.byte	0
 3293 00d7 03       		.uleb128 0x3
 3294 00d8 08       		.uleb128 0x8
 3295 00d9 3A       		.uleb128 0x3a
 3296 00da 0B       		.uleb128 0xb
 3297 00db 3B       		.uleb128 0x3b
 3298 00dc 0B       		.uleb128 0xb
 3299 00dd 49       		.uleb128 0x49
 3300 00de 13       		.uleb128 0x13
 3301 00df 38       		.uleb128 0x38
 3302 00e0 0B       		.uleb128 0xb
 3303 00e1 00       		.byte	0
 3304 00e2 00       		.byte	0
 3305 00e3 14       		.uleb128 0x14
 3306 00e4 0D       		.uleb128 0xd
 3307 00e5 00       		.byte	0
 3308 00e6 03       		.uleb128 0x3
 3309 00e7 0E       		.uleb128 0xe
 3310 00e8 3A       		.uleb128 0x3a
 3311 00e9 0B       		.uleb128 0xb
 3312 00ea 3B       		.uleb128 0x3b
 3313 00eb 0B       		.uleb128 0xb
 3314 00ec 49       		.uleb128 0x49
 3315 00ed 13       		.uleb128 0x13
 3316 00ee 38       		.uleb128 0x38
 3317 00ef 0B       		.uleb128 0xb
 3318 00f0 00       		.byte	0
 3319 00f1 00       		.byte	0
 3320 00f2 15       		.uleb128 0x15
 3321 00f3 13       		.uleb128 0x13
 3322 00f4 01       		.byte	0x1
 3323 00f5 0B       		.uleb128 0xb
 3324 00f6 05       		.uleb128 0x5
 3325 00f7 3A       		.uleb128 0x3a
 3326 00f8 0B       		.uleb128 0xb
 3327 00f9 3B       		.uleb128 0x3b
 3328 00fa 0B       		.uleb128 0xb
 3329 00fb 01       		.uleb128 0x1
 3330 00fc 13       		.uleb128 0x13
 3331 00fd 00       		.byte	0
 3332 00fe 00       		.byte	0
 3333 00ff 16       		.uleb128 0x16
 3334 0100 0D       		.uleb128 0xd
 3335 0101 00       		.byte	0
 3336 0102 03       		.uleb128 0x3
 3337 0103 0E       		.uleb128 0xe
 3338 0104 3A       		.uleb128 0x3a
 3339 0105 0B       		.uleb128 0xb
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 148


 3340 0106 3B       		.uleb128 0x3b
 3341 0107 0B       		.uleb128 0xb
 3342 0108 49       		.uleb128 0x49
 3343 0109 13       		.uleb128 0x13
 3344 010a 38       		.uleb128 0x38
 3345 010b 05       		.uleb128 0x5
 3346 010c 00       		.byte	0
 3347 010d 00       		.byte	0
 3348 010e 17       		.uleb128 0x17
 3349 010f 13       		.uleb128 0x13
 3350 0110 01       		.byte	0x1
 3351 0111 0B       		.uleb128 0xb
 3352 0112 0B       		.uleb128 0xb
 3353 0113 3A       		.uleb128 0x3a
 3354 0114 0B       		.uleb128 0xb
 3355 0115 3B       		.uleb128 0x3b
 3356 0116 05       		.uleb128 0x5
 3357 0117 01       		.uleb128 0x1
 3358 0118 13       		.uleb128 0x13
 3359 0119 00       		.byte	0
 3360 011a 00       		.byte	0
 3361 011b 18       		.uleb128 0x18
 3362 011c 0F       		.uleb128 0xf
 3363 011d 00       		.byte	0
 3364 011e 0B       		.uleb128 0xb
 3365 011f 0B       		.uleb128 0xb
 3366 0120 00       		.byte	0
 3367 0121 00       		.byte	0
 3368 0122 19       		.uleb128 0x19
 3369 0123 0F       		.uleb128 0xf
 3370 0124 00       		.byte	0
 3371 0125 0B       		.uleb128 0xb
 3372 0126 0B       		.uleb128 0xb
 3373 0127 49       		.uleb128 0x49
 3374 0128 13       		.uleb128 0x13
 3375 0129 00       		.byte	0
 3376 012a 00       		.byte	0
 3377 012b 1A       		.uleb128 0x1a
 3378 012c 15       		.uleb128 0x15
 3379 012d 01       		.byte	0x1
 3380 012e 27       		.uleb128 0x27
 3381 012f 19       		.uleb128 0x19
 3382 0130 01       		.uleb128 0x1
 3383 0131 13       		.uleb128 0x13
 3384 0132 00       		.byte	0
 3385 0133 00       		.byte	0
 3386 0134 1B       		.uleb128 0x1b
 3387 0135 05       		.uleb128 0x5
 3388 0136 00       		.byte	0
 3389 0137 49       		.uleb128 0x49
 3390 0138 13       		.uleb128 0x13
 3391 0139 00       		.byte	0
 3392 013a 00       		.byte	0
 3393 013b 1C       		.uleb128 0x1c
 3394 013c 13       		.uleb128 0x13
 3395 013d 01       		.byte	0x1
 3396 013e 03       		.uleb128 0x3
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 149


 3397 013f 0E       		.uleb128 0xe
 3398 0140 0B       		.uleb128 0xb
 3399 0141 0B       		.uleb128 0xb
 3400 0142 3A       		.uleb128 0x3a
 3401 0143 0B       		.uleb128 0xb
 3402 0144 3B       		.uleb128 0x3b
 3403 0145 05       		.uleb128 0x5
 3404 0146 01       		.uleb128 0x1
 3405 0147 13       		.uleb128 0x13
 3406 0148 00       		.byte	0
 3407 0149 00       		.byte	0
 3408 014a 1D       		.uleb128 0x1d
 3409 014b 2E       		.uleb128 0x2e
 3410 014c 01       		.byte	0x1
 3411 014d 03       		.uleb128 0x3
 3412 014e 0E       		.uleb128 0xe
 3413 014f 3A       		.uleb128 0x3a
 3414 0150 0B       		.uleb128 0xb
 3415 0151 3B       		.uleb128 0x3b
 3416 0152 05       		.uleb128 0x5
 3417 0153 27       		.uleb128 0x27
 3418 0154 19       		.uleb128 0x19
 3419 0155 20       		.uleb128 0x20
 3420 0156 0B       		.uleb128 0xb
 3421 0157 01       		.uleb128 0x1
 3422 0158 13       		.uleb128 0x13
 3423 0159 00       		.byte	0
 3424 015a 00       		.byte	0
 3425 015b 1E       		.uleb128 0x1e
 3426 015c 05       		.uleb128 0x5
 3427 015d 00       		.byte	0
 3428 015e 03       		.uleb128 0x3
 3429 015f 0E       		.uleb128 0xe
 3430 0160 3A       		.uleb128 0x3a
 3431 0161 0B       		.uleb128 0xb
 3432 0162 3B       		.uleb128 0x3b
 3433 0163 05       		.uleb128 0x5
 3434 0164 49       		.uleb128 0x49
 3435 0165 13       		.uleb128 0x13
 3436 0166 00       		.byte	0
 3437 0167 00       		.byte	0
 3438 0168 1F       		.uleb128 0x1f
 3439 0169 2E       		.uleb128 0x2e
 3440 016a 00       		.byte	0
 3441 016b 03       		.uleb128 0x3
 3442 016c 0E       		.uleb128 0xe
 3443 016d 3A       		.uleb128 0x3a
 3444 016e 0B       		.uleb128 0xb
 3445 016f 3B       		.uleb128 0x3b
 3446 0170 0B       		.uleb128 0xb
 3447 0171 27       		.uleb128 0x27
 3448 0172 19       		.uleb128 0x19
 3449 0173 20       		.uleb128 0x20
 3450 0174 0B       		.uleb128 0xb
 3451 0175 00       		.byte	0
 3452 0176 00       		.byte	0
 3453 0177 20       		.uleb128 0x20
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 150


 3454 0178 2E       		.uleb128 0x2e
 3455 0179 01       		.byte	0x1
 3456 017a 3F       		.uleb128 0x3f
 3457 017b 19       		.uleb128 0x19
 3458 017c 03       		.uleb128 0x3
 3459 017d 0E       		.uleb128 0xe
 3460 017e 3A       		.uleb128 0x3a
 3461 017f 0B       		.uleb128 0xb
 3462 0180 3B       		.uleb128 0x3b
 3463 0181 0B       		.uleb128 0xb
 3464 0182 8701     		.uleb128 0x87
 3465 0184 19       		.uleb128 0x19
 3466 0185 11       		.uleb128 0x11
 3467 0186 01       		.uleb128 0x1
 3468 0187 12       		.uleb128 0x12
 3469 0188 06       		.uleb128 0x6
 3470 0189 40       		.uleb128 0x40
 3471 018a 18       		.uleb128 0x18
 3472 018b 9742     		.uleb128 0x2117
 3473 018d 19       		.uleb128 0x19
 3474 018e 01       		.uleb128 0x1
 3475 018f 13       		.uleb128 0x13
 3476 0190 00       		.byte	0
 3477 0191 00       		.byte	0
 3478 0192 21       		.uleb128 0x21
 3479 0193 1D       		.uleb128 0x1d
 3480 0194 01       		.byte	0x1
 3481 0195 31       		.uleb128 0x31
 3482 0196 13       		.uleb128 0x13
 3483 0197 11       		.uleb128 0x11
 3484 0198 01       		.uleb128 0x1
 3485 0199 12       		.uleb128 0x12
 3486 019a 06       		.uleb128 0x6
 3487 019b 58       		.uleb128 0x58
 3488 019c 0B       		.uleb128 0xb
 3489 019d 59       		.uleb128 0x59
 3490 019e 0B       		.uleb128 0xb
 3491 019f 01       		.uleb128 0x1
 3492 01a0 13       		.uleb128 0x13
 3493 01a1 00       		.byte	0
 3494 01a2 00       		.byte	0
 3495 01a3 22       		.uleb128 0x22
 3496 01a4 05       		.uleb128 0x5
 3497 01a5 00       		.byte	0
 3498 01a6 31       		.uleb128 0x31
 3499 01a7 13       		.uleb128 0x13
 3500 01a8 02       		.uleb128 0x2
 3501 01a9 17       		.uleb128 0x17
 3502 01aa 00       		.byte	0
 3503 01ab 00       		.byte	0
 3504 01ac 23       		.uleb128 0x23
 3505 01ad 05       		.uleb128 0x5
 3506 01ae 00       		.byte	0
 3507 01af 31       		.uleb128 0x31
 3508 01b0 13       		.uleb128 0x13
 3509 01b1 1C       		.uleb128 0x1c
 3510 01b2 0B       		.uleb128 0xb
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 151


 3511 01b3 00       		.byte	0
 3512 01b4 00       		.byte	0
 3513 01b5 24       		.uleb128 0x24
 3514 01b6 05       		.uleb128 0x5
 3515 01b7 00       		.byte	0
 3516 01b8 31       		.uleb128 0x31
 3517 01b9 13       		.uleb128 0x13
 3518 01ba 1C       		.uleb128 0x1c
 3519 01bb 06       		.uleb128 0x6
 3520 01bc 00       		.byte	0
 3521 01bd 00       		.byte	0
 3522 01be 25       		.uleb128 0x25
 3523 01bf 898201   		.uleb128 0x4109
 3524 01c2 01       		.byte	0x1
 3525 01c3 11       		.uleb128 0x11
 3526 01c4 01       		.uleb128 0x1
 3527 01c5 31       		.uleb128 0x31
 3528 01c6 13       		.uleb128 0x13
 3529 01c7 01       		.uleb128 0x1
 3530 01c8 13       		.uleb128 0x13
 3531 01c9 00       		.byte	0
 3532 01ca 00       		.byte	0
 3533 01cb 26       		.uleb128 0x26
 3534 01cc 8A8201   		.uleb128 0x410a
 3535 01cf 00       		.byte	0
 3536 01d0 02       		.uleb128 0x2
 3537 01d1 18       		.uleb128 0x18
 3538 01d2 9142     		.uleb128 0x2111
 3539 01d4 18       		.uleb128 0x18
 3540 01d5 00       		.byte	0
 3541 01d6 00       		.byte	0
 3542 01d7 27       		.uleb128 0x27
 3543 01d8 898201   		.uleb128 0x4109
 3544 01db 01       		.byte	0x1
 3545 01dc 11       		.uleb128 0x11
 3546 01dd 01       		.uleb128 0x1
 3547 01de 31       		.uleb128 0x31
 3548 01df 13       		.uleb128 0x13
 3549 01e0 00       		.byte	0
 3550 01e1 00       		.byte	0
 3551 01e2 28       		.uleb128 0x28
 3552 01e3 2E       		.uleb128 0x2e
 3553 01e4 01       		.byte	0x1
 3554 01e5 3F       		.uleb128 0x3f
 3555 01e6 19       		.uleb128 0x19
 3556 01e7 03       		.uleb128 0x3
 3557 01e8 0E       		.uleb128 0xe
 3558 01e9 3A       		.uleb128 0x3a
 3559 01ea 0B       		.uleb128 0xb
 3560 01eb 3B       		.uleb128 0x3b
 3561 01ec 0B       		.uleb128 0xb
 3562 01ed 27       		.uleb128 0x27
 3563 01ee 19       		.uleb128 0x19
 3564 01ef 11       		.uleb128 0x11
 3565 01f0 01       		.uleb128 0x1
 3566 01f1 12       		.uleb128 0x12
 3567 01f2 06       		.uleb128 0x6
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 152


 3568 01f3 40       		.uleb128 0x40
 3569 01f4 18       		.uleb128 0x18
 3570 01f5 9742     		.uleb128 0x2117
 3571 01f7 19       		.uleb128 0x19
 3572 01f8 01       		.uleb128 0x1
 3573 01f9 13       		.uleb128 0x13
 3574 01fa 00       		.byte	0
 3575 01fb 00       		.byte	0
 3576 01fc 29       		.uleb128 0x29
 3577 01fd 2E       		.uleb128 0x2e
 3578 01fe 01       		.byte	0x1
 3579 01ff 3F       		.uleb128 0x3f
 3580 0200 19       		.uleb128 0x19
 3581 0201 03       		.uleb128 0x3
 3582 0202 0E       		.uleb128 0xe
 3583 0203 3A       		.uleb128 0x3a
 3584 0204 0B       		.uleb128 0xb
 3585 0205 3B       		.uleb128 0x3b
 3586 0206 0B       		.uleb128 0xb
 3587 0207 11       		.uleb128 0x11
 3588 0208 01       		.uleb128 0x1
 3589 0209 12       		.uleb128 0x12
 3590 020a 06       		.uleb128 0x6
 3591 020b 40       		.uleb128 0x40
 3592 020c 18       		.uleb128 0x18
 3593 020d 9742     		.uleb128 0x2117
 3594 020f 19       		.uleb128 0x19
 3595 0210 01       		.uleb128 0x1
 3596 0211 13       		.uleb128 0x13
 3597 0212 00       		.byte	0
 3598 0213 00       		.byte	0
 3599 0214 2A       		.uleb128 0x2a
 3600 0215 1D       		.uleb128 0x1d
 3601 0216 01       		.byte	0x1
 3602 0217 31       		.uleb128 0x31
 3603 0218 13       		.uleb128 0x13
 3604 0219 11       		.uleb128 0x11
 3605 021a 01       		.uleb128 0x1
 3606 021b 12       		.uleb128 0x12
 3607 021c 06       		.uleb128 0x6
 3608 021d 58       		.uleb128 0x58
 3609 021e 0B       		.uleb128 0xb
 3610 021f 59       		.uleb128 0x59
 3611 0220 05       		.uleb128 0x5
 3612 0221 00       		.byte	0
 3613 0222 00       		.byte	0
 3614 0223 2B       		.uleb128 0x2b
 3615 0224 05       		.uleb128 0x5
 3616 0225 00       		.byte	0
 3617 0226 31       		.uleb128 0x31
 3618 0227 13       		.uleb128 0x13
 3619 0228 02       		.uleb128 0x2
 3620 0229 18       		.uleb128 0x18
 3621 022a 00       		.byte	0
 3622 022b 00       		.byte	0
 3623 022c 2C       		.uleb128 0x2c
 3624 022d 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 153


 3625 022e 01       		.byte	0x1
 3626 022f 3F       		.uleb128 0x3f
 3627 0230 19       		.uleb128 0x19
 3628 0231 03       		.uleb128 0x3
 3629 0232 0E       		.uleb128 0xe
 3630 0233 3A       		.uleb128 0x3a
 3631 0234 0B       		.uleb128 0xb
 3632 0235 3B       		.uleb128 0x3b
 3633 0236 0B       		.uleb128 0xb
 3634 0237 27       		.uleb128 0x27
 3635 0238 19       		.uleb128 0x19
 3636 0239 49       		.uleb128 0x49
 3637 023a 13       		.uleb128 0x13
 3638 023b 8701     		.uleb128 0x87
 3639 023d 19       		.uleb128 0x19
 3640 023e 11       		.uleb128 0x11
 3641 023f 01       		.uleb128 0x1
 3642 0240 12       		.uleb128 0x12
 3643 0241 06       		.uleb128 0x6
 3644 0242 40       		.uleb128 0x40
 3645 0243 18       		.uleb128 0x18
 3646 0244 9742     		.uleb128 0x2117
 3647 0246 19       		.uleb128 0x19
 3648 0247 01       		.uleb128 0x1
 3649 0248 13       		.uleb128 0x13
 3650 0249 00       		.byte	0
 3651 024a 00       		.byte	0
 3652 024b 2D       		.uleb128 0x2d
 3653 024c 1D       		.uleb128 0x1d
 3654 024d 00       		.byte	0
 3655 024e 31       		.uleb128 0x31
 3656 024f 13       		.uleb128 0x13
 3657 0250 11       		.uleb128 0x11
 3658 0251 01       		.uleb128 0x1
 3659 0252 12       		.uleb128 0x12
 3660 0253 06       		.uleb128 0x6
 3661 0254 58       		.uleb128 0x58
 3662 0255 0B       		.uleb128 0xb
 3663 0256 59       		.uleb128 0x59
 3664 0257 0B       		.uleb128 0xb
 3665 0258 00       		.byte	0
 3666 0259 00       		.byte	0
 3667 025a 2E       		.uleb128 0x2e
 3668 025b 898201   		.uleb128 0x4109
 3669 025e 00       		.byte	0
 3670 025f 11       		.uleb128 0x11
 3671 0260 01       		.uleb128 0x1
 3672 0261 31       		.uleb128 0x31
 3673 0262 13       		.uleb128 0x13
 3674 0263 00       		.byte	0
 3675 0264 00       		.byte	0
 3676 0265 2F       		.uleb128 0x2f
 3677 0266 34       		.uleb128 0x34
 3678 0267 00       		.byte	0
 3679 0268 03       		.uleb128 0x3
 3680 0269 0E       		.uleb128 0xe
 3681 026a 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 154


 3682 026b 0B       		.uleb128 0xb
 3683 026c 3B       		.uleb128 0x3b
 3684 026d 05       		.uleb128 0x5
 3685 026e 49       		.uleb128 0x49
 3686 026f 13       		.uleb128 0x13
 3687 0270 3F       		.uleb128 0x3f
 3688 0271 19       		.uleb128 0x19
 3689 0272 3C       		.uleb128 0x3c
 3690 0273 19       		.uleb128 0x19
 3691 0274 00       		.byte	0
 3692 0275 00       		.byte	0
 3693 0276 30       		.uleb128 0x30
 3694 0277 34       		.uleb128 0x34
 3695 0278 00       		.byte	0
 3696 0279 03       		.uleb128 0x3
 3697 027a 0E       		.uleb128 0xe
 3698 027b 3A       		.uleb128 0x3a
 3699 027c 0B       		.uleb128 0xb
 3700 027d 3B       		.uleb128 0x3b
 3701 027e 0B       		.uleb128 0xb
 3702 027f 49       		.uleb128 0x49
 3703 0280 13       		.uleb128 0x13
 3704 0281 3F       		.uleb128 0x3f
 3705 0282 19       		.uleb128 0x19
 3706 0283 3C       		.uleb128 0x3c
 3707 0284 19       		.uleb128 0x19
 3708 0285 00       		.byte	0
 3709 0286 00       		.byte	0
 3710 0287 31       		.uleb128 0x31
 3711 0288 34       		.uleb128 0x34
 3712 0289 00       		.byte	0
 3713 028a 03       		.uleb128 0x3
 3714 028b 0E       		.uleb128 0xe
 3715 028c 3A       		.uleb128 0x3a
 3716 028d 0B       		.uleb128 0xb
 3717 028e 3B       		.uleb128 0x3b
 3718 028f 0B       		.uleb128 0xb
 3719 0290 49       		.uleb128 0x49
 3720 0291 13       		.uleb128 0x13
 3721 0292 3F       		.uleb128 0x3f
 3722 0293 19       		.uleb128 0x19
 3723 0294 02       		.uleb128 0x2
 3724 0295 18       		.uleb128 0x18
 3725 0296 00       		.byte	0
 3726 0297 00       		.byte	0
 3727 0298 32       		.uleb128 0x32
 3728 0299 2E       		.uleb128 0x2e
 3729 029a 00       		.byte	0
 3730 029b 3F       		.uleb128 0x3f
 3731 029c 19       		.uleb128 0x19
 3732 029d 3C       		.uleb128 0x3c
 3733 029e 19       		.uleb128 0x19
 3734 029f 6E       		.uleb128 0x6e
 3735 02a0 0E       		.uleb128 0xe
 3736 02a1 03       		.uleb128 0x3
 3737 02a2 0E       		.uleb128 0xe
 3738 02a3 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 155


 3739 02a4 0B       		.uleb128 0xb
 3740 02a5 3B       		.uleb128 0x3b
 3741 02a6 05       		.uleb128 0x5
 3742 02a7 00       		.byte	0
 3743 02a8 00       		.byte	0
 3744 02a9 33       		.uleb128 0x33
 3745 02aa 2E       		.uleb128 0x2e
 3746 02ab 00       		.byte	0
 3747 02ac 3F       		.uleb128 0x3f
 3748 02ad 19       		.uleb128 0x19
 3749 02ae 3C       		.uleb128 0x3c
 3750 02af 19       		.uleb128 0x19
 3751 02b0 6E       		.uleb128 0x6e
 3752 02b1 0E       		.uleb128 0xe
 3753 02b2 03       		.uleb128 0x3
 3754 02b3 0E       		.uleb128 0xe
 3755 02b4 3A       		.uleb128 0x3a
 3756 02b5 0B       		.uleb128 0xb
 3757 02b6 3B       		.uleb128 0x3b
 3758 02b7 0B       		.uleb128 0xb
 3759 02b8 00       		.byte	0
 3760 02b9 00       		.byte	0
 3761 02ba 00       		.byte	0
 3762              		.section	.debug_loc,"",%progbits
 3763              	.Ldebug_loc0:
 3764              	.LLST0:
 3765 0000 0A000000 		.4byte	.LVL0
 3766 0004 10000000 		.4byte	.LVL1
 3767 0008 0200     		.2byte	0x2
 3768 000a 30       		.byte	0x30
 3769 000b 9F       		.byte	0x9f
 3770 000c 00000000 		.4byte	0
 3771 0010 00000000 		.4byte	0
 3772              	.LLST1:
 3773 0014 0A000000 		.4byte	.LVL0
 3774 0018 10000000 		.4byte	.LVL1
 3775 001c 0200     		.2byte	0x2
 3776 001e 31       		.byte	0x31
 3777 001f 9F       		.byte	0x9f
 3778 0020 00000000 		.4byte	0
 3779 0024 00000000 		.4byte	0
 3780              	.LLST2:
 3781 0028 0A000000 		.4byte	.LVL0
 3782 002c 10000000 		.4byte	.LVL1
 3783 0030 0600     		.2byte	0x6
 3784 0032 0C       		.byte	0xc
 3785 0033 80003240 		.4byte	0x40320080
 3786 0037 9F       		.byte	0x9f
 3787 0038 00000000 		.4byte	0
 3788 003c 00000000 		.4byte	0
 3789              	.LLST3:
 3790 0040 0C000000 		.4byte	.LVL3
 3791 0044 16000000 		.4byte	.LVL4
 3792 0048 0200     		.2byte	0x2
 3793 004a 34       		.byte	0x34
 3794 004b 9F       		.byte	0x9f
 3795 004c 00000000 		.4byte	0
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 156


 3796 0050 00000000 		.4byte	0
 3797              	.LLST4:
 3798 0054 0C000000 		.4byte	.LVL3
 3799 0058 16000000 		.4byte	.LVL4
 3800 005c 0600     		.2byte	0x6
 3801 005e 0C       		.byte	0xc
 3802 005f 00003240 		.4byte	0x40320000
 3803 0063 9F       		.byte	0x9f
 3804 0064 00000000 		.4byte	0
 3805 0068 00000000 		.4byte	0
 3806              	.LLST5:
 3807 006c 1C000000 		.4byte	.LVL5
 3808 0070 26000000 		.4byte	.LVL6
 3809 0074 0100     		.2byte	0x1
 3810 0076 53       		.byte	0x53
 3811 0077 00000000 		.4byte	0
 3812 007b 00000000 		.4byte	0
 3813              	.LLST6:
 3814 007f 18000000 		.4byte	.LVL10
 3815 0083 22000000 		.4byte	.LVL12
 3816 0087 0600     		.2byte	0x6
 3817 0089 03       		.byte	0x3
 3818 008a 00000000 		.4byte	.LC0
 3819 008e 9F       		.byte	0x9f
 3820 008f 00000000 		.4byte	0
 3821 0093 00000000 		.4byte	0
 3822              	.LLST8:
 3823 0097 18000000 		.4byte	.LVL10
 3824 009b 22000000 		.4byte	.LVL12
 3825 009f 0600     		.2byte	0x6
 3826 00a1 0C       		.byte	0xc
 3827 00a2 00006640 		.4byte	0x40660000
 3828 00a6 9F       		.byte	0x9f
 3829 00a7 00000000 		.4byte	0
 3830 00ab 00000000 		.4byte	0
 3831              	.LLST9:
 3832 00af 2E000000 		.4byte	.LVL17
 3833 00b3 38000000 		.4byte	.LVL18
 3834 00b7 0200     		.2byte	0x2
 3835 00b9 34       		.byte	0x34
 3836 00ba 9F       		.byte	0x9f
 3837 00bb 00000000 		.4byte	0
 3838 00bf 00000000 		.4byte	0
 3839              	.LLST10:
 3840 00c3 2E000000 		.4byte	.LVL17
 3841 00c7 38000000 		.4byte	.LVL18
 3842 00cb 0600     		.2byte	0x6
 3843 00cd 0C       		.byte	0xc
 3844 00ce 00003240 		.4byte	0x40320000
 3845 00d2 9F       		.byte	0x9f
 3846 00d3 00000000 		.4byte	0
 3847 00d7 00000000 		.4byte	0
 3848              	.LLST11:
 3849 00db 3E000000 		.4byte	.LVL19
 3850 00df 48000000 		.4byte	.LVL20
 3851 00e3 0100     		.2byte	0x1
 3852 00e5 53       		.byte	0x53
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 157


 3853 00e6 00000000 		.4byte	0
 3854 00ea 00000000 		.4byte	0
 3855              		.section	.debug_aranges,"",%progbits
 3856 0000 34000000 		.4byte	0x34
 3857 0004 0200     		.2byte	0x2
 3858 0006 00000000 		.4byte	.Ldebug_info0
 3859 000a 04       		.byte	0x4
 3860 000b 00       		.byte	0
 3861 000c 0000     		.2byte	0
 3862 000e 0000     		.2byte	0
 3863 0010 00000000 		.4byte	.LFB484
 3864 0014 20000000 		.4byte	.LFE484-.LFB484
 3865 0018 00000000 		.4byte	.LFB485
 3866 001c 48000000 		.4byte	.LFE485-.LFB485
 3867 0020 00000000 		.4byte	.LFB486
 3868 0024 3C000000 		.4byte	.LFE486-.LFB486
 3869 0028 00000000 		.4byte	.LFB487
 3870 002c 70000000 		.4byte	.LFE487-.LFB487
 3871 0030 00000000 		.4byte	0
 3872 0034 00000000 		.4byte	0
 3873              		.section	.debug_ranges,"",%progbits
 3874              	.Ldebug_ranges0:
 3875 0000 00000000 		.4byte	.LFB484
 3876 0004 20000000 		.4byte	.LFE484
 3877 0008 00000000 		.4byte	.LFB485
 3878 000c 48000000 		.4byte	.LFE485
 3879 0010 00000000 		.4byte	.LFB486
 3880 0014 3C000000 		.4byte	.LFE486
 3881 0018 00000000 		.4byte	.LFB487
 3882 001c 70000000 		.4byte	.LFE487
 3883 0020 00000000 		.4byte	0
 3884 0024 00000000 		.4byte	0
 3885              		.section	.debug_line,"",%progbits
 3886              	.Ldebug_line0:
 3887 0000 0C050000 		.section	.debug_str,"MS",%progbits,1
 3887      02006604 
 3887      00000201 
 3887      FB0E0D00 
 3887      01010101 
 3888              	.LASF327:
 3889 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 3889      6843746C 
 3889      4D61696E 
 3889      57733146 
 3889      72657100 
 3890              	.LASF377:
 3891 0014 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3891      74635F73 
 3891      7973696E 
 3891      745F7400 
 3892              	.LASF211:
 3893 0024 5644445F 		.ascii	"VDD_ACTIVE\000"
 3893      41435449 
 3893      564500
 3894              	.LASF207:
 3895 002f 494E5452 		.ascii	"INTR_CAUSE0\000"
 3895      5F434155 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 158


 3895      53453000 
 3896              	.LASF208:
 3897 003b 494E5452 		.ascii	"INTR_CAUSE1\000"
 3897      5F434155 
 3897      53453100 
 3898              	.LASF209:
 3899 0047 494E5452 		.ascii	"INTR_CAUSE2\000"
 3899      5F434155 
 3899      53453200 
 3900              	.LASF210:
 3901 0053 494E5452 		.ascii	"INTR_CAUSE3\000"
 3901      5F434155 
 3901      53453300 
 3902              	.LASF123:
 3903 005f 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3903      6D5F315F 
 3903      696E7465 
 3903      72727570 
 3903      74735F31 
 3904              	.LASF426:
 3905 007a 6D61696E 		.ascii	"main_cm4.c\000"
 3905      5F636D34 
 3905      2E6300
 3906              	.LASF114:
 3907 0085 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3907      6D5F315F 
 3907      696E7465 
 3907      72727570 
 3907      74735F36 
 3908              	.LASF413:
 3909 009f 63795F64 		.ascii	"cy_device\000"
 3909      65766963 
 3909      6500
 3910              	.LASF142:
 3911 00a9 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3911      696E7465 
 3911      72727570 
 3911      74735F31 
 3911      305F4952 
 3912              	.LASF400:
 3913 00c0 62617365 		.ascii	"base\000"
 3913      00
 3914              	.LASF354:
 3915 00c5 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3915      73436D30 
 3915      436C6F63 
 3915      6B43746C 
 3915      4F666673 
 3916              	.LASF67:
 3917 00dc 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3917      735F696E 
 3917      74657272 
 3917      75707473 
 3917      5F647730 
 3918              	.LASF372:
 3919 00f8 63686172 		.ascii	"char\000"
 3919      00
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 159


 3920              	.LASF36:
 3921 00fd 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3921      735F696E 
 3921      74657272 
 3921      75707473 
 3921      5F697063 
 3922              	.LASF380:
 3923 0119 74785374 		.ascii	"txStatus\000"
 3923      61747573 
 3923      00
 3924              	.LASF54:
 3925 0122 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3925      335F696E 
 3925      74657272 
 3925      7570745F 
 3925      4952516E 
 3926              	.LASF220:
 3927 0137 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 3927      52455350 
 3927      5F535441 
 3927      54555300 
 3928              	.LASF84:
 3929 0147 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3929      735F696E 
 3929      74657272 
 3929      75707473 
 3929      5F647731 
 3930              	.LASF272:
 3931 0163 494E5452 		.ascii	"INTR_TX_MASK\000"
 3931      5F54585F 
 3931      4D41534B 
 3931      00
 3932              	.LASF286:
 3933 0170 70657269 		.ascii	"periBase\000"
 3933      42617365 
 3933      00
 3934              	.LASF62:
 3935 0179 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3935      735F696E 
 3935      74657272 
 3935      75707473 
 3935      5F647730 
 3936              	.LASF362:
 3937 0195 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3937      73436D30 
 3937      4E6D6943 
 3937      746C4F66 
 3937      66736574 
 3938              	.LASF332:
 3939 01aa 64774368 		.ascii	"dwChSize\000"
 3939      53697A65 
 3939      00
 3940              	.LASF235:
 3941 01b3 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 3941      49464F5F 
 3941      53544154 
 3941      555300
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 160


 3942              	.LASF90:
 3943 01c2 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3943      735F696E 
 3943      74657272 
 3943      75707473 
 3943      5F647731 
 3944              	.LASF172:
 3945 01df 756E7369 		.ascii	"unsigned int\000"
 3945      676E6564 
 3945      20696E74 
 3945      00
 3946              	.LASF46:
 3947 01ec 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3947      735F696E 
 3947      74657272 
 3947      75707473 
 3947      5F697063 
 3948              	.LASF248:
 3949 0209 494E5452 		.ascii	"INTR_CAUSE\000"
 3949      5F434155 
 3949      534500
 3950              	.LASF314:
 3951 0214 736D6966 		.ascii	"smifDeviceNr\000"
 3951      44657669 
 3951      63654E72 
 3951      00
 3952              	.LASF344:
 3953 0221 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3953      44697643 
 3953      6D645061 
 3953      54797065 
 3953      53656C50 
 3954              	.LASF115:
 3955 0238 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3955      6D5F315F 
 3955      696E7465 
 3955      72727570 
 3955      74735F37 
 3956              	.LASF140:
 3957 0252 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3957      696E7465 
 3957      72727570 
 3957      74735F38 
 3957      5F495251 
 3958              	.LASF202:
 3959 0268 4346475F 		.ascii	"CFG_SIO\000"
 3959      53494F00 
 3960              	.LASF410:
 3961 0270 6973725F 		.ascii	"isr_bouton\000"
 3961      626F7574 
 3961      6F6E00
 3962              	.LASF238:
 3963 027b 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 3963      49464F5F 
 3963      4354524C 
 3963      00
 3964              	.LASF166:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 161


 3965 0288 5F5F696E 		.ascii	"__int32_t\000"
 3965      7433325F 
 3965      7400
 3966              	.LASF33:
 3967 0292 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3967      5F696E74 
 3967      65727275 
 3967      70745F63 
 3967      7462735F 
 3968              	.LASF310:
 3969 02ab 73727373 		.ascii	"srssNumClkpath\000"
 3969      4E756D43 
 3969      6C6B7061 
 3969      746800
 3970              	.LASF284:
 3971 02ba 63707573 		.ascii	"cpussBase\000"
 3971      73426173 
 3971      6500
 3972              	.LASF308:
 3973 02c4 63707573 		.ascii	"cpussFmIrq\000"
 3973      73466D49 
 3973      727100
 3974              	.LASF30:
 3975 02cf 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3975      5F696E74 
 3975      65727275 
 3975      70745F6D 
 3975      63776474 
 3976              	.LASF12:
 3977 02eb 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3977      5F696E74 
 3977      65727275 
 3977      7074735F 
 3977      6770696F 
 3978              	.LASF271:
 3979 0307 494E5452 		.ascii	"INTR_TX_SET\000"
 3979      5F54585F 
 3979      53455400 
 3980              	.LASF73:
 3981 0313 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3981      735F696E 
 3981      74657272 
 3981      75707473 
 3981      5F647730 
 3982              	.LASF315:
 3983 0330 70617373 		.ascii	"passSarChannels\000"
 3983      53617243 
 3983      68616E6E 
 3983      656C7300 
 3984              	.LASF383:
 3985 0340 72785269 		.ascii	"rxRingBufSize\000"
 3985      6E674275 
 3985      6653697A 
 3985      6500
 3986              	.LASF25:
 3987 034e 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3987      5F696E74 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 162


 3987      65727275 
 3987      70745F67 
 3987      70696F5F 
 3988              	.LASF149:
 3989 0367 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3989      6F73735F 
 3989      696E7465 
 3989      72727570 
 3989      745F6932 
 3990              	.LASF129:
 3991 0382 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3991      6D5F315F 
 3991      696E7465 
 3991      72727570 
 3991      74735F32 
 3992              	.LASF146:
 3993 039d 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3993      696E7465 
 3993      72727570 
 3993      74735F31 
 3993      345F4952 
 3994              	.LASF340:
 3995 03b4 70657269 		.ascii	"periTrGrSize\000"
 3995      54724772 
 3995      53697A65 
 3995      00
 3996              	.LASF107:
 3997 03c1 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3997      6D5F305F 
 3997      696E7465 
 3997      72727570 
 3997      74735F37 
 3998              	.LASF343:
 3999 03db 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3999      44697643 
 3999      6D645061 
 3999      44697653 
 3999      656C506F 
 4000              	.LASF198:
 4001 03f1 494E5452 		.ascii	"INTR_SET\000"
 4001      5F534554 
 4001      00
 4002              	.LASF320:
 4003 03fa 63727970 		.ascii	"cryptoMemSize\000"
 4003      746F4D65 
 4003      6D53697A 
 4003      6500
 4004              	.LASF366:
 4005 0408 63707573 		.ascii	"cpussRam1Ctl0\000"
 4005      7352616D 
 4005      3143746C 
 4005      3000
 4006              	.LASF76:
 4007 0416 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4007      735F696E 
 4007      74657272 
 4007      75707473 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 163


 4007      5F647731 
 4008              	.LASF102:
 4009 0432 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4009      6D5F305F 
 4009      696E7465 
 4009      72727570 
 4009      74735F32 
 4010              	.LASF8:
 4011 044c 50656E64 		.ascii	"PendSV_IRQn\000"
 4011      53565F49 
 4011      52516E00 
 4012              	.LASF425:
 4013 0458 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4013      43313120 
 4013      352E342E 
 4013      31203230 
 4013      31363036 
 4014 048b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4014      20726576 
 4014      6973696F 
 4014      6E203233 
 4014      37373135 
 4015 04be 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4015      70202D6D 
 4015      6670753D 
 4015      66707634 
 4015      2D73702D 
 4016 04f1 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4016      6F6E7320 
 4016      2D666661 
 4016      742D6C74 
 4016      6F2D6F62 
 4017              	.LASF302:
 4018 050b 70726F74 		.ascii	"protVersion\000"
 4018      56657273 
 4018      696F6E00 
 4019              	.LASF225:
 4020 0517 55415254 		.ascii	"UART_RX_CTRL\000"
 4020      5F52585F 
 4020      4354524C 
 4020      00
 4021              	.LASF203:
 4022 0524 52455345 		.ascii	"RESERVED\000"
 4022      52564544 
 4022      00
 4023              	.LASF174:
 4024 052d 696E7431 		.ascii	"int16_t\000"
 4024      365F7400 
 4025              	.LASF342:
 4026 0535 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4026      44697643 
 4026      6D645479 
 4026      70655365 
 4026      6C506F73 
 4027              	.LASF359:
 4028 054a 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4028      73547269 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 164


 4028      6D52616D 
 4028      43746C4F 
 4028      66667365 
 4029              	.LASF282:
 4030 0560 43795343 		.ascii	"CySCB_Type\000"
 4030      425F5479 
 4030      706500
 4031              	.LASF139:
 4032 056b 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4032      696E7465 
 4032      72727570 
 4032      74735F37 
 4032      5F495251 
 4033              	.LASF200:
 4034 0581 4346475F 		.ascii	"CFG_IN\000"
 4034      494E00
 4035              	.LASF28:
 4036 0588 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4036      385F696E 
 4036      74657272 
 4036      7570745F 
 4036      4952516E 
 4037              	.LASF232:
 4038 059d 4932435F 		.ascii	"I2C_CFG\000"
 4038      43464700 
 4039              	.LASF125:
 4040 05a5 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4040      6D5F315F 
 4040      696E7465 
 4040      72727570 
 4040      74735F31 
 4041              	.LASF244:
 4042 05c0 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 4042      49464F5F 
 4042      52445F53 
 4042      494C454E 
 4042      5400
 4043              	.LASF177:
 4044 05d2 75696E74 		.ascii	"uint32_t\000"
 4044      33325F74 
 4044      00
 4045              	.LASF246:
 4046 05db 455A5F44 		.ascii	"EZ_DATA\000"
 4046      41544100 
 4047              	.LASF261:
 4048 05e3 494E5452 		.ascii	"INTR_M_SET\000"
 4048      5F4D5F53 
 4048      455400
 4049              	.LASF17:
 4050 05ee 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4050      5F696E74 
 4050      65727275 
 4050      7074735F 
 4050      6770696F 
 4051              	.LASF23:
 4052 060a 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4052      5F696E74 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 165


 4052      65727275 
 4052      7074735F 
 4052      6770696F 
 4053              	.LASF216:
 4054 0627 4750494F 		.ascii	"GPIO_V1_Type\000"
 4054      5F56315F 
 4054      54797065 
 4054      00
 4055              	.LASF147:
 4056 0634 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4056      696E7465 
 4056      72727570 
 4056      74735F31 
 4056      355F4952 
 4057              	.LASF352:
 4058 064b 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4058      50727443 
 4058      66674F75 
 4058      744F6666 
 4058      73657400 
 4059              	.LASF178:
 4060 065f 49534552 		.ascii	"ISER\000"
 4060      00
 4061              	.LASF97:
 4062 0664 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4062      735F696E 
 4062      74657272 
 4062      75707473 
 4062      5F636D30 
 4063              	.LASF171:
 4064 0684 6C6F6E67 		.ascii	"long long unsigned int\000"
 4064      206C6F6E 
 4064      6720756E 
 4064      7369676E 
 4064      65642069 
 4065              	.LASF373:
 4066 069b 666C6F61 		.ascii	"float\000"
 4066      7400
 4067              	.LASF295:
 4068 06a1 63727970 		.ascii	"cryptoVersion\000"
 4068      746F5665 
 4068      7273696F 
 4068      6E00
 4069              	.LASF263:
 4070 06af 494E5452 		.ascii	"INTR_M_MASKED\000"
 4070      5F4D5F4D 
 4070      41534B45 
 4070      4400
 4071              	.LASF324:
 4072 06bd 666C6173 		.ascii	"flashProgramDelay\000"
 4072      6850726F 
 4072      6772616D 
 4072      44656C61 
 4072      7900
 4073              	.LASF55:
 4074 06cf 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4074      345F696E 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 166


 4074      74657272 
 4074      7570745F 
 4074      4952516E 
 4075              	.LASF134:
 4076 06e4 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4076      696E7465 
 4076      72727570 
 4076      74735F32 
 4076      5F495251 
 4077              	.LASF181:
 4078 06fa 52534552 		.ascii	"RSERVED1\000"
 4078      56454431 
 4078      00
 4079              	.LASF428:
 4080 0703 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 4080      74635F73 
 4080      63625F75 
 4080      6172745F 
 4080      636F6E74 
 4081              	.LASF192:
 4082 071b 4F55545F 		.ascii	"OUT_CLR\000"
 4082      434C5200 
 4083              	.LASF230:
 4084 0723 4932435F 		.ascii	"I2C_M_CMD\000"
 4084      4D5F434D 
 4084      4400
 4085              	.LASF81:
 4086 072d 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4086      735F696E 
 4086      74657272 
 4086      75707473 
 4086      5F647731 
 4087              	.LASF351:
 4088 0749 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4088      50727443 
 4088      6667496E 
 4088      4F666673 
 4088      657400
 4089              	.LASF87:
 4090 075c 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4090      735F696E 
 4090      74657272 
 4090      75707473 
 4090      5F647731 
 4091              	.LASF154:
 4092 0779 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4092      696E7465 
 4092      72727570 
 4092      745F6D65 
 4092      645F4952 
 4093              	.LASF323:
 4094 0790 666C6173 		.ascii	"flashWriteDelay\000"
 4094      68577269 
 4094      74654465 
 4094      6C617900 
 4095              	.LASF424:
 4096 07a0 55415254 		.ascii	"UART_Start\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 167


 4096      5F537461 
 4096      727400
 4097              	.LASF348:
 4098 07ab 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4098      44697632 
 4098      345F3543 
 4098      746C4F66 
 4098      66736574 
 4099              	.LASF353:
 4100 07c0 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4100      50727443 
 4100      66675369 
 4100      6F4F6666 
 4100      73657400 
 4101              	.LASF403:
 4102 07d4 43795F47 		.ascii	"Cy_GPIO_Write\000"
 4102      50494F5F 
 4102      57726974 
 4102      6500
 4103              	.LASF48:
 4104 07e2 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4104      735F696E 
 4104      74657272 
 4104      75707473 
 4104      5F697063 
 4105              	.LASF307:
 4106 07ff 63707573 		.ascii	"cpussIpc0Irq\000"
 4106      73497063 
 4106      30497271 
 4106      00
 4107              	.LASF31:
 4108 080c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4108      5F696E74 
 4108      65727275 
 4108      70745F62 
 4108      61636B75 
 4109              	.LASF117:
 4110 0827 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4110      6D5F315F 
 4110      696E7465 
 4110      72727570 
 4110      74735F39 
 4111              	.LASF164:
 4112 0841 5F5F7569 		.ascii	"__uint16_t\000"
 4112      6E743136 
 4112      5F7400
 4113              	.LASF6:
 4114 084c 53564361 		.ascii	"SVCall_IRQn\000"
 4114      6C6C5F49 
 4114      52516E00 
 4115              	.LASF204:
 4116 0858 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4116      494E5F47 
 4116      50494F35 
 4116      5600
 4117              	.LASF51:
 4118 0866 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 168


 4118      305F696E 
 4118      74657272 
 4118      7570745F 
 4118      4952516E 
 4119              	.LASF112:
 4120 087b 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4120      6D5F315F 
 4120      696E7465 
 4120      72727570 
 4120      74735F34 
 4121              	.LASF59:
 4122 0895 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4122      696E7465 
 4122      72727570 
 4122      745F4952 
 4122      516E00
 4123              	.LASF151:
 4124 08a8 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4124      696C655F 
 4124      696E7465 
 4124      72727570 
 4124      745F4952 
 4125              	.LASF224:
 4126 08bf 55415254 		.ascii	"UART_TX_CTRL\000"
 4126      5F54585F 
 4126      4354524C 
 4126      00
 4127              	.LASF21:
 4128 08cc 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4128      5F696E74 
 4128      65727275 
 4128      7074735F 
 4128      6770696F 
 4129              	.LASF120:
 4130 08e9 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4130      6D5F315F 
 4130      696E7465 
 4130      72727570 
 4130      74735F31 
 4131              	.LASF43:
 4132 0904 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4132      735F696E 
 4132      74657272 
 4132      75707473 
 4132      5F697063 
 4133              	.LASF402:
 4134 0920 76616C75 		.ascii	"value\000"
 4134      6500
 4135              	.LASF201:
 4136 0926 4346475F 		.ascii	"CFG_OUT\000"
 4136      4F555400 
 4137              	.LASF381:
 4138 092e 72785374 		.ascii	"rxStatus\000"
 4138      61747573 
 4138      00
 4139              	.LASF386:
 4140 0937 72784275 		.ascii	"rxBuf\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 169


 4140      6600
 4141              	.LASF92:
 4142 093d 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4142      735F696E 
 4142      74657272 
 4142      75707473 
 4142      5F666175 
 4143              	.LASF329:
 4144 095b 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4144      6843746C 
 4144      4D61696E 
 4144      57733346 
 4144      72657100 
 4145              	.LASF160:
 4146 096f 4952516E 		.ascii	"IRQn_Type\000"
 4146      5F547970 
 4146      6500
 4147              	.LASF311:
 4148 0979 73727373 		.ascii	"srssNumPll\000"
 4148      4E756D50 
 4148      6C6C00
 4149              	.LASF143:
 4150 0984 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4150      696E7465 
 4150      72727570 
 4150      74735F31 
 4150      315F4952 
 4151              	.LASF37:
 4152 099b 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4152      735F696E 
 4152      74657272 
 4152      75707473 
 4152      5F697063 
 4153              	.LASF193:
 4154 09b7 4F55545F 		.ascii	"OUT_SET\000"
 4154      53455400 
 4155              	.LASF255:
 4156 09bf 494E5452 		.ascii	"INTR_SPI_EC\000"
 4156      5F535049 
 4156      5F454300 
 4157              	.LASF322:
 4158 09cb 666C6173 		.ascii	"flashPipeRequired\000"
 4158      68506970 
 4158      65526571 
 4158      75697265 
 4158      6400
 4159              	.LASF392:
 4160 09dd 63624576 		.ascii	"cbEvents\000"
 4160      656E7473 
 4160      00
 4161              	.LASF378:
 4162 09e6 5F426F6F 		.ascii	"_Bool\000"
 4162      6C00
 4163              	.LASF241:
 4164 09ec 52585F4D 		.ascii	"RX_MATCH\000"
 4164      41544348 
 4164      00
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 170


 4165              	.LASF390:
 4166 09f5 74784275 		.ascii	"txBufSize\000"
 4166      6653697A 
 4166      6500
 4167              	.LASF326:
 4168 09ff 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4168      6843746C 
 4168      4D61696E 
 4168      57733046 
 4168      72657100 
 4169              	.LASF212:
 4170 0a13 5644445F 		.ascii	"VDD_INTR\000"
 4170      494E5452 
 4170      00
 4171              	.LASF412:
 4172 0a1c 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4172      52784275 
 4172      66666572 
 4172      00
 4173              	.LASF290:
 4174 0a29 6770696F 		.ascii	"gpioBase\000"
 4174      42617365 
 4174      00
 4175              	.LASF250:
 4176 0a32 494E5452 		.ascii	"INTR_I2C_EC\000"
 4176      5F493243 
 4176      5F454300 
 4177              	.LASF156:
 4178 0a3e 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4178      5F696E74 
 4178      65727275 
 4178      70745F64 
 4178      6163735F 
 4179              	.LASF109:
 4180 0a57 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4180      6D5F315F 
 4180      696E7465 
 4180      72727570 
 4180      74735F31 
 4181              	.LASF136:
 4182 0a71 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4182      696E7465 
 4182      72727570 
 4182      74735F34 
 4182      5F495251 
 4183              	.LASF268:
 4184 0a87 494E5452 		.ascii	"INTR_S_MASKED\000"
 4184      5F535F4D 
 4184      41534B45 
 4184      4400
 4185              	.LASF150:
 4186 0a95 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4186      6F73735F 
 4186      696E7465 
 4186      72727570 
 4186      745F7064 
 4187              	.LASF408:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 171


 4188 0ab0 73747269 		.ascii	"string\000"
 4188      6E6700
 4189              	.LASF68:
 4190 0ab7 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4190      735F696E 
 4190      74657272 
 4190      75707473 
 4190      5F647730 
 4191              	.LASF122:
 4192 0ad3 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4192      6D5F315F 
 4192      696E7465 
 4192      72727570 
 4192      74735F31 
 4193              	.LASF19:
 4194 0aee 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4194      5F696E74 
 4194      65727275 
 4194      7074735F 
 4194      6770696F 
 4195              	.LASF361:
 4196 0b0a 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4196      73537973 
 4196      5469636B 
 4196      43746C4F 
 4196      66667365 
 4197              	.LASF417:
 4198 0b20 76546173 		.ascii	"vTaskDelay\000"
 4198      6B44656C 
 4198      617900
 4199              	.LASF89:
 4200 0b2b 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4200      735F696E 
 4200      74657272 
 4200      75707473 
 4200      5F647731 
 4201              	.LASF335:
 4202 0b48 64775374 		.ascii	"dwStatusChIdxPos\000"
 4202      61747573 
 4202      43684964 
 4202      78506F73 
 4202      00
 4203              	.LASF196:
 4204 0b59 494E5452 		.ascii	"INTR_MASK\000"
 4204      5F4D4153 
 4204      4B00
 4205              	.LASF407:
 4206 0b63 55415254 		.ascii	"UART_PutString\000"
 4206      5F507574 
 4206      53747269 
 4206      6E6700
 4207              	.LASF66:
 4208 0b72 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4208      735F696E 
 4208      74657272 
 4208      75707473 
 4208      5F647730 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 172


 4209              	.LASF124:
 4210 0b8e 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4210      6D5F315F 
 4210      696E7465 
 4210      72727570 
 4210      74735F31 
 4211              	.LASF20:
 4212 0ba9 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4212      5F696E74 
 4212      65727275 
 4212      7074735F 
 4212      6770696F 
 4213              	.LASF75:
 4214 0bc6 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4214      735F696E 
 4214      74657272 
 4214      75707473 
 4214      5F647730 
 4215              	.LASF32:
 4216 0be3 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4216      5F696E74 
 4216      65727275 
 4216      70745F49 
 4216      52516E00 
 4217              	.LASF306:
 4218 0bf7 63707573 		.ascii	"cpussFlashPaSize\000"
 4218      73466C61 
 4218      73685061 
 4218      53697A65 
 4218      00
 4219              	.LASF83:
 4220 0c08 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4220      735F696E 
 4220      74657272 
 4220      75707473 
 4220      5F647731 
 4221              	.LASF285:
 4222 0c24 666C6173 		.ascii	"flashcBase\000"
 4222      68634261 
 4222      736500
 4223              	.LASF61:
 4224 0c2f 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4224      735F696E 
 4224      74657272 
 4224      75707473 
 4224      5F647730 
 4225              	.LASF279:
 4226 0c4b 43795343 		.ascii	"CySCB_V1_Type\000"
 4226      425F5631 
 4226      5F547970 
 4226      6500
 4227              	.LASF385:
 4228 0c59 72785269 		.ascii	"rxRingBufTail\000"
 4228      6E674275 
 4228      66546169 
 4228      6C00
 4229              	.LASF173:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 173


 4230 0c67 75696E74 		.ascii	"uint8_t\000"
 4230      385F7400 
 4231              	.LASF157:
 4232 0c6f 756E636F 		.ascii	"unconnected_IRQn\000"
 4232      6E6E6563 
 4232      7465645F 
 4232      4952516E 
 4232      00
 4233              	.LASF78:
 4234 0c80 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4234      735F696E 
 4234      74657272 
 4234      75707473 
 4234      5F647731 
 4235              	.LASF418:
 4236 0c9c 78517565 		.ascii	"xQueueGiveFromISR\000"
 4236      75654769 
 4236      76654672 
 4236      6F6D4953 
 4236      5200
 4237              	.LASF267:
 4238 0cae 494E5452 		.ascii	"INTR_S_MASK\000"
 4238      5F535F4D 
 4238      41534B00 
 4239              	.LASF318:
 4240 0cba 73797350 		.ascii	"sysPmSimoPresent\000"
 4240      6D53696D 
 4240      6F507265 
 4240      73656E74 
 4240      00
 4241              	.LASF253:
 4242 0ccb 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 4242      5F493243 
 4242      5F45435F 
 4242      4D41534B 
 4242      454400
 4243              	.LASF155:
 4244 0cde 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4244      696E7465 
 4244      72727570 
 4244      745F6C6F 
 4244      5F495251 
 4245              	.LASF45:
 4246 0cf4 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4246      735F696E 
 4246      74657272 
 4246      75707473 
 4246      5F697063 
 4247              	.LASF95:
 4248 0d11 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4248      735F696E 
 4248      74657272 
 4248      7570745F 
 4248      666D5F49 
 4249              	.LASF266:
 4250 0d29 494E5452 		.ascii	"INTR_S_SET\000"
 4250      5F535F53 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 174


 4250      455400
 4251              	.LASF388:
 4252 0d34 72784275 		.ascii	"rxBufIdx\000"
 4252      66496478 
 4252      00
 4253              	.LASF398:
 4254 0d3d 51756575 		.ascii	"QueueHandle_t\000"
 4254      6548616E 
 4254      646C655F 
 4254      7400
 4255              	.LASF397:
 4256 0d4b 5469636B 		.ascii	"TickType_t\000"
 4256      54797065 
 4256      5F7400
 4257              	.LASF141:
 4258 0d56 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4258      696E7465 
 4258      72727570 
 4258      74735F39 
 4258      5F495251 
 4259              	.LASF336:
 4260 0d6c 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4260      61747573 
 4260      43684964 
 4260      784D736B 
 4260      00
 4261              	.LASF145:
 4262 0d7d 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4262      696E7465 
 4262      72727570 
 4262      74735F31 
 4262      335F4952 
 4263              	.LASF421:
 4264 0d94 78517565 		.ascii	"xQueueGenericCreate\000"
 4264      75654765 
 4264      6E657269 
 4264      63437265 
 4264      61746500 
 4265              	.LASF127:
 4266 0da8 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4266      6D5F315F 
 4266      696E7465 
 4266      72727570 
 4266      74735F31 
 4267              	.LASF375:
 4268 0dc3 696E7472 		.ascii	"intrSrc\000"
 4268      53726300 
 4269              	.LASF317:
 4270 0dcb 75646250 		.ascii	"udbPresent\000"
 4270      72657365 
 4270      6E7400
 4271              	.LASF341:
 4272 0dd6 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4272      44697643 
 4272      6D644469 
 4272      7653656C 
 4272      4D736B00 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 175


 4273              	.LASF65:
 4274 0dea 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4274      735F696E 
 4274      74657272 
 4274      75707473 
 4274      5F647730 
 4275              	.LASF29:
 4276 0e06 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4276      5F696E74 
 4276      65727275 
 4276      70745F6D 
 4276      63776474 
 4277              	.LASF158:
 4278 0e22 73686F72 		.ascii	"short int\000"
 4278      7420696E 
 4278      7400
 4279              	.LASF349:
 4280 0e2c 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4280      50727449 
 4280      6E747243 
 4280      66674F66 
 4280      66736574 
 4281              	.LASF27:
 4282 0e41 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4282      6D705F69 
 4282      6E746572 
 4282      72757074 
 4282      5F495251 
 4283              	.LASF40:
 4284 0e57 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4284      735F696E 
 4284      74657272 
 4284      75707473 
 4284      5F697063 
 4285              	.LASF379:
 4286 0e73 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4286      625F7363 
 4286      625F7561 
 4286      72745F68 
 4286      616E646C 
 4287              	.LASF243:
 4288 0e92 52585F46 		.ascii	"RX_FIFO_RD\000"
 4288      49464F5F 
 4288      524400
 4289              	.LASF365:
 4290 0e9d 63707573 		.ascii	"cpussRam0Ctl0\000"
 4290      7352616D 
 4290      3043746C 
 4290      3000
 4291              	.LASF170:
 4292 0eab 6C6F6E67 		.ascii	"long long int\000"
 4292      206C6F6E 
 4292      6720696E 
 4292      7400
 4293              	.LASF292:
 4294 0eb9 69706342 		.ascii	"ipcBase\000"
 4294      61736500 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 176


 4295              	.LASF333:
 4296 0ec1 64774368 		.ascii	"dwChCtlPrioPos\000"
 4296      43746C50 
 4296      72696F50 
 4296      6F7300
 4297              	.LASF293:
 4298 0ed0 63727970 		.ascii	"cryptoBase\000"
 4298      746F4261 
 4298      736500
 4299              	.LASF35:
 4300 0edb 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4300      735F696E 
 4300      74657272 
 4300      75707473 
 4300      5F697063 
 4301              	.LASF0:
 4302 0ef7 52657365 		.ascii	"Reset_IRQn\000"
 4302      745F4952 
 4302      516E00
 4303              	.LASF101:
 4304 0f02 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4304      6D5F305F 
 4304      696E7465 
 4304      72727570 
 4304      74735F31 
 4305              	.LASF56:
 4306 0f1c 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4306      355F696E 
 4306      74657272 
 4306      7570745F 
 4306      4952516E 
 4307              	.LASF395:
 4308 0f31 42617365 		.ascii	"BaseType_t\000"
 4308      54797065 
 4308      5F7400
 4309              	.LASF50:
 4310 0f3c 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4310      735F696E 
 4310      74657272 
 4310      75707473 
 4310      5F697063 
 4311              	.LASF163:
 4312 0f59 5F5F696E 		.ascii	"__int16_t\000"
 4312      7431365F 
 4312      7400
 4313              	.LASF105:
 4314 0f63 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4314      6D5F305F 
 4314      696E7465 
 4314      72727570 
 4314      74735F35 
 4315              	.LASF227:
 4316 0f7d 55415254 		.ascii	"UART_FLOW_CTRL\000"
 4316      5F464C4F 
 4316      575F4354 
 4316      524C00
 4317              	.LASF328:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 177


 4318 0f8c 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4318      6843746C 
 4318      4D61696E 
 4318      57733246 
 4318      72657100 
 4319              	.LASF289:
 4320 0fa0 6873696F 		.ascii	"hsiomBase\000"
 4320      6D426173 
 4320      6500
 4321              	.LASF111:
 4322 0faa 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4322      6D5F315F 
 4322      696E7465 
 4322      72727570 
 4322      74735F33 
 4323              	.LASF4:
 4324 0fc4 42757346 		.ascii	"BusFault_IRQn\000"
 4324      61756C74 
 4324      5F495251 
 4324      6E00
 4325              	.LASF355:
 4326 0fd2 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4326      73436D34 
 4326      436C6F63 
 4326      6B43746C 
 4326      4F666673 
 4327              	.LASF339:
 4328 0fe9 70657269 		.ascii	"periTrGrOffset\000"
 4328      54724772 
 4328      4F666673 
 4328      657400
 4329              	.LASF309:
 4330 0ff8 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4330      734E6F74 
 4330      436F6E6E 
 4330      65637465 
 4330      64497271 
 4331              	.LASF384:
 4332 100d 72785269 		.ascii	"rxRingBufHead\000"
 4332      6E674275 
 4332      66486561 
 4332      6400
 4333              	.LASF133:
 4334 101b 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4334      696E7465 
 4334      72727570 
 4334      74735F31 
 4334      5F495251 
 4335              	.LASF419:
 4336 1031 43795F53 		.ascii	"Cy_SCB_WriteString\000"
 4336      43425F57 
 4336      72697465 
 4336      53747269 
 4336      6E6700
 4337              	.LASF153:
 4338 1044 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4338      696E7465 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 178


 4338      72727570 
 4338      745F6869 
 4338      5F495251 
 4339              	.LASF52:
 4340 105a 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4340      315F696E 
 4340      74657272 
 4340      7570745F 
 4340      4952516E 
 4341              	.LASF119:
 4342 106f 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4342      6D5F315F 
 4342      696E7465 
 4342      72727570 
 4342      74735F31 
 4343              	.LASF16:
 4344 108a 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4344      5F696E74 
 4344      65727275 
 4344      7074735F 
 4344      6770696F 
 4345              	.LASF303:
 4346 10a6 63707573 		.ascii	"cpussIpcNr\000"
 4346      73497063 
 4346      4E7200
 4347              	.LASF356:
 4348 10b1 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4348      73436D34 
 4348      53746174 
 4348      75734F66 
 4348      66736574 
 4349              	.LASF96:
 4350 10c6 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4350      735F696E 
 4350      74657272 
 4350      75707473 
 4350      5F636D30 
 4351              	.LASF85:
 4352 10e6 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4352      735F696E 
 4352      74657272 
 4352      75707473 
 4352      5F647731 
 4353              	.LASF69:
 4354 1102 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4354      735F696E 
 4354      74657272 
 4354      75707473 
 4354      5F647730 
 4355              	.LASF63:
 4356 111e 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4356      735F696E 
 4356      74657272 
 4356      75707473 
 4356      5F647730 
 4357              	.LASF367:
 4358 113a 63707573 		.ascii	"cpussRam2Ctl0\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 179


 4358      7352616D 
 4358      3243746C 
 4358      3000
 4359              	.LASF11:
 4360 1148 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4360      5F696E74 
 4360      65727275 
 4360      7074735F 
 4360      6770696F 
 4361              	.LASF199:
 4362 1164 494E5452 		.ascii	"INTR_CFG\000"
 4362      5F434647 
 4362      00
 4363              	.LASF184:
 4364 116d 49435052 		.ascii	"ICPR\000"
 4364      00
 4365              	.LASF72:
 4366 1172 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4366      735F696E 
 4366      74657272 
 4366      75707473 
 4366      5F647730 
 4367              	.LASF275:
 4368 118f 494E5452 		.ascii	"INTR_RX\000"
 4368      5F525800 
 4369              	.LASF80:
 4370 1197 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4370      735F696E 
 4370      74657272 
 4370      75707473 
 4370      5F647731 
 4371              	.LASF86:
 4372 11b3 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4372      735F696E 
 4372      74657272 
 4372      75707473 
 4372      5F647731 
 4373              	.LASF106:
 4374 11d0 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4374      6D5F305F 
 4374      696E7465 
 4374      72727570 
 4374      74735F36 
 4375              	.LASF389:
 4376 11ea 74784275 		.ascii	"txBuf\000"
 4376      6600
 4377              	.LASF214:
 4378 11f0 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 4378      494E5452 
 4378      5F4D4153 
 4378      4B454400 
 4379              	.LASF346:
 4380 1200 70657269 		.ascii	"periDiv16CtlOffset\000"
 4380      44697631 
 4380      3643746C 
 4380      4F666673 
 4380      657400
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 180


 4381              	.LASF116:
 4382 1213 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4382      6D5F315F 
 4382      696E7465 
 4382      72727570 
 4382      74735F38 
 4383              	.LASF165:
 4384 122d 73686F72 		.ascii	"short unsigned int\000"
 4384      7420756E 
 4384      7369676E 
 4384      65642069 
 4384      6E7400
 4385              	.LASF382:
 4386 1240 72785269 		.ascii	"rxRingBuf\000"
 4386      6E674275 
 4386      6600
 4387              	.LASF283:
 4388 124a 6C6F6E67 		.ascii	"long double\000"
 4388      20646F75 
 4388      626C6500 
 4389              	.LASF175:
 4390 1256 75696E74 		.ascii	"uint16_t\000"
 4390      31365F74 
 4390      00
 4391              	.LASF252:
 4392 125f 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 4392      5F493243 
 4392      5F45435F 
 4392      4D41534B 
 4392      00
 4393              	.LASF405:
 4394 1270 4952516E 		.ascii	"IRQn\000"
 4394      00
 4395              	.LASF215:
 4396 1275 5644445F 		.ascii	"VDD_INTR_SET\000"
 4396      494E5452 
 4396      5F534554 
 4396      00
 4397              	.LASF338:
 4398 1282 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4398      5472436D 
 4398      64477253 
 4398      656C4D73 
 4398      6B00
 4399              	.LASF99:
 4400 1294 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4400      735F696E 
 4400      74657272 
 4400      75707473 
 4400      5F636D34 
 4401              	.LASF58:
 4402 12b4 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4402      375F696E 
 4402      74657272 
 4402      7570745F 
 4402      4952516E 
 4403              	.LASF138:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 181


 4404 12c9 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4404      696E7465 
 4404      72727570 
 4404      74735F36 
 4404      5F495251 
 4405              	.LASF189:
 4406 12df 53544952 		.ascii	"STIR\000"
 4406      00
 4407              	.LASF312:
 4408 12e4 73727373 		.ascii	"srssNumHfroot\000"
 4408      4E756D48 
 4408      66726F6F 
 4408      7400
 4409              	.LASF14:
 4410 12f2 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4410      5F696E74 
 4410      65727275 
 4410      7074735F 
 4410      6770696F 
 4411              	.LASF409:
 4412 130e 76477265 		.ascii	"vGreenTask\000"
 4412      656E5461 
 4412      736B00
 4413              	.LASF296:
 4414 1319 64775665 		.ascii	"dwVersion\000"
 4414      7273696F 
 4414      6E00
 4415              	.LASF257:
 4416 1323 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 4416      5F535049 
 4416      5F45435F 
 4416      4D41534B 
 4416      00
 4417              	.LASF42:
 4418 1334 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4418      735F696E 
 4418      74657272 
 4418      75707473 
 4418      5F697063 
 4419              	.LASF137:
 4420 1350 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4420      696E7465 
 4420      72727570 
 4420      74735F35 
 4420      5F495251 
 4421              	.LASF190:
 4422 1366 73697A65 		.ascii	"sizetype\000"
 4422      74797065 
 4422      00
 4423              	.LASF231:
 4424 136f 4932435F 		.ascii	"I2C_S_CMD\000"
 4424      535F434D 
 4424      4400
 4425              	.LASF363:
 4426 1379 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4426      73436D34 
 4426      4E6D6943 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 182


 4426      746C4F66 
 4426      66736574 
 4427              	.LASF179:
 4428 138e 52455345 		.ascii	"RESERVED0\000"
 4428      52564544 
 4428      3000
 4429              	.LASF345:
 4430 1398 70657269 		.ascii	"periDiv8CtlOffset\000"
 4430      44697638 
 4430      43746C4F 
 4430      66667365 
 4430      7400
 4431              	.LASF183:
 4432 13aa 52455345 		.ascii	"RESERVED2\000"
 4432      52564544 
 4432      3200
 4433              	.LASF185:
 4434 13b4 52455345 		.ascii	"RESERVED3\000"
 4434      52564544 
 4434      3300
 4435              	.LASF187:
 4436 13be 52455345 		.ascii	"RESERVED4\000"
 4436      52564544 
 4436      3400
 4437              	.LASF188:
 4438 13c8 52455345 		.ascii	"RESERVED5\000"
 4438      52564544 
 4438      3500
 4439              	.LASF240:
 4440 13d2 52455345 		.ascii	"RESERVED6\000"
 4440      52564544 
 4440      3600
 4441              	.LASF22:
 4442 13dc 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4442      5F696E74 
 4442      65727275 
 4442      7074735F 
 4442      6770696F 
 4443              	.LASF245:
 4444 13f9 52455345 		.ascii	"RESERVED8\000"
 4444      52564544 
 4444      3800
 4445              	.LASF34:
 4446 1403 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4446      735F696E 
 4446      74657272 
 4446      7570745F 
 4446      4952516E 
 4447              	.LASF167:
 4448 1418 6C6F6E67 		.ascii	"long int\000"
 4448      20696E74 
 4448      00
 4449              	.LASF91:
 4450 1421 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4450      735F696E 
 4450      74657272 
 4450      75707473 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 183


 4450      5F647731 
 4451              	.LASF294:
 4452 143e 63707573 		.ascii	"cpussVersion\000"
 4452      73566572 
 4452      73696F6E 
 4452      00
 4453              	.LASF229:
 4454 144b 4932435F 		.ascii	"I2C_STATUS\000"
 4454      53544154 
 4454      555300
 4455              	.LASF298:
 4456 1456 6770696F 		.ascii	"gpioVersion\000"
 4456      56657273 
 4456      696F6E00 
 4457              	.LASF1:
 4458 1462 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4458      61736B61 
 4458      626C6549 
 4458      6E745F49 
 4458      52516E00 
 4459              	.LASF399:
 4460 1476 53656D61 		.ascii	"SemaphoreHandle_t\000"
 4460      70686F72 
 4460      6548616E 
 4460      646C655F 
 4460      7400
 4461              	.LASF273:
 4462 1488 494E5452 		.ascii	"INTR_TX_MASKED\000"
 4462      5F54585F 
 4462      4D41534B 
 4462      454400
 4463              	.LASF297:
 4464 1497 666C6173 		.ascii	"flashcVersion\000"
 4464      68635665 
 4464      7273696F 
 4464      6E00
 4465              	.LASF319:
 4466 14a5 70726F74 		.ascii	"protBusMasterMask\000"
 4466      4275734D 
 4466      61737465 
 4466      724D6173 
 4466      6B00
 4467              	.LASF288:
 4468 14b7 70726F74 		.ascii	"protBase\000"
 4468      42617365 
 4468      00
 4469              	.LASF57:
 4470 14c0 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4470      365F696E 
 4470      74657272 
 4470      7570745F 
 4470      4952516E 
 4471              	.LASF206:
 4472 14d5 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 4472      5F505254 
 4472      5F56315F 
 4472      54797065 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 184


 4472      00
 4473              	.LASF391:
 4474 14e6 74784C65 		.ascii	"txLeftToTransmit\000"
 4474      6674546F 
 4474      5472616E 
 4474      736D6974 
 4474      00
 4475              	.LASF195:
 4476 14f7 494E5452 		.ascii	"INTR\000"
 4476      00
 4477              	.LASF371:
 4478 14fc 63686172 		.ascii	"char_t\000"
 4478      5F7400
 4479              	.LASF411:
 4480 1503 43795F53 		.ascii	"Cy_SCB_UART_PutString\000"
 4480      43425F55 
 4480      4152545F 
 4480      50757453 
 4480      7472696E 
 4481              	.LASF47:
 4482 1519 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4482      735F696E 
 4482      74657272 
 4482      75707473 
 4482      5F697063 
 4483              	.LASF24:
 4484 1536 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4484      5F696E74 
 4484      65727275 
 4484      7074735F 
 4484      6770696F 
 4485              	.LASF41:
 4486 1553 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4486      735F696E 
 4486      74657272 
 4486      75707473 
 4486      5F697063 
 4487              	.LASF3:
 4488 156f 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4488      72794D61 
 4488      6E616765 
 4488      6D656E74 
 4488      5F495251 
 4489              	.LASF270:
 4490 1585 494E5452 		.ascii	"INTR_TX\000"
 4490      5F545800 
 4491              	.LASF226:
 4492 158d 55415254 		.ascii	"UART_RX_STATUS\000"
 4492      5F52585F 
 4492      53544154 
 4492      555300
 4493              	.LASF88:
 4494 159c 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4494      735F696E 
 4494      74657272 
 4494      75707473 
 4494      5F647731 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 185


 4495              	.LASF325:
 4496 15b9 666C6173 		.ascii	"flashEraseDelay\000"
 4496      68457261 
 4496      73654465 
 4496      6C617900 
 4497              	.LASF18:
 4498 15c9 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4498      5F696E74 
 4498      65727275 
 4498      7074735F 
 4498      6770696F 
 4499              	.LASF194:
 4500 15e5 4F55545F 		.ascii	"OUT_INV\000"
 4500      494E5600 
 4501              	.LASF358:
 4502 15ed 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4502      73436D34 
 4502      50777243 
 4502      746C4F66 
 4502      66736574 
 4503              	.LASF152:
 4504 1602 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4504      5F696E74 
 4504      65727275 
 4504      70745F49 
 4504      52516E00 
 4505              	.LASF305:
 4506 1616 63707573 		.ascii	"cpussDwChNr\000"
 4506      73447743 
 4506      684E7200 
 4507              	.LASF53:
 4508 1622 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4508      325F696E 
 4508      74657272 
 4508      7570745F 
 4508      4952516E 
 4509              	.LASF191:
 4510 1637 4E564943 		.ascii	"NVIC_Type\000"
 4510      5F547970 
 4510      6500
 4511              	.LASF234:
 4512 1641 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 4512      49464F5F 
 4512      4354524C 
 4512      00
 4513              	.LASF416:
 4514 164e 73656D61 		.ascii	"semaphore\000"
 4514      70686F72 
 4514      6500
 4515              	.LASF258:
 4516 1658 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 4516      5F535049 
 4516      5F45435F 
 4516      4D41534B 
 4516      454400
 4517              	.LASF74:
 4518 166b 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 186


 4518      735F696E 
 4518      74657272 
 4518      75707473 
 4518      5F647730 
 4519              	.LASF221:
 4520 1688 5350495F 		.ascii	"SPI_CTRL\000"
 4520      4354524C 
 4520      00
 4521              	.LASF82:
 4522 1691 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4522      735F696E 
 4522      74657272 
 4522      75707473 
 4522      5F647731 
 4523              	.LASF130:
 4524 16ad 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4524      6D5F315F 
 4524      696E7465 
 4524      72727570 
 4524      74735F32 
 4525              	.LASF197:
 4526 16c8 494E5452 		.ascii	"INTR_MASKED\000"
 4526      5F4D4153 
 4526      4B454400 
 4527              	.LASF237:
 4528 16d4 52585F43 		.ascii	"RX_CTRL\000"
 4528      54524C00 
 4529              	.LASF60:
 4530 16dc 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4530      735F696E 
 4530      74657272 
 4530      75707473 
 4530      5F647730 
 4531              	.LASF360:
 4532 16f8 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4532      73547269 
 4532      6D526F6D 
 4532      43746C4F 
 4532      66667365 
 4533              	.LASF131:
 4534 170e 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4534      6D5F315F 
 4534      696E7465 
 4534      72727570 
 4534      74735F32 
 4535              	.LASF376:
 4536 1729 696E7472 		.ascii	"intrPriority\000"
 4536      5072696F 
 4536      72697479 
 4536      00
 4537              	.LASF144:
 4538 1736 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4538      696E7465 
 4538      72727570 
 4538      74735F31 
 4538      325F4952 
 4539              	.LASF9:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 187


 4540 174d 53797354 		.ascii	"SysTick_IRQn\000"
 4540      69636B5F 
 4540      4952516E 
 4540      00
 4541              	.LASF313:
 4542 175a 70657269 		.ascii	"periClockNr\000"
 4542      436C6F63 
 4542      6B4E7200 
 4543              	.LASF228:
 4544 1766 4932435F 		.ascii	"I2C_CTRL\000"
 4544      4354524C 
 4544      00
 4545              	.LASF299:
 4546 176f 6873696F 		.ascii	"hsiomVersion\000"
 4546      6D566572 
 4546      73696F6E 
 4546      00
 4547              	.LASF420:
 4548 177c 78517565 		.ascii	"xQueueReceiveFromISR\000"
 4548      75655265 
 4548      63656976 
 4548      6546726F 
 4548      6D495352 
 4549              	.LASF368:
 4550 1791 69706353 		.ascii	"ipcStructSize\000"
 4550      74727563 
 4550      7453697A 
 4550      6500
 4551              	.LASF169:
 4552 179f 6C6F6E67 		.ascii	"long unsigned int\000"
 4552      20756E73 
 4552      69676E65 
 4552      6420696E 
 4552      7400
 4553              	.LASF103:
 4554 17b1 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4554      6D5F305F 
 4554      696E7465 
 4554      72727570 
 4554      74735F33 
 4555              	.LASF260:
 4556 17cb 494E5452 		.ascii	"INTR_M\000"
 4556      5F4D00
 4557              	.LASF364:
 4558 17d2 63707573 		.ascii	"cpussRomCtl\000"
 4558      73526F6D 
 4558      43746C00 
 4559              	.LASF64:
 4560 17de 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 4560      735F696E 
 4560      74657272 
 4560      75707473 
 4560      5F647730 
 4561              	.LASF77:
 4562 17fa 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4562      735F696E 
 4562      74657272 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 188


 4562      75707473 
 4562      5F647731 
 4563              	.LASF265:
 4564 1816 494E5452 		.ascii	"INTR_S\000"
 4564      5F5300
 4565              	.LASF176:
 4566 181d 696E7433 		.ascii	"int32_t\000"
 4566      325F7400 
 4567              	.LASF370:
 4568 1825 63795F73 		.ascii	"cy_stc_device_t\000"
 4568      74635F64 
 4568      65766963 
 4568      655F7400 
 4569              	.LASF262:
 4570 1835 494E5452 		.ascii	"INTR_M_MASK\000"
 4570      5F4D5F4D 
 4570      41534B00 
 4571              	.LASF113:
 4572 1841 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4572      6D5F315F 
 4572      696E7465 
 4572      72727570 
 4572      74735F35 
 4573              	.LASF423:
 4574 185b 76546173 		.ascii	"vTaskStartScheduler\000"
 4574      6B537461 
 4574      72745363 
 4574      68656475 
 4574      6C657200 
 4575              	.LASF287:
 4576 186f 75646242 		.ascii	"udbBase\000"
 4576      61736500 
 4577              	.LASF357:
 4578 1877 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4578      73436D30 
 4578      53746174 
 4578      75734F66 
 4578      66736574 
 4579              	.LASF222:
 4580 188c 5350495F 		.ascii	"SPI_STATUS\000"
 4580      53544154 
 4580      555300
 4581              	.LASF126:
 4582 1897 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4582      6D5F315F 
 4582      696E7465 
 4582      72727570 
 4582      74735F31 
 4583              	.LASF7:
 4584 18b2 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4584      674D6F6E 
 4584      69746F72 
 4584      5F495251 
 4584      6E00
 4585              	.LASF5:
 4586 18c4 55736167 		.ascii	"UsageFault_IRQn\000"
 4586      65466175 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 189


 4586      6C745F49 
 4586      52516E00 
 4587              	.LASF108:
 4588 18d4 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4588      6D5F315F 
 4588      696E7465 
 4588      72727570 
 4588      74735F30 
 4589              	.LASF135:
 4590 18ee 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4590      696E7465 
 4590      72727570 
 4590      74735F33 
 4590      5F495251 
 4591              	.LASF162:
 4592 1904 756E7369 		.ascii	"unsigned char\000"
 4592      676E6564 
 4592      20636861 
 4592      7200
 4593              	.LASF168:
 4594 1912 5F5F7569 		.ascii	"__uint32_t\000"
 4594      6E743332 
 4594      5F7400
 4595              	.LASF281:
 4596 191d 4750494F 		.ascii	"GPIO_Type\000"
 4596      5F547970 
 4596      6500
 4597              	.LASF369:
 4598 1927 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4598      6F636B53 
 4598      74617475 
 4598      734F6666 
 4598      73657400 
 4599              	.LASF121:
 4600 193b 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4600      6D5F315F 
 4600      696E7465 
 4600      72727570 
 4600      74735F31 
 4601              	.LASF39:
 4602 1956 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4602      735F696E 
 4602      74657272 
 4602      75707473 
 4602      5F697063 
 4603              	.LASF430:
 4604 1972 626F7574 		.ascii	"bouton_Task\000"
 4604      6F6E5F54 
 4604      61736B00 
 4605              	.LASF104:
 4606 197e 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4606      6D5F305F 
 4606      696E7465 
 4606      72727570 
 4606      74735F34 
 4607              	.LASF249:
 4608 1998 52455345 		.ascii	"RESERVED10\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 190


 4608      52564544 
 4608      313000
 4609              	.LASF251:
 4610 19a3 52455345 		.ascii	"RESERVED11\000"
 4610      52564544 
 4610      313100
 4611              	.LASF254:
 4612 19ae 52455345 		.ascii	"RESERVED12\000"
 4612      52564544 
 4612      313200
 4613              	.LASF256:
 4614 19b9 52455345 		.ascii	"RESERVED13\000"
 4614      52564544 
 4614      313300
 4615              	.LASF259:
 4616 19c4 52455345 		.ascii	"RESERVED14\000"
 4616      52564544 
 4616      313400
 4617              	.LASF264:
 4618 19cf 52455345 		.ascii	"RESERVED15\000"
 4618      52564544 
 4618      313500
 4619              	.LASF269:
 4620 19da 52455345 		.ascii	"RESERVED16\000"
 4620      52564544 
 4620      313600
 4621              	.LASF274:
 4622 19e5 52455345 		.ascii	"RESERVED17\000"
 4622      52564544 
 4622      313700
 4623              	.LASF239:
 4624 19f0 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 4624      49464F5F 
 4624      53544154 
 4624      555300
 4625              	.LASF331:
 4626 19ff 64774368 		.ascii	"dwChOffset\000"
 4626      4F666673 
 4626      657400
 4627              	.LASF180:
 4628 1a0a 49434552 		.ascii	"ICER\000"
 4628      00
 4629              	.LASF350:
 4630 1a0f 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4630      50727443 
 4630      66674F66 
 4630      66736574 
 4630      00
 4631              	.LASF422:
 4632 1a20 78546173 		.ascii	"xTaskCreate\000"
 4632      6B437265 
 4632      61746500 
 4633              	.LASF186:
 4634 1a2c 49414252 		.ascii	"IABR\000"
 4634      00
 4635              	.LASF236:
 4636 1a31 54585F46 		.ascii	"TX_FIFO_WR\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 191


 4636      49464F5F 
 4636      575200
 4637              	.LASF26:
 4638 1a3c 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4638      5F696E74 
 4638      65727275 
 4638      70745F76 
 4638      64645F49 
 4639              	.LASF161:
 4640 1a54 5F5F7569 		.ascii	"__uint8_t\000"
 4640      6E74385F 
 4640      7400
 4641              	.LASF49:
 4642 1a5e 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4642      735F696E 
 4642      74657272 
 4642      75707473 
 4642      5F697063 
 4643              	.LASF347:
 4644 1a7b 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4644      44697631 
 4644      365F3543 
 4644      746C4F66 
 4644      66736574 
 4645              	.LASF414:
 4646 1a90 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 4646      6F6E5F49 
 4646      53525F63 
 4646      666700
 4647              	.LASF321:
 4648 1a9f 666C6173 		.ascii	"flashRwwRequired\000"
 4648      68527777 
 4648      52657175 
 4648      69726564 
 4648      00
 4649              	.LASF233:
 4650 1ab0 54585F43 		.ascii	"TX_CTRL\000"
 4650      54524C00 
 4651              	.LASF128:
 4652 1ab8 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4652      6D5F315F 
 4652      696E7465 
 4652      72727570 
 4652      74735F32 
 4653              	.LASF401:
 4654 1ad3 70696E4E 		.ascii	"pinNum\000"
 4654      756D00
 4655              	.LASF316:
 4656 1ada 65704D6F 		.ascii	"epMonitorNr\000"
 4656      6E69746F 
 4656      724E7200 
 4657              	.LASF415:
 4658 1ae6 55415254 		.ascii	"UART_context\000"
 4658      5F636F6E 
 4658      74657874 
 4658      00
 4659              	.LASF280:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 192


 4660 1af3 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4660      5F505254 
 4660      5F547970 
 4660      6500
 4661              	.LASF213:
 4662 1b01 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4662      494E5452 
 4662      5F4D4153 
 4662      4B00
 4663              	.LASF2:
 4664 1b0f 48617264 		.ascii	"HardFault_IRQn\000"
 4664      4661756C 
 4664      745F4952 
 4664      516E00
 4665              	.LASF159:
 4666 1b1e 7369676E 		.ascii	"signed char\000"
 4666      65642063 
 4666      68617200 
 4667              	.LASF148:
 4668 1b2a 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4668      5F696E74 
 4668      65727275 
 4668      70745F73 
 4668      61725F49 
 4669              	.LASF132:
 4670 1b42 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4670      696E7465 
 4670      72727570 
 4670      74735F30 
 4670      5F495251 
 4671              	.LASF223:
 4672 1b58 55415254 		.ascii	"UART_CTRL\000"
 4672      5F435452 
 4672      4C00
 4673              	.LASF304:
 4674 1b62 63707573 		.ascii	"cpussIpcIrqNr\000"
 4674      73497063 
 4674      4972714E 
 4674      7200
 4675              	.LASF277:
 4676 1b70 494E5452 		.ascii	"INTR_RX_MASK\000"
 4676      5F52585F 
 4676      4D41534B 
 4676      00
 4677              	.LASF334:
 4678 1b7d 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4678      43746C50 
 4678      7265656D 
 4678      70746162 
 4678      6C65506F 
 4679              	.LASF404:
 4680 1b93 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4680      49435F43 
 4680      6C656172 
 4680      50656E64 
 4680      696E6749 
 4681              	.LASF431:
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 193


 4682 1baa 6D61696E 		.ascii	"main\000"
 4682      00
 4683              	.LASF219:
 4684 1baf 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 4684      52455350 
 4684      5F435452 
 4684      4C00
 4685              	.LASF15:
 4686 1bbd 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4686      5F696E74 
 4686      65727275 
 4686      7074735F 
 4686      6770696F 
 4687              	.LASF44:
 4688 1bd9 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4688      735F696E 
 4688      74657272 
 4688      75707473 
 4688      5F697063 
 4689              	.LASF429:
 4690 1bf5 5F5F656E 		.ascii	"__enable_irq\000"
 4690      61626C65 
 4690      5F697271 
 4690      00
 4691              	.LASF182:
 4692 1c02 49535052 		.ascii	"ISPR\000"
 4692      00
 4693              	.LASF301:
 4694 1c07 70657269 		.ascii	"periVersion\000"
 4694      56657273 
 4694      696F6E00 
 4695              	.LASF393:
 4696 1c13 696E6974 		.ascii	"initKey\000"
 4696      4B657900 
 4697              	.LASF93:
 4698 1c1b 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4698      735F696E 
 4698      74657272 
 4698      75707473 
 4698      5F666175 
 4699              	.LASF374:
 4700 1c39 646F7562 		.ascii	"double\000"
 4700      6C6500
 4701              	.LASF291:
 4702 1c40 70617373 		.ascii	"passBase\000"
 4702      42617365 
 4702      00
 4703              	.LASF406:
 4704 1c49 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 4704      50494F5F 
 4704      436C6561 
 4704      72496E74 
 4704      65727275 
 4705              	.LASF10:
 4706 1c60 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4706      5F696E74 
 4706      65727275 
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 194


 4706      7074735F 
 4706      6770696F 
 4707              	.LASF276:
 4708 1c7c 494E5452 		.ascii	"INTR_RX_SET\000"
 4708      5F52585F 
 4708      53455400 
 4709              	.LASF205:
 4710 1c88 52455345 		.ascii	"RESERVED1\000"
 4710      52564544 
 4710      3100
 4711              	.LASF71:
 4712 1c92 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4712      735F696E 
 4712      74657272 
 4712      75707473 
 4712      5F647730 
 4713              	.LASF218:
 4714 1caf 53544154 		.ascii	"STATUS\000"
 4714      555300
 4715              	.LASF330:
 4716 1cb6 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4716      6843746C 
 4716      4D61696E 
 4716      57733446 
 4716      72657100 
 4717              	.LASF79:
 4718 1cca 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4718      735F696E 
 4718      74657272 
 4718      75707473 
 4718      5F647731 
 4719              	.LASF118:
 4720 1ce6 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4720      6D5F315F 
 4720      696E7465 
 4720      72727570 
 4720      74735F31 
 4721              	.LASF242:
 4722 1d01 52455345 		.ascii	"RESERVED7\000"
 4722      52564544 
 4722      3700
 4723              	.LASF247:
 4724 1d0b 52455345 		.ascii	"RESERVED9\000"
 4724      52564544 
 4724      3900
 4725              	.LASF70:
 4726 1d15 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4726      735F696E 
 4726      74657272 
 4726      75707473 
 4726      5F647730 
 4727              	.LASF396:
 4728 1d32 55426173 		.ascii	"UBaseType_t\000"
 4728      65547970 
 4728      655F7400 
 4729              	.LASF13:
 4730 1d3e 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 195


 4730      5F696E74 
 4730      65727275 
 4730      7074735F 
 4730      6770696F 
 4731              	.LASF394:
 4732 1d5a 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 4732      74635F73 
 4732      63625F75 
 4732      6172745F 
 4732      636F6E74 
 4733              	.LASF427:
 4734 1d74 433A5C55 		.ascii	"C:\\Users\\Lauriane\\Documents\\PSoC Creator\\Labor"
 4734      73657273 
 4734      5C4C6175 
 4734      7269616E 
 4734      655C446F 
 4735 1da2 61746F69 		.ascii	"atoire4\\Labo4.cydsn\000"
 4735      7265345C 
 4735      4C61626F 
 4735      342E6379 
 4735      64736E00 
 4736              	.LASF94:
 4737 1db6 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4737      735F696E 
 4737      74657272 
 4737      7570745F 
 4737      63727970 
 4738              	.LASF100:
 4739 1dd2 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4739      6D5F305F 
 4739      696E7465 
 4739      72727570 
 4739      74735F30 
 4740              	.LASF300:
 4741 1dec 69706356 		.ascii	"ipcVersion\000"
 4741      65727369 
 4741      6F6E00
 4742              	.LASF38:
 4743 1df7 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4743      735F696E 
 4743      74657272 
 4743      75707473 
 4743      5F697063 
 4744              	.LASF278:
 4745 1e13 494E5452 		.ascii	"INTR_RX_MASKED\000"
 4745      5F52585F 
 4745      4D41534B 
 4745      454400
 4746              	.LASF337:
 4747 1e22 70657269 		.ascii	"periTrCmdOffset\000"
 4747      5472436D 
 4747      644F6666 
 4747      73657400 
 4748              	.LASF387:
 4749 1e32 72784275 		.ascii	"rxBufSize\000"
 4749      6653697A 
 4749      6500
ARM GAS  C:\Users\Lauriane\AppData\Local\Temp\ccIQcuoZ.s 			page 196


 4750              	.LASF217:
 4751 1e3c 4354524C 		.ascii	"CTRL\000"
 4751      00
 4752              	.LASF98:
 4753 1e41 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4753      735F696E 
 4753      74657272 
 4753      75707473 
 4753      5F636D34 
 4754              	.LASF110:
 4755 1e61 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4755      6D5F315F 
 4755      696E7465 
 4755      72727570 
 4755      74735F32 
 4756              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
