module PCtoInstruction_tb ();

reg clk, reset;

wire [4:0] RS1, RS2, RD;
wire [11:0] IMM; 

//module PCtoInstruction (RD, RS1, RS2, IMM, clk, reset);

PCtoInstruction dut(.RD(RD), .RS1(RS1), .RS2(RS2), .IMM(IMM), .clk(clk), .reset(reset));
//module PCtoInstruction (RD, RS1, RS2, IMM, clk, reset);

//clock cycle is 20
initial begin 
clk= 0;

forever 
#10 clk = ~clk;
end

initial begin 
reset <= 1;
#20;
reset <= 0;
#60;
end 

endmodule
