Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 21 18:09:11 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 123         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (632)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (401)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (632)
--------------------------
 There are 113 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There are 123 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/dataResults_reg_reg[3][7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (401)
--------------------------------
 There are 401 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.320        0.000                      0                  671        0.017        0.000                      0                  671        4.500        0.000                       0                   407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           2.321        0.000                      0                  671        0.259        0.000                      0                  671        4.500        0.000                       0                   403  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         2.337        0.000                      0                  671        0.259        0.000                      0                  671        4.500        0.000                       0                   403  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          2.321        0.000                      0                  671        0.017        0.000                      0                  671  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        2.320        0.000                      0                  671        0.017        0.000                      0                  671  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 4.176ns (56.403%)  route 3.228ns (43.597%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.478     5.497    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.367     5.864 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.483     6.347    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.471 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.471    dataConsume1/next_state[2]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.079     8.792    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 4.269ns (60.850%)  route 2.747ns (39.150%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.480     5.499    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT5 (Prop_lut5_I2_O)        0.367     5.866 r  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.000     5.866    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.083 r  dataConsume1/cur_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.083    dataConsume1/next_state[3]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.777    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 4.266ns (60.755%)  route 2.756ns (39.245%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.489     5.508    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.875 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.875    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.089 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.089    dataConsume1/next_state[1]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.113     8.826    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.182ns (24.771%)  route 3.590ns (75.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    -0.936    cmdProc1/CLK
    SLICE_X32Y33         FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  cmdProc1/FSM_onehot_cur_state_reg[15]/Q
                         net (fo=11, routed)          1.613     1.134    cmdProc1/FSM_onehot_cur_state_reg[22]_0[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.150     1.284 r  cmdProc1/outByteBuffer[3]_i_3/O
                         net (fo=1, routed)           0.594     1.877    cmdProc1/outByteBuffer[3]_i_3_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.328     2.205 r  cmdProc1/outByteBuffer[3]_i_1/O
                         net (fo=3, routed)           0.818     3.024    cmdProc1/outByteBuffer[3]_i_1_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.148 r  cmdProc1/txData[6]_i_3/O
                         net (fo=1, routed)           0.564     3.712    cmdProc1/txData__34[5]
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.836 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.836    tx/D[5]
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.435     8.459    tx/clk_out
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.578     9.037    
                         clock uncertainty           -0.242     8.795    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031     8.826    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.337ns (30.254%)  route 3.082ns (69.746%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           1.325     0.913    dataGen1/index[3]
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.146     1.059 r  dataGen1/index[7]_i_3/O
                         net (fo=3, routed)           0.689     1.748    dataGen1/index[7]_i_3_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.352     2.100 r  dataGen1/index[5]_i_2/O
                         net (fo=2, routed)           0.440     2.539    dataGen1/index[5]_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.321     2.860 r  dataGen1/index[5]_i_1/O
                         net (fo=2, routed)           0.628     3.488    dataGen1/index_0[5]
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/C
                         clock pessimism              0.577     9.043    
                         clock uncertainty           -0.242     8.801    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.252     8.549    dataGen1/index_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.172%)  route 3.823ns (86.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          2.076     3.470    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    cmdProc1/CLK
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.242     8.715    
    SLICE_X34Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.546    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.580ns (13.834%)  route 3.612ns (86.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.865     3.260    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.443     8.467    cmdProc1/CLK
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/C
                         clock pessimism              0.491     8.958    
                         clock uncertainty           -0.242     8.716    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205     8.511    cmdProc1/maxIndexBuffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.623%)  route 0.166ns (42.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X43Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][1]/Q
                         net (fo=1, routed)           0.166    -0.315    cmdProc1/dataResultsBuffer_reg[5][1]
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.098    -0.217 r  cmdProc1/dataResultLBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    cmdProc1/dataResultsBuffer[0]_0[1]
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120    -0.476    cmdProc1/dataResultLBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.240    cmdProc1/byteBuffer_reg[7]_1[0]
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.070    -0.504    cmdProc1/byteBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataConsume1/counter_reg[2]/Q
                         net (fo=15, routed)          0.175    -0.265    dataConsume1/counter_reg[9]_0[2]
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    dataConsume1/counter[2]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.828    -0.843    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120    -0.484    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.043    -0.213 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.131    -0.479    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.307%)  route 0.155ns (40.693%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.562    -0.602    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rx/FSM_sequential_currentState_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.306    rx/currentState[2]
    SLICE_X29Y41         MUXF7 (Prop_muxf7_S_O)       0.085    -0.221 r  rx/FSM_sequential_currentState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    rx/nextState[1]
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.832    -0.839    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105    -0.497    rx/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.015%)  route 0.230ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[7]/Q
                         net (fo=1, routed)           0.230    -0.234    cmdProc1/byteBuffer_reg[7]_1[7]
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.063    -0.511    cmdProc1/byteBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.120    -0.490    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.829    -0.842    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120    -0.484    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.183%)  route 0.162ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[6][2]/Q
                         net (fo=1, routed)           0.162    -0.318    cmdProc1/dataResultsBuffer_reg[6][2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.098    -0.220 r  cmdProc1/dataResultLBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cmdProc1/dataResultsBuffer[0]_0[2]
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.092    -0.502    cmdProc1/dataResultLBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.941%)  route 0.164ns (42.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][5]/Q
                         net (fo=1, routed)           0.164    -0.317    cmdProc1/dataResultsBuffer_reg[5][5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.098    -0.219 r  cmdProc1/dataResultLBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    cmdProc1/dataResultsBuffer[0]_0[5]
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091    -0.503    cmdProc1/dataResultLBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y31     cmdProc1/FSM_onehot_cur_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 4.176ns (56.403%)  route 3.228ns (43.597%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.478     5.497    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.367     5.864 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.483     6.347    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.471 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.471    dataConsume1/next_state[2]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.226     8.729    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.079     8.808    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 4.269ns (60.850%)  route 2.747ns (39.150%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.480     5.499    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT5 (Prop_lut5_I2_O)        0.367     5.866 r  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.000     5.866    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.083 r  dataConsume1/cur_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.083    dataConsume1/next_state[3]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.226     8.729    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.793    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 4.266ns (60.755%)  route 2.756ns (39.245%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.489     5.508    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.875 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.875    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.089 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.089    dataConsume1/next_state[1]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.226     8.729    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.113     8.842    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.182ns (24.771%)  route 3.590ns (75.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    -0.936    cmdProc1/CLK
    SLICE_X32Y33         FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  cmdProc1/FSM_onehot_cur_state_reg[15]/Q
                         net (fo=11, routed)          1.613     1.134    cmdProc1/FSM_onehot_cur_state_reg[22]_0[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.150     1.284 r  cmdProc1/outByteBuffer[3]_i_3/O
                         net (fo=1, routed)           0.594     1.877    cmdProc1/outByteBuffer[3]_i_3_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.328     2.205 r  cmdProc1/outByteBuffer[3]_i_1/O
                         net (fo=3, routed)           0.818     3.024    cmdProc1/outByteBuffer[3]_i_1_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.148 r  cmdProc1/txData[6]_i_3/O
                         net (fo=1, routed)           0.564     3.712    cmdProc1/txData__34[5]
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.836 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.836    tx/D[5]
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.435     8.459    tx/clk_out
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.578     9.037    
                         clock uncertainty           -0.226     8.811    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031     8.842    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.337ns (30.254%)  route 3.082ns (69.746%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           1.325     0.913    dataGen1/index[3]
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.146     1.059 r  dataGen1/index[7]_i_3/O
                         net (fo=3, routed)           0.689     1.748    dataGen1/index[7]_i_3_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.352     2.100 r  dataGen1/index[5]_i_2/O
                         net (fo=2, routed)           0.440     2.539    dataGen1/index[5]_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.321     2.860 r  dataGen1/index[5]_i_1/O
                         net (fo=2, routed)           0.628     3.488    dataGen1/index_0[5]
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/C
                         clock pessimism              0.577     9.043    
                         clock uncertainty           -0.226     8.817    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.252     8.565    dataGen1/index_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.172%)  route 3.823ns (86.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          2.076     3.470    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    cmdProc1/CLK
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.226     8.731    
    SLICE_X34Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.562    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.226     8.730    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.561    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.226     8.730    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.561    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.226     8.730    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.561    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.580ns (13.834%)  route 3.612ns (86.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.865     3.260    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.443     8.467    cmdProc1/CLK
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/C
                         clock pessimism              0.491     8.958    
                         clock uncertainty           -0.226     8.732    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205     8.527    cmdProc1/maxIndexBuffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  5.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.623%)  route 0.166ns (42.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X43Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][1]/Q
                         net (fo=1, routed)           0.166    -0.315    cmdProc1/dataResultsBuffer_reg[5][1]
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.098    -0.217 r  cmdProc1/dataResultLBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    cmdProc1/dataResultsBuffer[0]_0[1]
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120    -0.476    cmdProc1/dataResultLBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.240    cmdProc1/byteBuffer_reg[7]_1[0]
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.070    -0.504    cmdProc1/byteBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataConsume1/counter_reg[2]/Q
                         net (fo=15, routed)          0.175    -0.265    dataConsume1/counter_reg[9]_0[2]
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    dataConsume1/counter[2]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.828    -0.843    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120    -0.484    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.043    -0.213 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.131    -0.479    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.307%)  route 0.155ns (40.693%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.562    -0.602    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rx/FSM_sequential_currentState_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.306    rx/currentState[2]
    SLICE_X29Y41         MUXF7 (Prop_muxf7_S_O)       0.085    -0.221 r  rx/FSM_sequential_currentState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    rx/nextState[1]
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.832    -0.839    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105    -0.497    rx/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.015%)  route 0.230ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[7]/Q
                         net (fo=1, routed)           0.230    -0.234    cmdProc1/byteBuffer_reg[7]_1[7]
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/C
                         clock pessimism              0.273    -0.574    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.063    -0.511    cmdProc1/byteBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.120    -0.490    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.829    -0.842    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120    -0.484    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.183%)  route 0.162ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[6][2]/Q
                         net (fo=1, routed)           0.162    -0.318    cmdProc1/dataResultsBuffer_reg[6][2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.098    -0.220 r  cmdProc1/dataResultLBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cmdProc1/dataResultsBuffer[0]_0[2]
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.092    -0.502    cmdProc1/dataResultLBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.941%)  route 0.164ns (42.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][5]/Q
                         net (fo=1, routed)           0.164    -0.317    cmdProc1/dataResultsBuffer_reg[5][5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.098    -0.219 r  cmdProc1/dataResultLBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    cmdProc1/dataResultsBuffer[0]_0[5]
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091    -0.503    cmdProc1/dataResultLBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y31     cmdProc1/FSM_onehot_cur_state_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X32Y33     cmdProc1/FSM_onehot_cur_state_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y33     cmdProc1/FSM_onehot_cur_state_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y30     cmdProc1/FSM_onehot_cur_state_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y33     cmdProc1/FSM_onehot_cur_state_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y3    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 4.176ns (56.403%)  route 3.228ns (43.597%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.478     5.497    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.367     5.864 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.483     6.347    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.471 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.471    dataConsume1/next_state[2]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.079     8.792    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 4.269ns (60.850%)  route 2.747ns (39.150%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.480     5.499    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT5 (Prop_lut5_I2_O)        0.367     5.866 r  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.000     5.866    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.083 r  dataConsume1/cur_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.083    dataConsume1/next_state[3]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.777    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 4.266ns (60.755%)  route 2.756ns (39.245%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.489     5.508    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.875 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.875    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.089 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.089    dataConsume1/next_state[1]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.713    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.113     8.826    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.182ns (24.771%)  route 3.590ns (75.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    -0.936    cmdProc1/CLK
    SLICE_X32Y33         FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  cmdProc1/FSM_onehot_cur_state_reg[15]/Q
                         net (fo=11, routed)          1.613     1.134    cmdProc1/FSM_onehot_cur_state_reg[22]_0[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.150     1.284 r  cmdProc1/outByteBuffer[3]_i_3/O
                         net (fo=1, routed)           0.594     1.877    cmdProc1/outByteBuffer[3]_i_3_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.328     2.205 r  cmdProc1/outByteBuffer[3]_i_1/O
                         net (fo=3, routed)           0.818     3.024    cmdProc1/outByteBuffer[3]_i_1_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.148 r  cmdProc1/txData[6]_i_3/O
                         net (fo=1, routed)           0.564     3.712    cmdProc1/txData__34[5]
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.836 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.836    tx/D[5]
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.435     8.459    tx/clk_out
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.578     9.037    
                         clock uncertainty           -0.242     8.795    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031     8.826    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.337ns (30.254%)  route 3.082ns (69.746%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           1.325     0.913    dataGen1/index[3]
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.146     1.059 r  dataGen1/index[7]_i_3/O
                         net (fo=3, routed)           0.689     1.748    dataGen1/index[7]_i_3_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.352     2.100 r  dataGen1/index[5]_i_2/O
                         net (fo=2, routed)           0.440     2.539    dataGen1/index[5]_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.321     2.860 r  dataGen1/index[5]_i_1/O
                         net (fo=2, routed)           0.628     3.488    dataGen1/index_0[5]
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/C
                         clock pessimism              0.577     9.043    
                         clock uncertainty           -0.242     8.801    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.252     8.549    dataGen1/index_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.172%)  route 3.823ns (86.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          2.076     3.470    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    cmdProc1/CLK
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.242     8.715    
    SLICE_X34Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.546    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.546    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.580ns (13.834%)  route 3.612ns (86.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.865     3.260    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.443     8.467    cmdProc1/CLK
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/C
                         clock pessimism              0.491     8.958    
                         clock uncertainty           -0.242     8.716    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205     8.511    cmdProc1/maxIndexBuffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.511    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.623%)  route 0.166ns (42.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X43Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][1]/Q
                         net (fo=1, routed)           0.166    -0.315    cmdProc1/dataResultsBuffer_reg[5][1]
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.098    -0.217 r  cmdProc1/dataResultLBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    cmdProc1/dataResultsBuffer[0]_0[1]
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120    -0.233    cmdProc1/dataResultLBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.240    cmdProc1/byteBuffer_reg[7]_1[0]
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.070    -0.261    cmdProc1/byteBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataConsume1/counter_reg[2]/Q
                         net (fo=15, routed)          0.175    -0.265    dataConsume1/counter_reg[9]_0[2]
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    dataConsume1/counter[2]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.828    -0.843    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120    -0.241    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.043    -0.213 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.242    -0.367    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.131    -0.236    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.307%)  route 0.155ns (40.693%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.562    -0.602    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rx/FSM_sequential_currentState_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.306    rx/currentState[2]
    SLICE_X29Y41         MUXF7 (Prop_muxf7_S_O)       0.085    -0.221 r  rx/FSM_sequential_currentState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    rx/nextState[1]
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.832    -0.839    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105    -0.254    rx/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.015%)  route 0.230ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[7]/Q
                         net (fo=1, routed)           0.230    -0.234    cmdProc1/byteBuffer_reg[7]_1[7]
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.063    -0.268    cmdProc1/byteBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.242    -0.367    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.120    -0.247    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.829    -0.842    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120    -0.241    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.183%)  route 0.162ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[6][2]/Q
                         net (fo=1, routed)           0.162    -0.318    cmdProc1/dataResultsBuffer_reg[6][2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.098    -0.220 r  cmdProc1/dataResultLBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cmdProc1/dataResultsBuffer[0]_0[2]
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.242    -0.351    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.092    -0.259    cmdProc1/dataResultLBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.941%)  route 0.164ns (42.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][5]/Q
                         net (fo=1, routed)           0.164    -0.317    cmdProc1/dataResultsBuffer_reg[5][5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.098    -0.219 r  cmdProc1/dataResultLBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    cmdProc1/dataResultsBuffer[0]_0[5]
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.242    -0.351    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091    -0.260    cmdProc1/dataResultLBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 4.176ns (56.403%)  route 3.228ns (43.597%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.478     5.497    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.367     5.864 r  dataConsume1/cur_state[2]_i_3/O
                         net (fo=1, routed)           0.483     6.347    dataConsume1/cur_state[2]_i_3_n_0
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.471 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.471    dataConsume1/next_state[2]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.712    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.079     8.791    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.791    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 4.269ns (60.850%)  route 2.747ns (39.150%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.480     5.499    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X37Y36         LUT5 (Prop_lut5_I2_O)        0.367     5.866 r  dataConsume1/cur_state[3]_i_3/O
                         net (fo=1, routed)           0.000     5.866    dataConsume1/cur_state[3]_i_3_n_0
    SLICE_X37Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     6.083 r  dataConsume1/cur_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.083    dataConsume1/next_state[3]
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.712    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.064     8.776    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -6.083    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 cmdProc1/numWords_bcd_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 4.266ns (60.755%)  route 2.756ns (39.245%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    cmdProc1/CLK
    SLICE_X33Y35         FDRE                                         r  cmdProc1/numWords_bcd_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cmdProc1/numWords_bcd_reg[2][1]/Q
                         net (fo=5, routed)           0.704     0.227    cmdProc1/Q[1]
    SLICE_X33Y35         LUT3 (Prop_lut3_I2_O)        0.124     0.351 r  cmdProc1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.351    dataConsume1/i__carry_i_12_0[1]
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     0.931 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.475     1.406    dataConsume1/numWords_bcd_reg[2][1][2]
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.302     1.708 r  dataConsume1/i__carry_i_17/O
                         net (fo=1, routed)           0.000     1.708    cmdProc1/i__carry_i_10_1[3]
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.109 r  cmdProc1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    dataConsume1/CO[0]
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.331 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.486     2.817    cmdProc1/i__carry__0_i_2_0[0]
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700     3.517 r  cmdProc1/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.517    cmdProc1/i__carry_i_9_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.739 r  cmdProc1/i__carry__0_i_3/O[0]
                         net (fo=2, routed)           0.602     4.341    cmdProc1/numWords_int0[9]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.325     4.666 r  cmdProc1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.666    dataConsume1/cur_state[3]_i_2_0[0]
    SLICE_X34Y37         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.019 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.489     5.508    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X38Y36         LUT6 (Prop_lut6_I2_O)        0.367     5.875 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     5.875    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.214     6.089 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.089    dataConsume1/next_state[1]
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440     8.464    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.491     8.955    
                         clock uncertainty           -0.242     8.712    
    SLICE_X38Y36         FDCE (Setup_fdce_C_D)        0.113     8.825    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 cmdProc1/FSM_onehot_cur_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.182ns (24.771%)  route 3.590ns (75.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.557    -0.936    cmdProc1/CLK
    SLICE_X32Y33         FDCE                                         r  cmdProc1/FSM_onehot_cur_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  cmdProc1/FSM_onehot_cur_state_reg[15]/Q
                         net (fo=11, routed)          1.613     1.134    cmdProc1/FSM_onehot_cur_state_reg[22]_0[7]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.150     1.284 r  cmdProc1/outByteBuffer[3]_i_3/O
                         net (fo=1, routed)           0.594     1.877    cmdProc1/outByteBuffer[3]_i_3_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.328     2.205 r  cmdProc1/outByteBuffer[3]_i_1/O
                         net (fo=3, routed)           0.818     3.024    cmdProc1/outByteBuffer[3]_i_1_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.148 r  cmdProc1/txData[6]_i_3/O
                         net (fo=1, routed)           0.564     3.712    cmdProc1/txData__34[5]
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.836 r  cmdProc1/txData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.836    tx/D[5]
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.435     8.459    tx/clk_out
    SLICE_X31Y31         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.578     9.037    
                         clock uncertainty           -0.242     8.794    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.031     8.825    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.337ns (30.254%)  route 3.082ns (69.746%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           1.325     0.913    dataGen1/index[3]
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.146     1.059 r  dataGen1/index[7]_i_3/O
                         net (fo=3, routed)           0.689     1.748    dataGen1/index[7]_i_3_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I3_O)        0.352     2.100 r  dataGen1/index[5]_i_2/O
                         net (fo=2, routed)           0.440     2.539    dataGen1/index[5]_i_2_n_0
    SLICE_X42Y36         LUT4 (Prop_lut4_I0_O)        0.321     2.860 r  dataGen1/index[5]_i_1/O
                         net (fo=2, routed)           0.628     3.488    dataGen1/index_0[5]
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/C
                         clock pessimism              0.577     9.043    
                         clock uncertainty           -0.242     8.800    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)       -0.252     8.548    dataGen1/index_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.548    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.580ns (13.172%)  route 3.823ns (86.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          2.076     3.470    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442     8.466    cmdProc1/CLK
    SLICE_X34Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][1]/C
                         clock pessimism              0.491     8.957    
                         clock uncertainty           -0.242     8.714    
    SLICE_X34Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.545    cmdProc1/maxIndexBuffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.713    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.544    cmdProc1/maxIndexBuffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[1][1]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.713    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.544    cmdProc1/maxIndexBuffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.580ns (13.585%)  route 3.689ns (86.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.942     3.336    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441     8.465    cmdProc1/CLK
    SLICE_X34Y38         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[2][2]/C
                         clock pessimism              0.491     8.956    
                         clock uncertainty           -0.242     8.713    
    SLICE_X34Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.544    cmdProc1/maxIndexBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/maxIndexBuffer_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.580ns (13.834%)  route 3.612ns (86.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.560    -0.933    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.477 f  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          1.747     1.270    dataConsume1/cur_state[3]
    SLICE_X37Y36         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  dataConsume1/dataResultsBuffer[3][7]_i_1/O
                         net (fo=69, routed)          1.865     3.260    cmdProc1/dataResultsBuffer_reg[3][7]_0[0]
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.443     8.467    cmdProc1/CLK
    SLICE_X33Y39         FDRE                                         r  cmdProc1/maxIndexBuffer_reg[0][0]/C
                         clock pessimism              0.491     8.958    
                         clock uncertainty           -0.242     8.715    
    SLICE_X33Y39         FDRE (Setup_fdre_C_CE)      -0.205     8.510    cmdProc1/maxIndexBuffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.623%)  route 0.166ns (42.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X43Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][1]/Q
                         net (fo=1, routed)           0.166    -0.315    cmdProc1/dataResultsBuffer_reg[5][1]
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.098    -0.217 r  cmdProc1/dataResultLBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    cmdProc1/dataResultsBuffer[0]_0[1]
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X42Y30         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[6]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120    -0.233    cmdProc1/dataResultLBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.656%)  route 0.224ns (61.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[0]/Q
                         net (fo=1, routed)           0.224    -0.240    cmdProc1/byteBuffer_reg[7]_1[0]
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X36Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[0]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X36Y32         FDRE (Hold_fdre_C_D)         0.070    -0.261    cmdProc1/byteBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataConsume1/counter_reg[2]/Q
                         net (fo=15, routed)          0.175    -0.265    dataConsume1/counter_reg[9]_0[2]
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.220 r  dataConsume1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    dataConsume1/counter[2]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.828    -0.843    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120    -0.241    dataConsume1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.207ns (52.193%)  route 0.190ns (47.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.043    -0.213 r  cmdProc1/counterL7[2]_i_2/O
                         net (fo=1, routed)           0.000    -0.213    cmdProc1/counterL7[2]_i_2_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[2]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.242    -0.367    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.131    -0.236    cmdProc1/counterL7_reg[2]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.307%)  route 0.155ns (40.693%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.562    -0.602    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  rx/FSM_sequential_currentState_reg[2]/Q
                         net (fo=10, routed)          0.155    -0.306    rx/currentState[2]
    SLICE_X29Y41         MUXF7 (Prop_muxf7_S_O)       0.085    -0.221 r  rx/FSM_sequential_currentState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    rx/nextState[1]
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.832    -0.839    rx/clk_out
    SLICE_X29Y41         FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.242    -0.359    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.105    -0.254    rx/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dataConsume1/byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/byteBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.015%)  route 0.230ns (61.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.559    -0.605    dataConsume1/CLK
    SLICE_X40Y35         FDRE                                         r  dataConsume1/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  dataConsume1/byte_reg[7]/Q
                         net (fo=1, routed)           0.230    -0.234    cmdProc1/byteBuffer_reg[7]_1[7]
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    cmdProc1/CLK
    SLICE_X38Y32         FDRE                                         r  cmdProc1/byteBuffer_reg[7]/C
                         clock pessimism              0.273    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.063    -0.268    cmdProc1/byteBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cmdProc1/counterL7_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/counterL7_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.554    -0.610    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDSE (Prop_fdse_C_Q)         0.164    -0.446 r  cmdProc1/counterL7_reg[1]/Q
                         net (fo=13, routed)          0.190    -0.256    cmdProc1/counterL7_reg[1]
    SLICE_X34Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  cmdProc1/counterL7[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    cmdProc1/counterL7[1]_i_1_n_0
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.821    -0.850    cmdProc1/CLK
    SLICE_X34Y30         FDSE                                         r  cmdProc1/counterL7_reg[1]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.242    -0.367    
    SLICE_X34Y30         FDSE (Hold_fdse_C_D)         0.120    -0.247    cmdProc1/counterL7_reg[1]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X42Y37         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.829    -0.842    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.120    -0.241    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.183%)  route 0.162ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[6][2]/Q
                         net (fo=1, routed)           0.162    -0.318    cmdProc1/dataResultsBuffer_reg[6][2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.098    -0.220 r  cmdProc1/dataResultLBuffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cmdProc1/dataResultsBuffer[0]_0[2]
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X36Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[5]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.242    -0.351    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.092    -0.259    cmdProc1/dataResultLBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cmdProc1/dataResultsBuffer_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/dataResultLBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.941%)  route 0.164ns (42.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.555    -0.609    cmdProc1/CLK
    SLICE_X36Y30         FDRE                                         r  cmdProc1/dataResultsBuffer_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  cmdProc1/dataResultsBuffer_reg[5][5]/Q
                         net (fo=1, routed)           0.164    -0.317    cmdProc1/dataResultsBuffer_reg[5][5]
    SLICE_X39Y31         LUT6 (Prop_lut6_I3_O)        0.098    -0.219 r  cmdProc1/dataResultLBuffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    cmdProc1/dataResultsBuffer[0]_0[5]
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    cmdProc1/CLK
    SLICE_X39Y31         FDRE                                         r  cmdProc1/dataResultLBuffer_reg[2]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.242    -0.351    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.091    -0.260    cmdProc1/dataResultLBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.042    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/reg3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.613ns  (logic 0.711ns (27.207%)  route 1.902ns (72.793%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[1]/G
    SLICE_X43Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg3_reg[1]/Q
                         net (fo=3, routed)           1.109     1.668    dataConsume1/reg3[1]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.152     1.820 r  dataConsume1/dataResults_reg_reg[3][1]_i_1/O
                         net (fo=2, routed)           0.793     2.613    dataConsume1/dataResults_reg_reg[3][1]_i_1_n_0
    SLICE_X44Y28         LDCE                                         r  dataConsume1/dataResults_reg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.509ns  (logic 0.913ns (36.390%)  route 1.596ns (63.610%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[1]/G
    SLICE_X44Y35         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  dataConsume1/reg5_reg[1]/Q
                         net (fo=2, routed)           0.948     1.709    dataConsume1/reg5[1]
    SLICE_X44Y31         LUT3 (Prop_lut3_I0_O)        0.152     1.861 r  dataConsume1/reg4_reg[1]_i_1/O
                         net (fo=1, routed)           0.648     2.509    dataConsume1/reg4_reg[1]_i_1_n_0
    SLICE_X43Y28         LDCE                                         r  dataConsume1/reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg5_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.498ns  (logic 0.951ns (38.068%)  route 1.547ns (61.932%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         LDCE                         0.000     0.000 r  dataConsume1/reg5_reg[6]/G
    SLICE_X46Y33         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  dataConsume1/reg5_reg[6]/Q
                         net (fo=2, routed)           1.000     1.827    dataConsume1/reg5[6]
    SLICE_X46Y33         LUT2 (Prop_lut2_I1_O)        0.124     1.951 r  dataConsume1/dataResults_reg_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.547     2.498    dataConsume1/dataResults_reg_reg[5][6]_i_1_n_0
    SLICE_X44Y32         LDCE                                         r  dataConsume1/dataResults_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 0.711ns (28.993%)  route 1.741ns (71.007%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[1]/G
    SLICE_X43Y29         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  dataConsume1/reg3_reg[1]/Q
                         net (fo=3, routed)           1.109     1.668    dataConsume1/reg3[1]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.152     1.820 r  dataConsume1/dataResults_reg_reg[3][1]_i_1/O
                         net (fo=2, routed)           0.632     2.452    dataConsume1/dataResults_reg_reg[3][1]_i_1_n_0
    SLICE_X45Y28         LDCE                                         r  dataConsume1/reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg4_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.402ns  (logic 0.981ns (40.833%)  route 1.421ns (59.167%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[6]/G
    SLICE_X46Y33         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  dataConsume1/reg4_reg[6]/Q
                         net (fo=1, routed)           0.940     1.767    dataConsume1/reg4[6]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     1.921 r  dataConsume1/dataResults_reg_reg[4][6]_i_1/O
                         net (fo=2, routed)           0.481     2.402    dataConsume1/dataResults_reg_reg[4][6]_i_1_n_0
    SLICE_X46Y31         LDCE                                         r  dataConsume1/dataResults_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.385ns  (logic 0.951ns (39.878%)  route 1.434ns (60.122%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[6]/G
    SLICE_X46Y33         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  dataConsume1/reg6_reg[6]/Q
                         net (fo=2, routed)           0.795     1.622    dataConsume1/reg6[6]
    SLICE_X46Y33         LUT2 (Prop_lut2_I1_O)        0.124     1.746 r  dataConsume1/dataResults_reg_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.639     2.385    dataConsume1/dataResults_reg_reg[6][6]_i_1_n_0
    SLICE_X45Y32         LDCE                                         r  dataConsume1/dataResults_reg_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg4_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.326ns  (logic 0.911ns (39.159%)  route 1.415ns (60.841%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[2]/G
    SLICE_X39Y30         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  dataConsume1/reg4_reg[2]/Q
                         net (fo=1, routed)           0.634     1.395    dataConsume1/reg4[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.150     1.545 r  dataConsume1/dataResults_reg_reg[4][2]_i_1/O
                         net (fo=2, routed)           0.781     2.326    dataConsume1/dataResults_reg_reg[4][2]_i_1_n_0
    SLICE_X37Y31         LDCE                                         r  dataConsume1/dataResults_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 0.749ns (32.267%)  route 1.572ns (67.733%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[7]/G
    SLICE_X46Y32         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  dataConsume1/reg1_reg[7]/Q
                         net (fo=1, routed)           0.790     1.415    dataConsume1/reg1[7]
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.124     1.539 r  dataConsume1/dataResults_reg_reg[1][7]_i_1/O
                         net (fo=2, routed)           0.782     2.321    dataConsume1/dataResults_reg_reg[1][7]_i_1_n_0
    SLICE_X45Y32         LDCE                                         r  dataConsume1/dataResults_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg4_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg3_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.319ns  (logic 0.981ns (42.302%)  route 1.338ns (57.698%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[6]/G
    SLICE_X46Y33         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  dataConsume1/reg4_reg[6]/Q
                         net (fo=1, routed)           0.940     1.767    dataConsume1/reg4[6]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     1.921 r  dataConsume1/dataResults_reg_reg[4][6]_i_1/O
                         net (fo=2, routed)           0.398     2.319    dataConsume1/dataResults_reg_reg[4][6]_i_1_n_0
    SLICE_X45Y30         LDCE                                         r  dataConsume1/reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg4_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 0.877ns (39.247%)  route 1.358ns (60.753%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         LDCE                         0.000     0.000 r  dataConsume1/reg4_reg[0]/G
    SLICE_X47Y31         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  dataConsume1/reg4_reg[0]/Q
                         net (fo=1, routed)           0.416     1.177    dataConsume1/reg4[0]
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.116     1.293 r  dataConsume1/dataResults_reg_reg[4][0]_i_1/O
                         net (fo=2, routed)           0.941     2.235    dataConsume1/dataResults_reg_reg[4][0]_i_1_n_0
    SLICE_X46Y30         LDCE                                         r  dataConsume1/reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/reg3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.200ns (53.874%)  route 0.171ns (46.126%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[3]/G
    SLICE_X37Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg3_reg[3]/Q
                         net (fo=3, routed)           0.171     0.329    dataConsume1/reg3[3]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.042     0.371 r  dataConsume1/dataResults_reg_reg[3][3]_i_1/O
                         net (fo=2, routed)           0.000     0.371    dataConsume1/dataResults_reg_reg[3][3]_i_1_n_0
    SLICE_X37Y29         LDCE                                         r  dataConsume1/reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg3_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.203ns (49.962%)  route 0.203ns (50.038%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         LDCE                         0.000     0.000 r  dataConsume1/reg3_reg[5]/G
    SLICE_X43Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg3_reg[5]/Q
                         net (fo=3, routed)           0.203     0.361    dataConsume1/reg3[5]
    SLICE_X43Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.406 r  dataConsume1/dataResults_reg_reg[3][5]_i_1/O
                         net (fo=2, routed)           0.000     0.406    dataConsume1/dataResults_reg_reg[3][5]_i_1_n_0
    SLICE_X43Y29         LDCE                                         r  dataConsume1/reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.203ns (49.384%)  route 0.208ns (50.616%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[1]/G
    SLICE_X45Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg1_reg[1]/Q
                         net (fo=1, routed)           0.142     0.300    dataConsume1/reg1[1]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.345 r  dataConsume1/dataResults_reg_reg[1][1]_i_1/O
                         net (fo=2, routed)           0.066     0.411    dataConsume1/dataResults_reg_reg[1][1]_i_1_n_0
    SLICE_X42Y28         LDCE                                         r  dataConsume1/dataResults_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.203ns (48.324%)  route 0.217ns (51.676%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         LDCE                         0.000     0.000 r  dataConsume1/reg0_reg[6]/G
    SLICE_X45Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg0_reg[6]/Q
                         net (fo=1, routed)           0.156     0.314    dataConsume1/reg0[6]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  dataConsume1/dataResults_reg_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.061     0.420    dataConsume1/dataResults_reg_reg[0][6]_i_1_n_0
    SLICE_X44Y31         LDCE                                         r  dataConsume1/dataResults_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg0_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.224ns (53.311%)  route 0.196ns (46.689%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         LDCE                         0.000     0.000 r  dataConsume1/reg0_reg[0]/G
    SLICE_X46Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg0_reg[0]/Q
                         net (fo=1, routed)           0.196     0.374    dataConsume1/reg0[0]
    SLICE_X46Y29         LUT2 (Prop_lut2_I1_O)        0.046     0.420 r  dataConsume1/dataResults_reg_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.420    dataConsume1/dataResults_reg_reg[0][0]_i_1_n_0
    SLICE_X46Y29         LDCE                                         r  dataConsume1/dataResults_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.203ns (48.175%)  route 0.218ns (51.825%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[2]/G
    SLICE_X39Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg2_reg[2]/Q
                         net (fo=1, routed)           0.218     0.376    dataConsume1/reg2[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  dataConsume1/dataResults_reg_reg[2][2]_i_1/O
                         net (fo=2, routed)           0.000     0.421    dataConsume1/dataResults_reg_reg[2][2]_i_1_n_0
    SLICE_X39Y29         LDCE                                         r  dataConsume1/reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.203ns (48.092%)  route 0.219ns (51.908%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         LDCE                         0.000     0.000 r  dataConsume1/reg1_reg[2]/G
    SLICE_X39Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg1_reg[2]/Q
                         net (fo=1, routed)           0.219     0.377    dataConsume1/reg1[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  dataConsume1/dataResults_reg_reg[1][2]_i_1/O
                         net (fo=2, routed)           0.000     0.422    dataConsume1/dataResults_reg_reg[1][2]_i_1_n_0
    SLICE_X39Y29         LDCE                                         r  dataConsume1/reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg2_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.203ns (48.092%)  route 0.219ns (51.908%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[6]/G
    SLICE_X45Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/reg2_reg[6]/Q
                         net (fo=1, routed)           0.219     0.377    dataConsume1/reg2[6]
    SLICE_X45Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  dataConsume1/dataResults_reg_reg[2][6]_i_1/O
                         net (fo=2, routed)           0.000     0.422    dataConsume1/dataResults_reg_reg[2][6]_i_1_n_0
    SLICE_X45Y30         LDCE                                         r  dataConsume1/reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.223ns (52.796%)  route 0.199ns (47.204%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         LDCE                         0.000     0.000 r  dataConsume1/reg2_reg[0]/G
    SLICE_X46Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/reg2_reg[0]/Q
                         net (fo=1, routed)           0.199     0.377    dataConsume1/reg2[0]
    SLICE_X46Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.422 r  dataConsume1/dataResults_reg_reg[2][0]_i_1/O
                         net (fo=2, routed)           0.000     0.422    dataConsume1/dataResults_reg_reg[2][0]_i_1_n_0
    SLICE_X46Y30         LDCE                                         r  dataConsume1/reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/reg6_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/reg5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.269ns (63.029%)  route 0.158ns (36.971%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         LDCE                         0.000     0.000 r  dataConsume1/reg6_reg[5]/G
    SLICE_X40Y32         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  dataConsume1/reg6_reg[5]/Q
                         net (fo=2, routed)           0.158     0.378    dataConsume1/reg6[5]
    SLICE_X40Y32         LUT3 (Prop_lut3_I0_O)        0.049     0.427 r  dataConsume1/reg5_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.427    dataConsume1/reg5_reg[5]_i_1_n_0
    SLICE_X40Y32         LDCE                                         r  dataConsume1/reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.981ns (60.630%)  route 2.585ns (39.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.556    -0.937    tx/clk_out
    SLICE_X31Y32         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.456    -0.481 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.585     2.104    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.629 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.629    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 1.307ns (26.436%)  route 3.637ns (73.564%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          2.289     1.876    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.000 r  dataGen1/g5_b7/O
                         net (fo=1, routed)           0.000     2.000    dataGen1/g5_b7_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     2.245 r  dataGen1/byte_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     2.245    dataGen1/byte_reg[7]_i_3_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     2.349 r  dataGen1/reg6_reg[7]_i_2/O
                         net (fo=1, routed)           1.011     3.360    dataConsume1/reg6_reg[7]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.316     3.676 r  dataConsume1/reg6_reg[7]_i_1/O
                         net (fo=1, routed)           0.337     4.013    dataConsume1/reg6_reg[7]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 1.307ns (27.375%)  route 3.467ns (72.625%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          1.816     1.402    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.526 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     1.526    dataGen1/g5_b4_n_0
    SLICE_X40Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     1.771 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=2, routed)           0.000     1.771    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X40Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     1.875 r  dataGen1/reg6_reg[4]_i_2/O
                         net (fo=1, routed)           1.105     2.980    dataConsume1/reg6_reg[4]_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.316     3.296 r  dataConsume1/reg6_reg[4]_i_1/O
                         net (fo=1, routed)           0.546     3.843    dataConsume1/reg6_reg[4]_i_1_n_0
    SLICE_X45Y33         LDCE                                         r  dataConsume1/reg6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 1.300ns (27.276%)  route 3.466ns (72.724%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          2.141     1.729    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.853 r  dataGen1/g0_b5/O
                         net (fo=1, routed)           0.000     1.853    dataGen1/g0_b5_n_0
    SLICE_X38Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     2.094 r  dataGen1/byte_reg[5]_i_5/O
                         net (fo=2, routed)           0.000     2.094    dataGen1/byte_reg[5]_i_5_n_0
    SLICE_X38Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.192 r  dataGen1/reg6_reg[5]_i_3/O
                         net (fo=1, routed)           0.804     2.996    dataConsume1/reg6_reg[5]_1
    SLICE_X40Y34         LUT6 (Prop_lut6_I4_O)        0.319     3.315 r  dataConsume1/reg6_reg[5]_i_1/O
                         net (fo=1, routed)           0.520     3.835    dataConsume1/reg6_reg[5]_i_1_n_0
    SLICE_X40Y32         LDCE                                         r  dataConsume1/reg6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.538ns  (logic 1.307ns (28.800%)  route 3.231ns (71.200%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y35         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.807     1.393    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     1.517    dataGen1/g5_b6_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     1.762 r  dataGen1/byte_reg[6]_i_3/O
                         net (fo=2, routed)           0.000     1.762    dataGen1/byte_reg[6]_i_3_n_0
    SLICE_X43Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     1.866 r  dataGen1/reg6_reg[6]_i_2/O
                         net (fo=1, routed)           0.956     2.822    dataConsume1/reg6_reg[6]_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.316     3.138 r  dataConsume1/reg6_reg[6]_i_1/O
                         net (fo=1, routed)           0.469     3.606    dataConsume1/reg6_reg[6]_i_1_n_0
    SLICE_X46Y33         LDCE                                         r  dataConsume1/reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 1.307ns (29.519%)  route 3.121ns (70.481%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y35         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.809     1.395    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.519 r  dataGen1/g1_b0/O
                         net (fo=1, routed)           0.000     1.519    dataGen1/g1_b0_n_0
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     1.764 r  dataGen1/byte_reg[0]_i_5/O
                         net (fo=2, routed)           0.000     1.764    dataGen1/byte_reg[0]_i_5_n_0
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     1.868 r  dataGen1/reg6_reg[0]_i_3/O
                         net (fo=1, routed)           0.788     2.656    dataConsume1/reg6_reg[0]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.316     2.972 r  dataConsume1/reg6_reg[0]_i_1/O
                         net (fo=1, routed)           0.524     3.496    dataConsume1/reg6_reg[0]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 1.307ns (29.846%)  route 3.072ns (70.154%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.642     1.229    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  dataGen1/g1_b2/O
                         net (fo=1, routed)           0.000     1.353    dataGen1/g1_b2_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     1.598 r  dataGen1/byte_reg[2]_i_5/O
                         net (fo=2, routed)           0.000     1.598    dataGen1/byte_reg[2]_i_5_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     1.702 r  dataGen1/reg6_reg[2]_i_3/O
                         net (fo=1, routed)           1.099     2.801    dataConsume1/reg6_reg[2]_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.316     3.117 r  dataConsume1/reg6_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     3.448    dataConsume1/reg6_reg[2]_i_1_n_0
    SLICE_X37Y32         LDCE                                         r  dataConsume1/reg6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 1.307ns (31.118%)  route 2.893ns (68.882%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[5]/Q
                         net (fo=64, routed)          1.900     1.486    dataGen1/index_reg_rep_n_0_[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.610 r  dataGen1/g5_b1/O
                         net (fo=1, routed)           0.000     1.610    dataGen1/g5_b1_n_0
    SLICE_X41Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     1.855 r  dataGen1/byte_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     1.855    dataGen1/byte_reg[1]_i_3_n_0
    SLICE_X41Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     1.959 r  dataGen1/reg6_reg[1]_i_2/O
                         net (fo=1, routed)           0.657     2.616    dataConsume1/reg6_reg[1]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.316     2.932 r  dataConsume1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.337     3.268    dataConsume1/reg6_reg[1]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.192ns  (logic 1.307ns (31.182%)  route 2.885ns (68.818%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          2.051     1.638    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.762 r  dataGen1/g1_b3/O
                         net (fo=1, routed)           0.000     1.762    dataGen1/g1_b3_n_0
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     2.007 r  dataGen1/byte_reg[3]_i_5/O
                         net (fo=2, routed)           0.000     2.007    dataGen1/byte_reg[3]_i_5_n_0
    SLICE_X36Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     2.111 r  dataGen1/reg6_reg[3]_i_3/O
                         net (fo=1, routed)           0.503     2.614    dataConsume1/reg6_reg[3]_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.316     2.930 r  dataConsume1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.331     3.261    dataConsume1/reg6_reg[3]_i_1_n_0
    SLICE_X37Y32         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.869ns  (logic 0.998ns (25.793%)  route 2.871ns (74.207%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  dataConsume1/counter_reg[0]/Q
                         net (fo=16, routed)          1.378     0.964    dataConsume1/counter_reg[9]_0[0]
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.153     1.117 r  dataConsume1/maxIndex_int_reg[6]_i_2/O
                         net (fo=2, routed)           0.869     1.986    dataConsume1/maxIndex_int_reg[6]_i_2_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.327     2.313 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.625     2.937    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataGen1/index_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.109ns  (logic 0.518ns (46.702%)  route 0.591ns (53.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataGen1/CLK
    SLICE_X42Y35         FDRE                                         r  dataGen1/index_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.418    -1.116 r  dataGen1/index_reg_rep[8]/Q
                         net (fo=16, routed)          0.307    -0.809    dataConsume1/reg6_reg[7]_0[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.100    -0.709 r  dataConsume1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.285    -0.424    dataConsume1/reg6_reg[1]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.250ns  (logic 0.538ns (43.051%)  route 0.712ns (56.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441    -1.535    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.418    -1.117 r  dataConsume1/counter_reg[2]/Q
                         net (fo=15, routed)          0.437    -0.679    dataConsume1/counter_reg[9]_0[2]
    SLICE_X38Y37         LUT3 (Prop_lut3_I0_O)        0.120    -0.559 r  dataConsume1/maxIndex_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.274    -0.285    dataConsume1/maxIndex_int_reg[2]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.263ns  (logic 0.570ns (45.131%)  route 0.693ns (54.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441    -1.535    dataConsume1/CLK
    SLICE_X36Y37         FDRE                                         r  dataConsume1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.337    -1.198 r  dataConsume1/counter_reg[9]/Q
                         net (fo=5, routed)           0.282    -0.916    dataConsume1/counter_reg[9]_0[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.233    -0.683 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.411    -0.272    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.271ns  (logic 0.489ns (38.463%)  route 0.782ns (61.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X36Y38         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  dataConsume1/counter_reg[3]/Q
                         net (fo=13, routed)          0.457    -0.709    dataConsume1/counter_reg[9]_0[3]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.122    -0.587 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.325    -0.262    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X37Y38         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.391ns  (logic 0.467ns (33.571%)  route 0.924ns (66.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDRE                                         r  dataConsume1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[5]/Q
                         net (fo=9, routed)           0.490    -0.679    dataConsume1/counter_reg[9]_0[5]
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.100    -0.579 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.434    -0.144    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.518ns (36.740%)  route 0.892ns (63.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.118 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=26, routed)          0.602    -0.516    dataConsume1/cur_state[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.416 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.290    -0.126    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X40Y36         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.408ns  (logic 0.467ns (33.159%)  route 0.941ns (66.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X36Y38         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  dataConsume1/counter_reg[1]/Q
                         net (fo=15, routed)          0.656    -0.510    dataConsume1/counter_reg[9]_0[1]
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.100    -0.410 r  dataConsume1/maxIndex_int_reg[1]_i_1/O
                         net (fo=2, routed)           0.285    -0.125    dataConsume1/maxIndex_int_reg[1]_i_1_n_0
    SLICE_X37Y38         LDCE                                         r  dataConsume1/maxIndex_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.461ns (32.592%)  route 0.953ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.169 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          0.953    -0.215    dataConsume1/cur_state[3]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.094    -0.121 r  dataConsume1/dataResults_reg_reg[3][4]_i_1/O
                         net (fo=2, routed)           0.000    -0.121    dataConsume1/dataResults_reg_reg[3][4]_i_1_n_0
    SLICE_X45Y31         LDCE                                         r  dataConsume1/reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.416ns  (logic 0.518ns (36.594%)  route 0.898ns (63.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.118 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=42, routed)          0.621    -0.497    dataConsume1/cur_state[2]
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.100    -0.397 r  dataConsume1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.277    -0.120    dataConsume1/reg6_reg[3]_i_1_n_0
    SLICE_X37Y32         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.418ns  (logic 0.467ns (32.937%)  route 0.951ns (67.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X36Y38         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  dataConsume1/counter_reg[3]/Q
                         net (fo=13, routed)          0.423    -0.744    dataConsume1/counter_reg[9]_0[3]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.100    -0.644 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.528    -0.116    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 3.981ns (60.630%)  route 2.585ns (39.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.556    -0.937    tx/clk_out
    SLICE_X31Y32         FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.456    -0.481 r  tx/txBit_reg/Q
                         net (fo=1, routed)           2.585     2.104    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.629 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     5.629    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 1.307ns (26.436%)  route 3.637ns (73.564%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[3]/Q
                         net (fo=64, routed)          2.289     1.876    dataGen1/index_reg_rep_n_0_[3]
    SLICE_X39Y35         LUT6 (Prop_lut6_I3_O)        0.124     2.000 r  dataGen1/g5_b7/O
                         net (fo=1, routed)           0.000     2.000    dataGen1/g5_b7_n_0
    SLICE_X39Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     2.245 r  dataGen1/byte_reg[7]_i_3/O
                         net (fo=2, routed)           0.000     2.245    dataGen1/byte_reg[7]_i_3_n_0
    SLICE_X39Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     2.349 r  dataGen1/reg6_reg[7]_i_2/O
                         net (fo=1, routed)           1.011     3.360    dataConsume1/reg6_reg[7]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I2_O)        0.316     3.676 r  dataConsume1/reg6_reg[7]_i_1/O
                         net (fo=1, routed)           0.337     4.013    dataConsume1/reg6_reg[7]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.774ns  (logic 1.307ns (27.375%)  route 3.467ns (72.625%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[4]/Q
                         net (fo=64, routed)          1.816     1.402    dataGen1/index_reg_rep_n_0_[4]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.526 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     1.526    dataGen1/g5_b4_n_0
    SLICE_X40Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     1.771 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=2, routed)           0.000     1.771    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X40Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     1.875 r  dataGen1/reg6_reg[4]_i_2/O
                         net (fo=1, routed)           1.105     2.980    dataConsume1/reg6_reg[4]_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.316     3.296 r  dataConsume1/reg6_reg[4]_i_1/O
                         net (fo=1, routed)           0.546     3.843    dataConsume1/reg6_reg[4]_i_1_n_0
    SLICE_X45Y33         LDCE                                         r  dataConsume1/reg6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 1.300ns (27.276%)  route 3.466ns (72.724%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          2.141     1.729    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X38Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.853 r  dataGen1/g0_b5/O
                         net (fo=1, routed)           0.000     1.853    dataGen1/g0_b5_n_0
    SLICE_X38Y34         MUXF7 (Prop_muxf7_I0_O)      0.241     2.094 r  dataGen1/byte_reg[5]_i_5/O
                         net (fo=2, routed)           0.000     2.094    dataGen1/byte_reg[5]_i_5_n_0
    SLICE_X38Y34         MUXF8 (Prop_muxf8_I0_O)      0.098     2.192 r  dataGen1/reg6_reg[5]_i_3/O
                         net (fo=1, routed)           0.804     2.996    dataConsume1/reg6_reg[5]_1
    SLICE_X40Y34         LUT6 (Prop_lut6_I4_O)        0.319     3.315 r  dataConsume1/reg6_reg[5]_i_1/O
                         net (fo=1, routed)           0.520     3.835    dataConsume1/reg6_reg[5]_i_1_n_0
    SLICE_X40Y32         LDCE                                         r  dataConsume1/reg6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.538ns  (logic 1.307ns (28.800%)  route 3.231ns (71.200%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y35         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.807     1.393    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     1.517 r  dataGen1/g5_b6/O
                         net (fo=1, routed)           0.000     1.517    dataGen1/g5_b6_n_0
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     1.762 r  dataGen1/byte_reg[6]_i_3/O
                         net (fo=2, routed)           0.000     1.762    dataGen1/byte_reg[6]_i_3_n_0
    SLICE_X43Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     1.866 r  dataGen1/reg6_reg[6]_i_2/O
                         net (fo=1, routed)           0.956     2.822    dataConsume1/reg6_reg[6]_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.316     3.138 r  dataConsume1/reg6_reg[6]_i_1/O
                         net (fo=1, routed)           0.469     3.606    dataConsume1/reg6_reg[6]_i_1_n_0
    SLICE_X46Y33         LDCE                                         r  dataConsume1/reg6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 1.307ns (29.519%)  route 3.121ns (70.481%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y35         FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          1.809     1.395    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X41Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.519 r  dataGen1/g1_b0/O
                         net (fo=1, routed)           0.000     1.519    dataGen1/g1_b0_n_0
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     1.764 r  dataGen1/byte_reg[0]_i_5/O
                         net (fo=2, routed)           0.000     1.764    dataGen1/byte_reg[0]_i_5_n_0
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I0_O)      0.104     1.868 r  dataGen1/reg6_reg[0]_i_3/O
                         net (fo=1, routed)           0.788     2.656    dataConsume1/reg6_reg[0]_1
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.316     2.972 r  dataConsume1/reg6_reg[0]_i_1/O
                         net (fo=1, routed)           0.524     3.496    dataConsume1/reg6_reg[0]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.379ns  (logic 1.307ns (29.846%)  route 3.072ns (70.154%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[0]/Q
                         net (fo=64, routed)          1.642     1.229    dataGen1/index_reg_rep_n_0_[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     1.353 r  dataGen1/g1_b2/O
                         net (fo=1, routed)           0.000     1.353    dataGen1/g1_b2_n_0
    SLICE_X39Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     1.598 r  dataGen1/byte_reg[2]_i_5/O
                         net (fo=2, routed)           0.000     1.598    dataGen1/byte_reg[2]_i_5_n_0
    SLICE_X39Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     1.702 r  dataGen1/reg6_reg[2]_i_3/O
                         net (fo=1, routed)           1.099     2.801    dataConsume1/reg6_reg[2]_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.316     3.117 r  dataConsume1/reg6_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     3.448    dataConsume1/reg6_reg[2]_i_1_n_0
    SLICE_X37Y32         LDCE                                         r  dataConsume1/reg6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.200ns  (logic 1.307ns (31.118%)  route 2.893ns (68.882%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataGen1/CLK
    SLICE_X42Y36         FDRE                                         r  dataGen1/index_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  dataGen1/index_reg_rep[5]/Q
                         net (fo=64, routed)          1.900     1.486    dataGen1/index_reg_rep_n_0_[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.610 r  dataGen1/g5_b1/O
                         net (fo=1, routed)           0.000     1.610    dataGen1/g5_b1_n_0
    SLICE_X41Y34         MUXF7 (Prop_muxf7_I1_O)      0.245     1.855 r  dataGen1/byte_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     1.855    dataGen1/byte_reg[1]_i_3_n_0
    SLICE_X41Y34         MUXF8 (Prop_muxf8_I0_O)      0.104     1.959 r  dataGen1/reg6_reg[1]_i_2/O
                         net (fo=1, routed)           0.657     2.616    dataConsume1/reg6_reg[1]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I2_O)        0.316     2.932 r  dataConsume1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.337     3.268    dataConsume1/reg6_reg[1]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataGen1/index_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.192ns  (logic 1.307ns (31.182%)  route 2.885ns (68.818%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.562    -0.931    dataGen1/CLK
    SLICE_X42Y37         FDRE                                         r  dataGen1/index_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  dataGen1/index_reg_rep[1]/Q
                         net (fo=64, routed)          2.051     1.638    dataGen1/index_reg_rep_n_0_[1]
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.124     1.762 r  dataGen1/g1_b3/O
                         net (fo=1, routed)           0.000     1.762    dataGen1/g1_b3_n_0
    SLICE_X36Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     2.007 r  dataGen1/byte_reg[3]_i_5/O
                         net (fo=2, routed)           0.000     2.007    dataGen1/byte_reg[3]_i_5_n_0
    SLICE_X36Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     2.111 r  dataGen1/reg6_reg[3]_i_3/O
                         net (fo=1, routed)           0.503     2.614    dataConsume1/reg6_reg[3]_1
    SLICE_X37Y33         LUT6 (Prop_lut6_I4_O)        0.316     2.930 r  dataConsume1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.331     3.261    dataConsume1/reg6_reg[3]_i_1_n_0
    SLICE_X37Y32         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.869ns  (logic 0.998ns (25.793%)  route 2.871ns (74.207%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.561    -0.932    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.414 f  dataConsume1/counter_reg[0]/Q
                         net (fo=16, routed)          1.378     0.964    dataConsume1/counter_reg[9]_0[0]
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.153     1.117 r  dataConsume1/maxIndex_int_reg[6]_i_2/O
                         net (fo=2, routed)           0.869     1.986    dataConsume1/maxIndex_int_reg[6]_i_2_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I3_O)        0.327     2.313 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.625     2.937    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataGen1/index_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.109ns  (logic 0.518ns (46.702%)  route 0.591ns (53.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataGen1/CLK
    SLICE_X42Y35         FDRE                                         r  dataGen1/index_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.418    -1.116 r  dataGen1/index_reg_rep[8]/Q
                         net (fo=16, routed)          0.307    -0.809    dataConsume1/reg6_reg[7]_0[0]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.100    -0.709 r  dataConsume1/reg6_reg[1]_i_1/O
                         net (fo=1, routed)           0.285    -0.424    dataConsume1/reg6_reg[1]_i_1_n_0
    SLICE_X44Y35         LDCE                                         r  dataConsume1/reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.250ns  (logic 0.538ns (43.051%)  route 0.712ns (56.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441    -1.535    dataConsume1/CLK
    SLICE_X38Y37         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.418    -1.117 r  dataConsume1/counter_reg[2]/Q
                         net (fo=15, routed)          0.437    -0.679    dataConsume1/counter_reg[9]_0[2]
    SLICE_X38Y37         LUT3 (Prop_lut3_I0_O)        0.120    -0.559 r  dataConsume1/maxIndex_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.274    -0.285    dataConsume1/maxIndex_int_reg[2]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.263ns  (logic 0.570ns (45.131%)  route 0.693ns (54.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.441    -1.535    dataConsume1/CLK
    SLICE_X36Y37         FDRE                                         r  dataConsume1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.337    -1.198 r  dataConsume1/counter_reg[9]/Q
                         net (fo=5, routed)           0.282    -0.916    dataConsume1/counter_reg[9]_0[9]
    SLICE_X36Y37         LUT5 (Prop_lut5_I4_O)        0.233    -0.683 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.411    -0.272    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.271ns  (logic 0.489ns (38.463%)  route 0.782ns (61.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X36Y38         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  dataConsume1/counter_reg[3]/Q
                         net (fo=13, routed)          0.457    -0.709    dataConsume1/counter_reg[9]_0[3]
    SLICE_X36Y38         LUT5 (Prop_lut5_I0_O)        0.122    -0.587 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.325    -0.262    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X37Y38         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.391ns  (logic 0.467ns (33.571%)  route 0.924ns (66.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X36Y36         FDRE                                         r  dataConsume1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[5]/Q
                         net (fo=9, routed)           0.490    -0.679    dataConsume1/counter_reg[9]_0[5]
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.100    -0.579 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.434    -0.144    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X35Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.410ns  (logic 0.518ns (36.740%)  route 0.892ns (63.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.118 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=26, routed)          0.602    -0.516    dataConsume1/cur_state[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.100    -0.416 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.290    -0.126    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X40Y36         LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.408ns  (logic 0.467ns (33.159%)  route 0.941ns (66.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X36Y38         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  dataConsume1/counter_reg[1]/Q
                         net (fo=15, routed)          0.656    -0.510    dataConsume1/counter_reg[9]_0[1]
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.100    -0.410 r  dataConsume1/maxIndex_int_reg[1]_i_1/O
                         net (fo=2, routed)           0.285    -0.125    dataConsume1/maxIndex_int_reg[1]_i_1_n_0
    SLICE_X37Y38         LDCE                                         r  dataConsume1/maxIndex_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.461ns (32.592%)  route 0.953ns (67.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X37Y36         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.367    -1.169 r  dataConsume1/cur_state_reg[3]/Q
                         net (fo=94, routed)          0.953    -0.215    dataConsume1/cur_state[3]
    SLICE_X45Y31         LUT2 (Prop_lut2_I0_O)        0.094    -0.121 r  dataConsume1/dataResults_reg_reg[3][4]_i_1/O
                         net (fo=2, routed)           0.000    -0.121    dataConsume1/dataResults_reg_reg[3][4]_i_1_n_0
    SLICE_X45Y31         LDCE                                         r  dataConsume1/reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.416ns  (logic 0.518ns (36.594%)  route 0.898ns (63.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.440    -1.536    dataConsume1/CLK
    SLICE_X38Y36         FDCE                                         r  dataConsume1/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.418    -1.118 r  dataConsume1/cur_state_reg[2]/Q
                         net (fo=42, routed)          0.621    -0.497    dataConsume1/cur_state[2]
    SLICE_X37Y33         LUT6 (Prop_lut6_I0_O)        0.100    -0.397 r  dataConsume1/reg6_reg[3]_i_1/O
                         net (fo=1, routed)           0.277    -0.120    dataConsume1/reg6_reg[3]_i_1_n_0
    SLICE_X37Y32         LDCE                                         r  dataConsume1/reg6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.418ns  (logic 0.467ns (32.937%)  route 0.951ns (67.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.442    -1.534    dataConsume1/CLK
    SLICE_X36Y38         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.167 r  dataConsume1/counter_reg[3]/Q
                         net (fo=13, routed)          0.423    -0.744    dataConsume1/counter_reg[9]_0[3]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.100    -0.644 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.528    -0.116    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X37Y37         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           423 Endpoints
Min Delay           423 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[3][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.055ns  (logic 1.587ns (17.526%)  route 7.468ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.784     9.055    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.055ns  (logic 1.587ns (17.526%)  route 7.468ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.784     9.055    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[3][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][2]/G
    SLICE_X37Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][2]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][2]
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.822    -0.849    dataConsume1/CLK
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][5]/G
    SLICE_X41Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][5]/Q
                         net (fo=1, routed)           0.112     0.270    dataConsume1/dataResults_reg_reg_n_0_[5][5]
    SLICE_X40Y30         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    dataConsume1/CLK
    SLICE_X40Y30         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.339%)  route 0.113ns (41.661%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][3]/G
    SLICE_X36Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.113     0.271    dataConsume1/dataResults_reg_reg_n_0_[4][3]
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.822    -0.849    dataConsume1/CLK
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.178ns (65.400%)  route 0.094ns (34.600%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][2]/G
    SLICE_X38Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.094     0.272    dataConsume1/dataResults_reg_reg_n_0_[1][2]
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.822    -0.849    dataConsume1/CLK
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.906%)  route 0.115ns (42.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[2][1]/G
    SLICE_X44Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[2][1]/Q
                         net (fo=1, routed)           0.115     0.273    dataConsume1/dataResults_reg_reg_n_0_[2][1]
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.473%)  route 0.117ns (42.527%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][0]/G
    SLICE_X43Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][0]/Q
                         net (fo=1, routed)           0.117     0.275    dataConsume1/dataResults_reg_reg_n_0_[6][0]
    SLICE_X44Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.827    -0.844    dataConsume1/CLK
    SLICE_X44Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.178ns (64.204%)  route 0.099ns (35.796%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][0]/G
    SLICE_X46Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[4][0]/Q
                         net (fo=1, routed)           0.099     0.277    dataConsume1/dataResults_reg_reg_n_0_[4][0]
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    dataConsume1/CLK
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.178ns (63.446%)  route 0.103ns (36.554%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[0][4]/G
    SLICE_X46Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[0][4]/Q
                         net (fo=1, routed)           0.103     0.281    dataConsume1/dataResults_reg_reg_n_0_[0][4]
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.879%)  route 0.130ns (45.121%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X40Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.130     0.288    dataConsume1/ctrlOut_reg__0
    SLICE_X40Y37         FDRE                                         r  dataConsume1/ctrlOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.829    -0.842    dataConsume1/CLK
    SLICE_X40Y37         FDRE                                         r  dataConsume1/ctrlOut_reg/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][3]/G
    SLICE_X38Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][3]/Q
                         net (fo=1, routed)           0.110     0.288    dataConsume1/dataResults_reg_reg_n_0_[1][3]
    SLICE_X38Y28         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.820    -0.851    dataConsume1/CLK
    SLICE_X38Y28         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           423 Endpoints
Min Delay           423 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[1][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.587ns (17.260%)  route 7.608ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.924     9.195    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[3][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.055ns  (logic 1.587ns (17.526%)  route 7.468ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.784     9.055    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/dataResults_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.055ns  (logic 1.587ns (17.526%)  route 7.468ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=254, routed)         5.684     7.147    dataConsume1/reset_IBUF
    SLICE_X43Y36         LUT1 (Prop_lut1_I0_O)        0.124     7.271 r  dataConsume1/ctrlOut_i_1/O
                         net (fo=62, routed)          1.784     9.055    dataConsume1/ctrlOut_i_1_n_0
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         1.437    -1.539    dataConsume1/CLK
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[3][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][2]/G
    SLICE_X37Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][2]/Q
                         net (fo=1, routed)           0.110     0.268    dataConsume1/dataResults_reg_reg_n_0_[4][2]
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.822    -0.849    dataConsume1/CLK
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[5][5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[5][5]/G
    SLICE_X41Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[5][5]/Q
                         net (fo=1, routed)           0.112     0.270    dataConsume1/dataResults_reg_reg_n_0_[5][5]
    SLICE_X40Y30         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    dataConsume1/CLK
    SLICE_X40Y30         FDRE                                         r  dataConsume1/dataResults_reg[5][5]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.339%)  route 0.113ns (41.661%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][3]/G
    SLICE_X36Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.113     0.271    dataConsume1/dataResults_reg_reg_n_0_[4][3]
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.822    -0.849    dataConsume1/CLK
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][3]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.178ns (65.400%)  route 0.094ns (34.600%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][2]/G
    SLICE_X38Y30         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.094     0.272    dataConsume1/dataResults_reg_reg_n_0_[1][2]
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.822    -0.849    dataConsume1/CLK
    SLICE_X37Y30         FDRE                                         r  dataConsume1/dataResults_reg[1][2]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.906%)  route 0.115ns (42.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[2][1]/G
    SLICE_X44Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[2][1]/Q
                         net (fo=1, routed)           0.115     0.273    dataConsume1/dataResults_reg_reg_n_0_[2][1]
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[6][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.158ns (57.473%)  route 0.117ns (42.527%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[6][0]/G
    SLICE_X43Y34         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/dataResults_reg_reg[6][0]/Q
                         net (fo=1, routed)           0.117     0.275    dataConsume1/dataResults_reg_reg_n_0_[6][0]
    SLICE_X44Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.827    -0.844    dataConsume1/CLK
    SLICE_X44Y33         FDRE                                         r  dataConsume1/dataResults_reg[6][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[4][0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.178ns (64.204%)  route 0.099ns (35.796%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[4][0]/G
    SLICE_X46Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[4][0]/Q
                         net (fo=1, routed)           0.099     0.277    dataConsume1/dataResults_reg_reg_n_0_[4][0]
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.824    -0.847    dataConsume1/CLK
    SLICE_X44Y30         FDRE                                         r  dataConsume1/dataResults_reg[4][0]/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.178ns (63.446%)  route 0.103ns (36.554%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[0][4]/G
    SLICE_X46Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[0][4]/Q
                         net (fo=1, routed)           0.103     0.281    dataConsume1/dataResults_reg_reg_n_0_[0][4]
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.823    -0.848    dataConsume1/CLK
    SLICE_X44Y29         FDRE                                         r  dataConsume1/dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.158ns (54.879%)  route 0.130ns (45.121%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X40Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.130     0.288    dataConsume1/ctrlOut_reg__0
    SLICE_X40Y37         FDRE                                         r  dataConsume1/ctrlOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.829    -0.842    dataConsume1/CLK
    SLICE_X40Y37         FDRE                                         r  dataConsume1/ctrlOut_reg/C

Slack:                    inf
  Source:                 dataConsume1/dataResults_reg_reg[1][3]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/dataResults_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         LDCE                         0.000     0.000 r  dataConsume1/dataResults_reg_reg[1][3]/G
    SLICE_X38Y29         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dataConsume1/dataResults_reg_reg[1][3]/Q
                         net (fo=1, routed)           0.110     0.288    dataConsume1/dataResults_reg_reg_n_0_[1][3]
    SLICE_X38Y28         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=401, routed)         0.820    -0.851    dataConsume1/CLK
    SLICE_X38Y28         FDRE                                         r  dataConsume1/dataResults_reg[1][3]/C





