{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 10:53:36 2017 " "Info: Processing started: Fri Nov 10 10:53:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off plasma -c plasma --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off plasma -c plasma --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[2\] memory ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\|ram_block1a2~porta_we_reg 45.75 MHz 21.858 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.75 MHz between source register \"mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[2\]\" and destination memory \"ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\|ram_block1a2~porta_we_reg\" (period= 21.858 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.634 ns + Longest register memory " "Info: + Longest register to memory delay is 21.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[2\] 1 REG LCFF_X21_Y22_N25 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y22_N25; Fanout = 19; REG Node = 'mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] } "NODE_NAME" } } { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.398 ns) 0.740 ns mlite_cpu:u1_cpu\|alu:u6_alu\|Equal0~0 2 COMB LCCOMB_X21_Y22_N18 64 " "Info: 2: + IC(0.342 ns) + CELL(0.398 ns) = 0.740 ns; Loc. = LCCOMB_X21_Y22_N18; Fanout = 64; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.740 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.150 ns) 1.437 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~0 3 COMB LCCOMB_X22_Y22_N24 2 " "Info: 3: + IC(0.547 ns) + CELL(0.150 ns) = 1.437 ns; Loc. = LCCOMB_X22_Y22_N24; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.697 ns" { mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 1.973 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~1 4 COMB LCCOMB_X22_Y22_N18 2 " "Info: 4: + IC(0.261 ns) + CELL(0.275 ns) = 1.973 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.374 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~2 5 COMB LCCOMB_X22_Y22_N12 2 " "Info: 5: + IC(0.251 ns) + CELL(0.150 ns) = 2.374 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.778 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~3 6 COMB LCCOMB_X22_Y22_N6 2 " "Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 2.778 ns; Loc. = LCCOMB_X22_Y22_N6; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.181 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~4 7 COMB LCCOMB_X22_Y22_N0 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 3.181 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.578 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~5 8 COMB LCCOMB_X22_Y22_N10 2 " "Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 3.578 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.397 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 3.983 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~6 9 COMB LCCOMB_X22_Y22_N20 2 " "Info: 9: + IC(0.255 ns) + CELL(0.150 ns) = 3.983 ns; Loc. = LCCOMB_X22_Y22_N20; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~6'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.405 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 4.523 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~7 10 COMB LCCOMB_X22_Y22_N22 2 " "Info: 10: + IC(0.265 ns) + CELL(0.275 ns) = 4.523 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.540 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.922 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~8 11 COMB LCCOMB_X22_Y22_N16 2 " "Info: 11: + IC(0.249 ns) + CELL(0.150 ns) = 4.922 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 5.464 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~9 12 COMB LCCOMB_X22_Y22_N26 2 " "Info: 12: + IC(0.267 ns) + CELL(0.275 ns) = 5.464 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~9'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.542 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 5.867 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~10 13 COMB LCCOMB_X22_Y22_N28 2 " "Info: 13: + IC(0.253 ns) + CELL(0.150 ns) = 5.867 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.271 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~11 14 COMB LCCOMB_X22_Y22_N30 2 " "Info: 14: + IC(0.254 ns) + CELL(0.150 ns) = 6.271 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.675 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~12 15 COMB LCCOMB_X22_Y22_N8 2 " "Info: 15: + IC(0.254 ns) + CELL(0.150 ns) = 6.675 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~12'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 7.200 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~13 16 COMB LCCOMB_X22_Y22_N2 2 " "Info: 16: + IC(0.254 ns) + CELL(0.271 ns) = 7.200 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~13'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.525 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.150 ns) 8.076 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~14 17 COMB LCCOMB_X21_Y23_N12 2 " "Info: 17: + IC(0.726 ns) + CELL(0.150 ns) = 8.076 ns; Loc. = LCCOMB_X21_Y23_N12; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.876 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 8.477 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~15 18 COMB LCCOMB_X21_Y23_N2 2 " "Info: 18: + IC(0.251 ns) + CELL(0.150 ns) = 8.477 ns; Loc. = LCCOMB_X21_Y23_N2; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~15'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.881 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~16 19 COMB LCCOMB_X21_Y23_N16 2 " "Info: 19: + IC(0.254 ns) + CELL(0.150 ns) = 8.881 ns; Loc. = LCCOMB_X21_Y23_N16; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~16'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.271 ns) 9.416 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~17 20 COMB LCCOMB_X21_Y23_N30 2 " "Info: 20: + IC(0.264 ns) + CELL(0.271 ns) = 9.416 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.535 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.817 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~18 21 COMB LCCOMB_X21_Y23_N0 2 " "Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 9.817 ns; Loc. = LCCOMB_X21_Y23_N0; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~18'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 10.220 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~19 22 COMB LCCOMB_X21_Y23_N18 2 " "Info: 22: + IC(0.253 ns) + CELL(0.150 ns) = 10.220 ns; Loc. = LCCOMB_X21_Y23_N18; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~19'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.624 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~20 23 COMB LCCOMB_X21_Y23_N28 2 " "Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 10.624 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.150 ns) 11.220 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~21 24 COMB LCCOMB_X22_Y23_N16 2 " "Info: 24: + IC(0.446 ns) + CELL(0.150 ns) = 11.220 ns; Loc. = LCCOMB_X22_Y23_N16; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~21'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.596 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 11.757 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~22 25 COMB LCCOMB_X22_Y23_N2 2 " "Info: 25: + IC(0.266 ns) + CELL(0.271 ns) = 11.757 ns; Loc. = LCCOMB_X22_Y23_N2; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~22'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.537 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 12.158 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~23 26 COMB LCCOMB_X22_Y23_N12 2 " "Info: 26: + IC(0.251 ns) + CELL(0.150 ns) = 12.158 ns; Loc. = LCCOMB_X22_Y23_N12; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 12.564 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~24 27 COMB LCCOMB_X22_Y23_N14 2 " "Info: 27: + IC(0.256 ns) + CELL(0.150 ns) = 12.564 ns; Loc. = LCCOMB_X22_Y23_N14; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.406 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 13.102 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~25 28 COMB LCCOMB_X22_Y23_N0 2 " "Info: 28: + IC(0.263 ns) + CELL(0.275 ns) = 13.102 ns; Loc. = LCCOMB_X22_Y23_N0; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~25'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.538 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 13.509 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~26 29 COMB LCCOMB_X22_Y23_N26 2 " "Info: 29: + IC(0.257 ns) + CELL(0.150 ns) = 13.509 ns; Loc. = LCCOMB_X22_Y23_N26; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 13.910 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~27 30 COMB LCCOMB_X22_Y23_N4 2 " "Info: 30: + IC(0.251 ns) + CELL(0.150 ns) = 13.910 ns; Loc. = LCCOMB_X22_Y23_N4; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~27'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 14.450 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~28 31 COMB LCCOMB_X22_Y23_N22 2 " "Info: 31: + IC(0.265 ns) + CELL(0.275 ns) = 14.450 ns; Loc. = LCCOMB_X22_Y23_N22; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~28'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.540 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 14.851 ns mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~29 32 COMB LCCOMB_X22_Y23_N10 2 " "Info: 32: + IC(0.251 ns) + CELL(0.150 ns) = 14.851 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|carry_in~29'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.401 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 15.255 ns mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~195 33 COMB LCCOMB_X22_Y23_N30 1 " "Info: 33: + IC(0.254 ns) + CELL(0.150 ns) = 15.255 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~195'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 15.649 ns mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~184 34 COMB LCCOMB_X22_Y23_N6 1 " "Info: 34: + IC(0.244 ns) + CELL(0.150 ns) = 15.649 ns; Loc. = LCCOMB_X22_Y23_N6; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~184'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.394 ns" { mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 16.052 ns mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~185 35 COMB LCCOMB_X22_Y23_N24 1 " "Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 16.052 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|alu:u6_alu\|c_alu\[30\]~185'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.403 ns" { mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 } "NODE_NAME" } } { "alu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/alu.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 16.581 ns mlite_cpu:u1_cpu\|c_bus\[30\]~159 36 COMB LCCOMB_X22_Y23_N18 3 " "Info: 36: + IC(0.254 ns) + CELL(0.275 ns) = 16.581 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu\|c_bus\[30\]~159'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.529 ns" { mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 mlite_cpu:u1_cpu|c_bus[30]~159 } "NODE_NAME" } } { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.149 ns) 17.513 ns mlite_cpu:u1_cpu\|c_bus\[30\]~161 37 COMB LCCOMB_X23_Y20_N22 3 " "Info: 37: + IC(0.783 ns) + CELL(0.149 ns) = 17.513 ns; Loc. = LCCOMB_X23_Y20_N22; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu\|c_bus\[30\]~161'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.932 ns" { mlite_cpu:u1_cpu|c_bus[30]~159 mlite_cpu:u1_cpu|c_bus[30]~161 } "NODE_NAME" } } { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.150 ns) 18.395 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~50 38 COMB LCCOMB_X23_Y21_N30 1 " "Info: 38: + IC(0.732 ns) + CELL(0.150 ns) = 18.395 ns; Loc. = LCCOMB_X23_Y21_N30; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.882 ns" { mlite_cpu:u1_cpu|c_bus[30]~161 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 18.793 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~51 39 COMB LCCOMB_X23_Y21_N0 1 " "Info: 39: + IC(0.248 ns) + CELL(0.150 ns) = 18.793 ns; Loc. = LCCOMB_X23_Y21_N0; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~51'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.398 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 19.188 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~52 40 COMB LCCOMB_X23_Y21_N26 5 " "Info: 40: + IC(0.245 ns) + CELL(0.150 ns) = 19.188 ns; Loc. = LCCOMB_X23_Y21_N26; Fanout = 5; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[30\]~52'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.395 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 19.790 ns ram:u2_ram\|write_byte_enable_tmp\[0\]~1 41 COMB LCCOMB_X24_Y21_N20 4 " "Info: 41: + IC(0.452 ns) + CELL(0.150 ns) = 19.790 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 4; COMB Node = 'ram:u2_ram\|write_byte_enable_tmp\[0\]~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.602 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 ram:u2_ram|write_byte_enable_tmp[0]~1 } "NODE_NAME" } } { "ram.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/ram.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.535 ns) + CELL(0.309 ns) 21.634 ns ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\|ram_block1a2~porta_we_reg 42 MEM M4K_X13_Y20 2 " "Info: 42: + IC(1.535 ns) + CELL(0.309 ns) = 21.634 ns; Loc. = M4K_X13_Y20; Fanout = 2; MEM Node = 'ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\|ram_block1a2~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.844 ns" { ram:u2_ram|write_byte_enable_tmp[0]~1 ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8k91.tdf" "" { Text "X:/projects/cis3/lab03/plasma_2/db/altsyncram_8k91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.669 ns ( 35.45 % ) " "Info: Total cell delay = 7.669 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.965 ns ( 64.55 % ) " "Info: Total interconnect delay = 13.965 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.634 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 mlite_cpu:u1_cpu|c_bus[30]~159 mlite_cpu:u1_cpu|c_bus[30]~161 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 ram:u2_ram|write_byte_enable_tmp[0]~1 ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.634 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] {} mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 {} mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 {} mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 {} mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 {} mlite_cpu:u1_cpu|c_bus[30]~159 {} mlite_cpu:u1_cpu|c_bus[30]~161 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 {} ram:u2_ram|write_byte_enable_tmp[0]~1 {} ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.342ns 0.547ns 0.261ns 0.251ns 0.254ns 0.253ns 0.247ns 0.255ns 0.265ns 0.249ns 0.267ns 0.253ns 0.254ns 0.254ns 0.254ns 0.726ns 0.251ns 0.254ns 0.264ns 0.251ns 0.253ns 0.254ns 0.446ns 0.266ns 0.251ns 0.256ns 0.263ns 0.257ns 0.251ns 0.265ns 0.251ns 0.254ns 0.244ns 0.253ns 0.254ns 0.783ns 0.732ns 0.248ns 0.245ns 0.452ns 1.535ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.149ns 0.150ns 0.150ns 0.150ns 0.150ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.061 ns - Smallest " "Info: - Smallest clock skew is 0.061 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1812 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.661 ns) 2.742 ns ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\|ram_block1a2~porta_we_reg 3 MEM M4K_X13_Y20 2 " "Info: 3: + IC(0.964 ns) + CELL(0.661 ns) = 2.742 ns; Loc. = M4K_X13_Y20; Fanout = 2; MEM Node = 'ram:u2_ram\|lpm_ram_dq:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\|ram_block1a2~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.625 ns" { clk~clkctrl ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8k91.tdf" "" { Text "X:/projects/cis3/lab03/plasma_2/db/altsyncram_8k91.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.54 % ) " "Info: Total cell delay = 1.660 ns ( 60.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.082 ns ( 39.46 % ) " "Info: Total interconnect delay = 1.082 ns ( 39.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.964ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1812 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[2\] 3 REG LCFF_X21_Y22_N25 19 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X21_Y22_N25; Fanout = 19; REG Node = 'mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|alu_funcD\[2\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] } "NODE_NAME" } } { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.964ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_8k91.tdf" "" { Text "X:/projects/cis3/lab03/plasma_2/db/altsyncram_8k91.tdf" 76 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "21.634 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 mlite_cpu:u1_cpu|c_bus[30]~159 mlite_cpu:u1_cpu|c_bus[30]~161 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 ram:u2_ram|write_byte_enable_tmp[0]~1 ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "21.634 ns" { mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] {} mlite_cpu:u1_cpu|alu:u6_alu|Equal0~0 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~0 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~1 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~2 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~3 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~4 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~5 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~6 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~7 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~8 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~9 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~10 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~11 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~12 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~13 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~14 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~15 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~16 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~17 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~18 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~19 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~20 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~21 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~22 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~23 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~24 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~25 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~26 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~27 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~28 {} mlite_cpu:u1_cpu|alu:u6_alu|carry_in~29 {} mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~195 {} mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~184 {} mlite_cpu:u1_cpu|alu:u6_alu|c_alu[30]~185 {} mlite_cpu:u1_cpu|c_bus[30]~159 {} mlite_cpu:u1_cpu|c_bus[30]~161 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~50 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~51 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[30]~52 {} ram:u2_ram|write_byte_enable_tmp[0]~1 {} ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.342ns 0.547ns 0.261ns 0.251ns 0.254ns 0.253ns 0.247ns 0.255ns 0.265ns 0.249ns 0.267ns 0.253ns 0.254ns 0.254ns 0.254ns 0.726ns 0.251ns 0.254ns 0.264ns 0.251ns 0.253ns 0.254ns 0.446ns 0.266ns 0.251ns 0.256ns 0.263ns 0.257ns 0.251ns 0.265ns 0.251ns 0.254ns 0.244ns 0.253ns 0.254ns 0.783ns 0.732ns 0.248ns 0.245ns 0.452ns 1.535ns } { 0.000ns 0.398ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.149ns 0.150ns 0.150ns 0.150ns 0.150ns 0.309ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} ram:u2_ram|lpm_ram_dq:\altera_ram:lpm_ram_io_component3|altram:sram|altsyncram:ram_block|altsyncram_8k91:auto_generated|ram_block1a2~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.964ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|alu_funcD[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|reg_dest_reg\[31\] gpioA_in\[15\] clk 11.265 ns register " "Info: tsu for register \"mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|reg_dest_reg\[31\]\" (data pin = \"gpioA_in\[15\]\", clock pin = \"clk\") is 11.265 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.991 ns + Longest pin register " "Info: + Longest pin to register delay is 13.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns gpioA_in\[15\] 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'gpioA_in\[15\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gpioA_in[15] } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.090 ns) + CELL(0.150 ns) 7.080 ns Mux48~1 2 COMB LCCOMB_X22_Y17_N14 2 " "Info: 2: + IC(6.090 ns) + CELL(0.150 ns) = 7.080 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 2; COMB Node = 'Mux48~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.240 ns" { gpioA_in[15] Mux48~1 } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 8.707 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|data_read_var~23 3 COMB LCCOMB_X20_Y23_N14 2 " "Info: 3: + IC(1.477 ns) + CELL(0.150 ns) = 8.707 ns; Loc. = LCCOMB_X20_Y23_N14; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|data_read_var~23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.627 ns" { Mux48~1 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.150 ns) 9.527 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|data_read_var~24 4 COMB LCCOMB_X24_Y23_N30 3 " "Info: 4: + IC(0.670 ns) + CELL(0.150 ns) = 9.527 ns; Loc. = LCCOMB_X24_Y23_N30; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|data_read_var~24'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.820 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 9.936 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_proc~3 5 COMB LCCOMB_X24_Y23_N2 1 " "Info: 5: + IC(0.259 ns) + CELL(0.150 ns) = 9.936 ns; Loc. = LCCOMB_X24_Y23_N2; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_proc~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.409 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 10.610 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_proc~5 6 COMB LCCOMB_X24_Y23_N22 9 " "Info: 6: + IC(0.255 ns) + CELL(0.419 ns) = 10.610 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 9; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|mem_proc~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.674 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 11.018 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|Mux12~1 7 COMB LCCOMB_X24_Y23_N14 16 " "Info: 7: + IC(0.258 ns) + CELL(0.150 ns) = 11.018 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 16; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|Mux12~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.408 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.275 ns) 12.468 ns mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\|Mux64~1 8 COMB LCCOMB_X24_Y18_N8 1 " "Info: 8: + IC(1.175 ns) + CELL(0.275 ns) = 12.468 ns; Loc. = LCCOMB_X24_Y18_N8; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\|Mux64~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.450 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/bus_mux.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 12.998 ns mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\|Mux64~3 9 COMB LCCOMB_X24_Y18_N12 1 " "Info: 9: + IC(0.255 ns) + CELL(0.275 ns) = 12.998 ns; Loc. = LCCOMB_X24_Y18_N12; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\|Mux64~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/bus_mux.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.149 ns) 13.907 ns mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\|Mux64~4 10 COMB LCCOMB_X25_Y20_N8 1 " "Info: 10: + IC(0.760 ns) + CELL(0.149 ns) = 13.907 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\|Mux64~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.909 ns" { mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/bus_mux.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.991 ns mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|reg_dest_reg\[31\] 11 REG LCFF_X25_Y20_N9 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 13.991 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 1; REG Node = 'mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|reg_dest_reg\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4 mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] } "NODE_NAME" } } { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.792 ns ( 19.96 % ) " "Info: Total cell delay = 2.792 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.199 ns ( 80.04 % ) " "Info: Total interconnect delay = 11.199 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.991 ns" { gpioA_in[15] Mux48~1 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4 mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.991 ns" { gpioA_in[15] {} gpioA_in[15]~combout {} Mux48~1 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1 {} mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1 {} mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3 {} mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4 {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] {} } { 0.000ns 0.000ns 6.090ns 1.477ns 0.670ns 0.259ns 0.255ns 0.258ns 1.175ns 0.255ns 0.760ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.150ns 0.150ns 0.419ns 0.150ns 0.275ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.690 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1812 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 2.690 ns mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|reg_dest_reg\[31\] 3 REG LCFF_X25_Y20_N9 1 " "Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.690 ns; Loc. = LCFF_X25_Y20_N9; Fanout = 1; REG Node = 'mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\|reg_dest_reg\[31\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] } "NODE_NAME" } } { "pipeline.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/pipeline.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.10 % ) " "Info: Total cell delay = 1.536 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.154 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.690 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.690 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "13.991 ns" { gpioA_in[15] Mux48~1 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3 mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4 mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "13.991 ns" { gpioA_in[15] {} gpioA_in[15]~combout {} Mux48~1 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~23 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|data_read_var~24 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~3 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_proc~5 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux12~1 {} mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~1 {} mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~3 {} mlite_cpu:u1_cpu|bus_mux:u5_bus_mux|Mux64~4 {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] {} } { 0.000ns 0.000ns 6.090ns 1.477ns 0.670ns 0.259ns 0.255ns 0.258ns 1.175ns 0.255ns 0.760ns 0.000ns } { 0.000ns 0.840ns 0.150ns 0.150ns 0.150ns 0.150ns 0.419ns 0.150ns 0.275ns 0.275ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.690 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.690 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|pipeline:\pipeline3:u9_pipeline|reg_dest_reg[31] {} } { 0.000ns 0.000ns 0.118ns 1.036ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_write\[17\] mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|opcode_reg\[5\] 22.203 ns register " "Info: tco from clock \"clk\" to destination pin \"data_write\[17\]\" through register \"mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|opcode_reg\[5\]\" is 22.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.679 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1812 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|opcode_reg\[5\] 3 REG LCFF_X20_Y22_N25 18 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X20_Y22_N25; Fanout = 18; REG Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|opcode_reg\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.274 ns + Longest register pin " "Info: + Longest register to pin delay is 19.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|opcode_reg\[5\] 1 REG LCFF_X20_Y22_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y22_N25; Fanout = 18; REG Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|opcode_reg\[5\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.275 ns) 1.826 ns mlite_cpu:u1_cpu\|control:u3_control\|Mux34~0 2 COMB LCCOMB_X29_Y19_N6 1 " "Info: 2: + IC(1.551 ns) + CELL(0.275 ns) = 1.826 ns; Loc. = LCCOMB_X29_Y19_N6; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|control:u3_control\|Mux34~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] mlite_cpu:u1_cpu|control:u3_control|Mux34~0 } "NODE_NAME" } } { "control.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/control.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.230 ns mlite_cpu:u1_cpu\|control:u3_control\|Mux34~1 3 COMB LCCOMB_X29_Y19_N8 8 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 2.230 ns; Loc. = LCCOMB_X29_Y19_N8; Fanout = 8; COMB Node = 'mlite_cpu:u1_cpu\|control:u3_control\|Mux34~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { mlite_cpu:u1_cpu|control:u3_control|Mux34~0 mlite_cpu:u1_cpu|control:u3_control|Mux34~1 } "NODE_NAME" } } { "control.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/control.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 2.763 ns mlite_cpu:u1_cpu\|control:u3_control\|exception_out~0 4 COMB LCCOMB_X29_Y19_N12 64 " "Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 2.763 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 64; COMB Node = 'mlite_cpu:u1_cpu\|control:u3_control\|exception_out~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.533 ns" { mlite_cpu:u1_cpu|control:u3_control|Mux34~1 mlite_cpu:u1_cpu|control:u3_control|exception_out~0 } "NODE_NAME" } } { "control.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/control.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.150 ns) 3.997 ns mlite_cpu:u1_cpu\|control:u3_control\|rt_index\[0\]~4 5 COMB LCCOMB_X32_Y18_N6 242 " "Info: 5: + IC(1.084 ns) + CELL(0.150 ns) = 3.997 ns; Loc. = LCCOMB_X32_Y18_N6; Fanout = 242; COMB Node = 'mlite_cpu:u1_cpu\|control:u3_control\|rt_index\[0\]~4'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { mlite_cpu:u1_cpu|control:u3_control|exception_out~0 mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4 } "NODE_NAME" } } { "control.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/control.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.398 ns) 5.769 ns mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|Mux63~0 6 COMB LCCOMB_X23_Y16_N24 2 " "Info: 6: + IC(1.374 ns) + CELL(0.398 ns) = 5.769 ns; Loc. = LCCOMB_X23_Y16_N24; Fanout = 2; COMB Node = 'mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|Mux63~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.772 ns" { mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4 mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/reg_bank.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.150 ns) 6.624 ns mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|Mux63~1 7 COMB LCCOMB_X27_Y16_N24 36 " "Info: 7: + IC(0.705 ns) + CELL(0.150 ns) = 6.624 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 36; COMB Node = 'mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|Mux63~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.855 ns" { mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0 mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/reg_bank.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.385 ns) + CELL(0.398 ns) 10.407 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|Mux59~0 8 COMB LCCOMB_X28_Y21_N22 16 " "Info: 8: + IC(3.385 ns) + CELL(0.398 ns) = 10.407 ns; Loc. = LCCOMB_X28_Y21_N22; Fanout = 16; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|Mux59~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.783 ns" { mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.275 ns) 13.554 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|Mux58~1 9 COMB LCCOMB_X27_Y15_N26 3 " "Info: 9: + IC(2.872 ns) + CELL(0.275 ns) = 13.554 ns; Loc. = LCCOMB_X27_Y15_N26; Fanout = 3; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|Mux58~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.147 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.098 ns) + CELL(2.622 ns) 19.274 ns data_write\[17\] 10 PIN PIN_T4 0 " "Info: 10: + IC(3.098 ns) + CELL(2.622 ns) = 19.274 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'data_write\[17\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.720 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1 data_write[17] } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.693 ns ( 24.35 % ) " "Info: Total cell delay = 4.693 ns ( 24.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.581 ns ( 75.65 % ) " "Info: Total interconnect delay = 14.581 ns ( 75.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "19.274 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] mlite_cpu:u1_cpu|control:u3_control|Mux34~0 mlite_cpu:u1_cpu|control:u3_control|Mux34~1 mlite_cpu:u1_cpu|control:u3_control|exception_out~0 mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4 mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0 mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1 data_write[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "19.274 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] {} mlite_cpu:u1_cpu|control:u3_control|Mux34~0 {} mlite_cpu:u1_cpu|control:u3_control|Mux34~1 {} mlite_cpu:u1_cpu|control:u3_control|exception_out~0 {} mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4 {} mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0 {} mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1 {} data_write[17] {} } { 0.000ns 1.551ns 0.254ns 0.258ns 1.084ns 1.374ns 0.705ns 3.385ns 2.872ns 3.098ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.150ns 0.398ns 0.150ns 0.398ns 0.275ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "19.274 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] mlite_cpu:u1_cpu|control:u3_control|Mux34~0 mlite_cpu:u1_cpu|control:u3_control|Mux34~1 mlite_cpu:u1_cpu|control:u3_control|exception_out~0 mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4 mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0 mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1 data_write[17] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "19.274 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|opcode_reg[5] {} mlite_cpu:u1_cpu|control:u3_control|Mux34~0 {} mlite_cpu:u1_cpu|control:u3_control|Mux34~1 {} mlite_cpu:u1_cpu|control:u3_control|exception_out~0 {} mlite_cpu:u1_cpu|control:u3_control|rt_index[0]~4 {} mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~0 {} mlite_cpu:u1_cpu|reg_bank:u4_reg_bank|Mux63~1 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux59~0 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|Mux58~1 {} data_write[17] {} } { 0.000ns 1.551ns 0.254ns 0.258ns 1.084ns 1.374ns 0.705ns 3.385ns 2.872ns 3.098ns } { 0.000ns 0.275ns 0.150ns 0.275ns 0.150ns 0.398ns 0.150ns 0.398ns 0.275ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_reg\[28\] reset clk -1.320 ns register " "Info: th for register \"mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_reg\[28\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.320 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.687 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 1812 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 1812; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_reg\[28\] 3 REG LCFF_X24_Y21_N1 54 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 54; REG Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_reg\[28\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.570 ns" { clk~clkctrl mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.687 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.687 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.273 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_P1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "plasma.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/plasma.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.420 ns) 1.770 ns mlite_cpu:u1_cpu\|reset 2 COMB LCCOMB_X1_Y18_N18 15 " "Info: 2: + IC(0.351 ns) + CELL(0.420 ns) = 1.770 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 15; COMB Node = 'mlite_cpu:u1_cpu\|reset'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.771 ns" { reset mlite_cpu:u1_cpu|reset } "NODE_NAME" } } { "mlite_cpu.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mlite_cpu.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.735 ns) + CELL(0.150 ns) 3.655 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[28\]~43 3 COMB LCCOMB_X24_Y21_N4 1 " "Info: 3: + IC(1.735 ns) + CELL(0.150 ns) = 3.655 ns; Loc. = LCCOMB_X24_Y21_N4; Fanout = 1; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[28\]~43'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.885 ns" { mlite_cpu:u1_cpu|reset mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.271 ns) 4.189 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[28\]~44 4 COMB LCCOMB_X24_Y21_N0 5 " "Info: 4: + IC(0.263 ns) + CELL(0.271 ns) = 4.189 ns; Loc. = LCCOMB_X24_Y21_N0; Fanout = 5; COMB Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_next\[28\]~44'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.534 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44 } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.273 ns mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_reg\[28\] 5 REG LCFF_X24_Y21_N1 54 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.273 ns; Loc. = LCFF_X24_Y21_N1; Fanout = 54; REG Node = 'mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\|address_reg\[28\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] } "NODE_NAME" } } { "mem_ctrl.vhd" "" { Text "X:/projects/cis3/lab03/plasma_2/mem_ctrl.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 45.03 % ) " "Info: Total cell delay = 1.924 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.349 ns ( 54.97 % ) " "Info: Total interconnect delay = 2.349 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.273 ns" { reset mlite_cpu:u1_cpu|reset mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.273 ns" { reset {} reset~combout {} mlite_cpu:u1_cpu|reset {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] {} } { 0.000ns 0.000ns 0.351ns 1.735ns 0.263ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.687 ns" { clk clk~clkctrl mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.687 ns" { clk {} clk~combout {} clk~clkctrl {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.273 ns" { reset mlite_cpu:u1_cpu|reset mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44 mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.273 ns" { reset {} reset~combout {} mlite_cpu:u1_cpu|reset {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~43 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_next[28]~44 {} mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|address_reg[28] {} } { 0.000ns 0.000ns 0.351ns 1.735ns 0.263ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 10:53:39 2017 " "Info: Processing ended: Fri Nov 10 10:53:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
