$date
	Tue Nov  5 07:27:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Buffer_tb $end
$var wire 1 ! out_cmp $end
$var wire 1 " out $end
$var reg 1 # fail $end
$var reg 1 $ in $end
$scope module BUFFER $end
$var wire 1 $ in $end
$var wire 1 " out $end
$upscope $end
$scope task check $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1"
1!
1$
#2
