<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>interface ti.catalog.c6000.ITMS320CTCI648x</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2016, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    
    33    <span class="comment">/*
</span>    34    <span class="comment"> *  ======== ITMS320CTCI648x.xdc ========
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class="xdoc">/*!
</span>    39    <span class="xdoc"> *  ======== ITMS320CTCI648x ========
</span>    40    <span class="xdoc"> *  An interface implemented by TCI6487 and TCI6488 devices
</span>    41    <span class="xdoc"> *
</span>    42    <span class="xdoc"> *  This interface is defined to factor common data about TCI6487 and TCI6488
</span>    43    <span class="xdoc"> *  devices into a single place; they are all the same from the configuration
</span>    44    <span class="xdoc"> *  point of view.
</span>    45    <span class="xdoc"> */</span>
    46    <span class=key>metaonly</span> <span class=key>interface</span> ITMS320CTCI648x <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    47    {
    48    
    49        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    50            [<span class="string">"0k"</span>,  0x0000],
    51            [<span class="string">"4k"</span>,  0x1000],
    52            [<span class="string">"8k"</span>,  0x2000],
    53            [<span class="string">"16k"</span>, 0x4000],
    54            [<span class="string">"32k"</span>, 0x8000],
    55        ];
    56    
    57        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    58            [<span class="string">"0k"</span>,   0x00000],
    59            [<span class="string">"32k"</span>,  0x08000],
    60            [<span class="string">"64k"</span>,  0x10000],
    61            [<span class="string">"128k"</span>, 0x20000],
    62            [<span class="string">"256k"</span>, 0x40000]
    63        ];
    64    
    65        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    66                     [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    67                                 base: 0xE00000,
    68                                 map : [[<span class="string">"0k"</span>,0x0000],
    69                                        [<span class="string">"4k"</span>,0x1000],
    70                                        [<span class="string">"8k"</span>,0x2000],
    71                                        [<span class="string">"16k"</span>,0x4000],
    72                                        [<span class="string">"32k"</span>,0x8000]],
    73                                 defaultValue: <span class="string">"32k"</span>,
    74                                 memorySection: <span class="string">"L1PSRAM"</span>}],
    75    
    76                             [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    77                                 base: 0xF00000,
    78                                 map : [[<span class="string">"0k"</span>,0x0000],
    79                                        [<span class="string">"4k"</span>,0x1000],
    80                                        [<span class="string">"8k"</span>,0x2000],
    81                                        [<span class="string">"16k"</span>,0x4000],
    82                                        [<span class="string">"32k"</span>,0x8000]],
    83                                 defaultValue: <span class="string">"32k"</span>,
    84                                 memorySection: <span class="string">"L1DSRAM"</span>}],
    85    
    86                 [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    87                                 base: 0x00800000,
    88                                 map : [[<span class="string">"0k"</span>,0x0000],
    89                                    [<span class="string">"32k"</span>,0x8000],
    90                                    [<span class="string">"64k"</span>,0x10000],
    91                                    [<span class="string">"128k"</span>,0x20000],
    92                                    [<span class="string">"256k"</span>,0x40000]],
    93                                 defaultValue: <span class="string">"0k"</span>,
    94                                 memorySection: <span class="string">"L2RAM"</span>}]
    95    
    96        ];
    97    
    98        <span class=key>config</span> xdc.platform.IPlatform.Memory memBlock[string]  = [
    99            [<span class="string">"ASYMGEM0L2RAM"</span>, {
   100                comment:    <span class="string">"1536K L2 RAM/CACHE memory"</span>,
   101                name:       <span class="string">"L2RAM"</span>,
   102                base:       0x00800000,
   103                len:        0x00180000,
   104                space:      <span class="string">"code/data"</span>,
   105                access:     <span class="string">"RWX"</span>
   106            }],
   107    
   108            [<span class="string">"ASYMGEM1L2RAM"</span>, {
   109                comment:    <span class="string">"1024K L2 RAM/CACHE memory"</span>,
   110                name:       <span class="string">"L2RAM"</span>,
   111                base:       0x00800000,
   112                len:        0x00100000,
   113                space:      <span class="string">"code/data"</span>,
   114                access:     <span class="string">"RWX"</span>
   115            }],
   116    
   117            [<span class="string">"ASYMGEM2L2RAM"</span>, {
   118                comment:    <span class="string">"512K L2 RAM/CACHE memory"</span>,
   119                name:       <span class="string">"L2RAM"</span>,
   120                base:       0x00800000,
   121                len:        0x00080000,
   122                space:      <span class="string">"code/data"</span>,
   123                access:     <span class="string">"RWX"</span>
   124            }],
   125    
   126            [<span class="string">"SYMGEML2RAM"</span>, {
   127                comment:    <span class="string">"1024K L2 RAM/CACHE memory"</span>,
   128                name:       <span class="string">"L2RAM"</span>,
   129                base:       0x00800000,
   130                len:        0x00100000,
   131                space:      <span class="string">"code/data"</span>,
   132                access:     <span class="string">"RWX"</span>
   133            }],
   134    
   135        ];
   136    
   137    <span class=key>instance</span>:
   138    
   139        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"64x+"</span>;
   140        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"64P"</span>;
   141        <span class=key>override</span> <span class=key>config</span> string   cpuCoreRevision = <span class="string">"1.0"</span>;
   142    
   143        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
   144        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;
   145        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
   146    
   147        <span class="xdoc">/*!
</span>   148    <span class="xdoc">     *  ======== memMap ========
</span>   149    <span class="xdoc">     *  The default memory map for this device
</span>   150    <span class="xdoc">     */</span>
   151        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string] = [
   152    
   153            [<span class="string">"L1PSRAM"</span>, {
   154                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 program memory"</span>,
   155                name:       <span class="string">"L1PSRAM"</span>,
   156                base:       0xE00000,
   157                len:        0x008000,
   158                space:      <span class="string">"code"</span>,
   159                access:     <span class="string">"RWX"</span>
   160            }],
   161    
   162            [<span class="string">"L1DSRAM"</span>, {
   163                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 data memory"</span>,
   164                name:       <span class="string">"L1DSRAM"</span>,
   165                base:       0xF00000,
   166                len:        0x008000,
   167                space:      <span class="string">"data"</span>,
   168                access:     <span class="string">"RW"</span>
   169            }],
   170        ];
   171    
   172    };
</pre>
</body></html>
