#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 14 01:24:06 2024
# Process ID: 11164
# Current directory: H:/FPGA_basicproject/mig/project/project_mig
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15508 H:\FPGA_basicproject\mig\project\project_mig\project_mig.xpr
# Log file: H:/FPGA_basicproject/mig/project/project_mig/vivado.log
# Journal file: H:/FPGA_basicproject/mig/project/project_mig\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/FPGA_basicproject/mig/project/project_mig/project_mig.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
generate_target all [get_files H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory H:/FPGA_basicproject/mig/project/project_mig/project_mig.ip_user_files/sim_scripts -ip_user_files_dir H:/FPGA_basicproject/mig/project/project_mig/project_mig.ip_user_files -ipstatic_source_dir H:/FPGA_basicproject/mig/project/project_mig/project_mig.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/FPGA_basicproject/mig/project/project_mig/project_mig.cache/compile_simlib/modelsim} {questa=H:/FPGA_basicproject/mig/project/project_mig/project_mig.cache/compile_simlib/questa} {riviera=H:/FPGA_basicproject/mig/project/project_mig/project_mig.cache/compile_simlib/riviera} {activehdl=H:/FPGA_basicproject/mig/project/project_mig/project_mig.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset clk_wiz_0
set_property top clk_wiz_0 [get_fileset clk_wiz_0]
move_files -fileset [get_fileset clk_wiz_0] [get_files -of_objects [get_fileset sources_1] H:/FPGA_basicproject/mig/project/project_mig/project_mig.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_run clk_wiz_0_synth_1
wait_on_run clk_wiz_0_synth_1

launch_simulation
open_wave_config H:/FPGA_basicproject/mig/project/project_mig/tb_mig_behav.wcfg
source tb_mig.tcl
run all
close_sim
