<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<thread>
		<name>gen_active_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>19838</id>
			<source_loc>19237</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19839</id>
			<source_loc>19263</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19840</id>
			<source_loc>19351</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>4</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19841</id>
			<source_loc>19356</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>19842</id>
			<source_loc>19361</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>5.0845</delay>
			<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>1595.0367</unit_area>
			<comb_area>1595.0367</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1595.0367</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.3100</delay>
			<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>501.7140</unit_area>
			<comb_area>501.7140</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1003.4280</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5059</delay>
			<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>565.6680</unit_area>
			<comb_area>565.6680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>565.6680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2741</delay>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>+</label>
			<unit_area>95.8797</unit_area>
			<comb_area>95.8797</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>383.5188</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3487</delay>
			<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>299.2329</unit_area>
			<comb_area>299.2329</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>299.2329</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8925</delay>
			<module_name>SobelFilter_Add_12Sx9U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>+</label>
			<unit_area>73.1880</unit_area>
			<comb_area>73.1880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>292.7520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9886</delay>
			<module_name>SobelFilter_Mul_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>194.5980</unit_area>
			<comb_area>194.5980</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>194.5980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1041</delay>
			<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>149.1120</unit_area>
			<comb_area>149.1120</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>149.1120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9378</delay>
			<module_name>SobelFilter_Add_12Ux10U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>72.5040</unit_area>
			<comb_area>72.5040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>145.0080</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5251</delay>
			<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>49.9320</unit_area>
			<comb_area>49.9320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>99.8640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8080</delay>
			<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>39.3300</unit_area>
			<comb_area>39.3300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>78.6600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6699</delay>
			<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>35.2260</unit_area>
			<comb_area>35.2260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.2260</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3743</delay>
			<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>18.8100</unit_area>
			<comb_area>18.8100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>18.8100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2915</delay>
			<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3214</delay>
			<module_name>SobelFilter_LessThan_4Sx4S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>13.6800</unit_area>
			<comb_area>13.6800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.6800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.3120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.2860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1216</delay>
			<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>5.1300</unit_area>
			<comb_area>5.1300</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10.2600</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>92</reg_bits>
		<reg_count>15</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>92</count>
			<total_area>503.4240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1194.1144</mux_area>
		<control_area>0.0000</control_area>
		<total_area>6620.0128</total_area>
		<comb_area>6112.5888</comb_area>
		<seq_area>499.4240</seq_area>
		<total_bits>92</total_bits>
		<state_count>20</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>115</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>116</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>117</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl17</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl19</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl14</survivor>
		<absorbed>gs_ctrl20</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_9Ux2U_10U_4_25_in1</survivor>
		<absorbed>SobelFilter_Add_2Ux1U_2U_4_26_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_9Ux2U_10U_4_25_in1</survivor>
		<absorbed>SobelFilter_Add_5Sx2U_5S_4_31_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_12Ux10U_12U_4_29_in2_slice</survivor>
		<absorbed>SobelFilter_Mul_2Ux2U_4U_4_30_in2</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>filter2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>filter2</name>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>985</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_b</name>
			<dimension>5</dimension>
			<dimension>512</dimension>
			<word_count>2560</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>20480</total_bits>
			<simple_depth>2560</simple_depth>
			<compact_depth>2560</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_b</name>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<word_count>2560</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>20480</total_bits>
			<source_loc>2272</source_loc>
			<datatype>
				<array>5</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_g</name>
			<dimension>5</dimension>
			<dimension>512</dimension>
			<word_count>2560</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>20480</total_bits>
			<simple_depth>2560</simple_depth>
			<compact_depth>2560</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_g</name>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<word_count>2560</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>20480</total_bits>
			<source_loc>2271</source_loc>
			<datatype>
				<array>5</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_r</name>
			<dimension>5</dimension>
			<dimension>512</dimension>
			<word_count>2560</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>20480</total_bits>
			<simple_depth>2560</simple_depth>
			<compact_depth>2560</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_r</name>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<word_count>2560</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>20480</total_bits>
			<source_loc>2270</source_loc>
			<datatype>
				<array>5</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>5.0845</delay>
		<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>/</label>
		<unit_area>1595.0367</unit_area>
		<comb_area>1595.0367</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1595.0367</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.3100</delay>
		<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>501.7140</unit_area>
		<comb_area>501.7140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1003.4280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5059</delay>
		<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>565.6680</unit_area>
		<comb_area>565.6680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>565.6680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>383.5188</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3487</delay>
		<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>299.2329</unit_area>
		<comb_area>299.2329</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>299.2329</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8925</delay>
		<module_name>SobelFilter_Add_12Sx9U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>73.1880</unit_area>
		<comb_area>73.1880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>292.7520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9886</delay>
		<module_name>SobelFilter_Mul_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>194.5980</unit_area>
		<comb_area>194.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>194.5980</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1041</delay>
		<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>149.1120</unit_area>
		<comb_area>149.1120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>149.1120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9378</delay>
		<module_name>SobelFilter_Add_12Ux10U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>72.5040</unit_area>
		<comb_area>72.5040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>145.0080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5251</delay>
		<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>49.9320</unit_area>
		<comb_area>49.9320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>99.8640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>78.6600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6699</delay>
		<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>35.2260</unit_area>
		<comb_area>35.2260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>35.2260</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3743</delay>
		<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>18.8100</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3214</delay>
		<module_name>SobelFilter_LessThan_4Sx4S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.6800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.2860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10.2600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2560X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>127</reg_bits>
	<reg_count>34</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>127</count>
		<total_area>994.5360</total_area>
		<unit_area>7.8310</unit_area>
		<comb_area>0.4201</comb_area>
		<seq_area>7.4109</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>898.5366</mux_area>
	<control_area>245.5063</control_area>
	<total_area>7101.4093</total_area>
	<comb_area>6160.2253</comb_area>
	<seq_area>941.1840</seq_area>
	<total_bits>127</total_bits>
	<state_count>64</state_count>
	<netlist>
		<module_name>SobelFilter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>965</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>966</source_loc>
		</port>
		<source_loc>
			<id>19832</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>971,19829</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19832</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>19918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6125,972,19001,19804,19821</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>19918</source_loc>
		</port>
		<source_loc>
			<id>19494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19239,19265</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>19494</source_loc>
		</port>
		<source_loc>
			<id>19742</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>974,19736</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_r_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19742</source_loc>
		</port>
		<source_loc>
			<id>19931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10417,975,18913</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>19931</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>19867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17241,17185,19347,19520,19521,19522</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19867</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>19762</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>977,19756</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_g_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19762</source_loc>
		</port>
		<source_loc>
			<id>19940</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9791,978,18944</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>19940</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>19881</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2441,17265,19352,19513,19514,19515</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19881</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>19782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>980,19776</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_b_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>19782</source_loc>
		</port>
		<source_loc>
			<id>19950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8861,981,18975</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>19950</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>19900</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17135,2441,17289,19357,19505,19506,19507,19508</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19900</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>18891</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17779,18888,18890</sub_loc>
		</source_loc>
		<source_loc>
			<id>18893</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18891,18894,18895,18963</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18893</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18966</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17762,18965,18973,18964</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18966</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17763,18972,19785,19787</sub_loc>
		</source_loc>
		<source_loc>
			<id>19788</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18976,19789,19790</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19788</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18974</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17755,18875,18881</sub_loc>
		</source_loc>
		<source_loc>
			<id>18884</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18882,18885,18886,18932</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18884</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18935</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17738,18934,18942,18933</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18935</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18945</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17739,18941,19765,19767</sub_loc>
		</source_loc>
		<source_loc>
			<id>19768</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18945,19769,19770</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19768</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18943</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17731,18862,18866</sub_loc>
		</source_loc>
		<source_loc>
			<id>18870</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18867,18871,18872,18901</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18870</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18904</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17714,18903,18911,18902</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18904</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18914</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17715,18910,19745,19747</sub_loc>
		</source_loc>
		<source_loc>
			<id>19748</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18914,19749,19750</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19748</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18912</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_N_Muxb_1_2_3_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19002</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19916</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18359,17696,18997,18998,19003,19011,19012,19823</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19916</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_gen_busy_r_4_92_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17641</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3423</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>5796</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3423</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_92_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5796</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3417</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>5794</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3417</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_92_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5794</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2742</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx9U_13S_4_62_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17458</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18573,18563,19336</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19873</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Div_16Ux7U_8U_1_44_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19335</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>2512</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx16U_20S_1_39_out1</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>19334</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>18578</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx17U_20S_4_36_out1</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>19333</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			<datatype W="20">sc_int</datatype>
			<source_loc>2343</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Mul_9Ux8U_17U_4_40_out1</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>19330</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Mul_11Sx8U_19S_4_34_out1</name>
			<datatype W="19">sc_int</datatype>
			<source_loc>19332</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Mul_9Ux8U_17U_4_33_out1</name>
			<datatype W="17">sc_uint</datatype>
			<source_loc>19331</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_5Sx2U_5S_4_31_out1</name>
			<datatype W="5">sc_int</datatype>
			<source_loc>19312</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19865</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2343,19311</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>19865</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6745</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17247,17271,17295</sub_loc>
		</source_loc>
		<source_loc>
			<id>19956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6745,17245,17269,17293</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_12Ux10U_12U_4_29_in2_slice</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19956</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_9Ux2U_10U_4_25_out1</name>
			<datatype W="10">sc_uint</datatype>
			<source_loc>19308</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6743</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17249,17273,17297</sub_loc>
		</source_loc>
		<source_loc>
			<id>19955</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6743,17314,17243,17267,17291</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19955</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427,2466,2505</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6741</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17316</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>6716</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17502,17518</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_12Ux10U_12U_4_16_in1_slice</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6716</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Ux10U_12U_4_29_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>19309</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx9U_13S_4_82_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19412</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx9U_13S_4_13_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17526</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>s_reg_47</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>19552</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>s_reg_46</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>19550</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2Ux1U_2U_4_26_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19548</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19894</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17240,19548</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_45</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19894</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2Ux1U_2U_4_22_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19546</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx9U_13S_4_62_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19388</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19560</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19543,19544</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>19560</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Sx9U_13S_4_67_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19400</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>19419</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19559</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19538,19540,19541,19539</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_42</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>19559</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<source_loc>
			<id>19897</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17238,19546</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_44</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19897</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19535</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17137,19533</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_12Sx9U_13S_4_13_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>19888</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19891</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17417,17506,17482,19527,19529,19530,19531,19532,19533,19528</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_40</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>19891</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<source_loc>
			<id>19492</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17641,19236,19262,19831,19824</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_92_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>19492</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19495</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17649,19350,19738,19746,19737</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_88_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19495</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19496</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17665,19355,19758,19766,19757</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_89_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19496</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19497</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17681,19360,19778,19786,19777</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_90_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19497</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17693,18986,19358,18985</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18987</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18892</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17632,18889,18962,18984,19224,19359</sub_loc>
		</source_loc>
		<source_loc>
			<id>19509</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18892,19510,19511</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19509</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17677,18955,19353,18954</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18956</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17629,18880,18931,18953,19223,19354</sub_loc>
		</source_loc>
		<source_loc>
			<id>19516</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18883,19517,19518</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19516</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17661,18924,19348,18923</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18925</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18869</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17626,18863,18900,18922,19222,19349</sub_loc>
		</source_loc>
		<source_loc>
			<id>19523</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18869,19524,19525</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>19523</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>19008</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17621,19000,19220,19235,19238,19261,19264</sub_loc>
		</source_loc>
		<source_loc>
			<id>19498</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19008,19499,19500,19501,19502,19503,19822</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>19498</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_58_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19344</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19342</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19878</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17318,19321</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19878</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19339</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_4Sx4S_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19250</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>19557</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19535,19536</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_41</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>19557</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_4_59_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19345</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_54_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19514</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_4_60_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19346</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_8Ux8U_8U_1_56_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19507</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19422</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_3Sx2U_4S_4_12_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>19505</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2742</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>19027</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17625,19020,19221,19237,19263,19351,19356,19361,19838,19839,19840,19841,19842</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19027</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>filter2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18865</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>19906</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2440,19313</sub_loc>
		</source_loc>
		<signal>
			<name>filter2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>19906</source_loc>
		</signal>
		<signal>
			<name>from_tb_b_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2706</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18809</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18809</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>18844</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>19913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17295,19413</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_b_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19913</source_loc>
		</signal>
		<signal>
			<name>from_tb_g_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2706</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18809</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18809</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>18824</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>19902</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17301,19409</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_g_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19902</source_loc>
		</signal>
		<signal>
			<name>from_tb_r_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2706</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18809</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18809</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>17522</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>19909</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17307,19405</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_r_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>19909</source_loc>
		</signal>
		<source_loc>
			<id>19704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19241,19267,19304,19371,19372,19381,19382,19393,19394,19405,19406,19418</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<name>from_tb_r</name>
			<instance_name>from_tb_r</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_r_DIN</port_conn>
			<port_conn>CE,from_tb_r_CE</port_conn>
			<port_conn>RW,from_tb_r_RW</port_conn>
			<port_conn>in1,from_tb_r_in1</port_conn>
			<port_conn>out1,from_tb_r_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>19704</source_loc>
		</module_inst>
		<source_loc>
			<id>19703</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19243,19269,19307,19374,19375,19385,19386,19397,19398,19409,19410,19420</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<name>from_tb_g</name>
			<instance_name>from_tb_g</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_g_DIN</port_conn>
			<port_conn>CE,from_tb_g_CE</port_conn>
			<port_conn>RW,from_tb_g_RW</port_conn>
			<port_conn>in1,from_tb_g_in1</port_conn>
			<port_conn>out1,from_tb_g_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>19703</source_loc>
		</module_inst>
		<source_loc>
			<id>19702</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19245,19271,19310,19377,19378,19389,19390,19401,19402,19413,19414,19416</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2560X8_1</module_name>
			<name>from_tb_b</name>
			<instance_name>from_tb_b</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_b_DIN</port_conn>
			<port_conn>CE,from_tb_b_CE</port_conn>
			<port_conn>RW,from_tb_b_RW</port_conn>
			<port_conn>in1,from_tb_b_in1</port_conn>
			<port_conn>out1,from_tb_b_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>19702</source_loc>
		</module_inst>
		<source_loc>
			<id>19701</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19313</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<name>filter2</name>
			<instance_name>filter2</instance_name>
			<thread>do_filter</thread>
			<port_conn>in1,filter2_in1</port_conn>
			<port_conn>out1,filter2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>19701</source_loc>
		</module_inst>
		<source_loc>
			<id>1970</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>21</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>6783</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>966,1970</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_b_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_Add_3Sx2U_4S_4_12_out1</name>
			</rhs>
			<lhs>
				<name>o_result_b_data</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_56_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_60_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_g_data</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_54_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_59_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3973</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_r_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_58_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_41</name>
				<name>SobelFilter_LessThan_4Sx4S_1U_4_15_out1</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_gen_busy_r_4_92_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_88_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_89_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_90_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>29.8808</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_41</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_14_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_42</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_42</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>33.2881</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_62_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_44</name>
			<clock>i_clk</clock>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_44</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_45</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_26_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_45</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_46</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_46</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_47</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_47</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_3Sx2U_4S_4_12</name>
			<dissolved_from>SobelFilter_Add_3Sx2U_4S_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_3Sx2U_4S_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_12Sx9U_13S_4_13_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_13_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx9U_13S_4_13</name>
			<dissolved_from>SobelFilter_Add_12Sx9U_13S_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_13_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_14</name>
			<dissolved_from>SobelFilter_LessThan_11Sx11S_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_in1</name>
			<async/>
			<module_name>mux_12bx7i0c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>93.5539</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1832</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_62_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_82_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_62_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_82_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_46</name>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_in1</name>
			<async/>
			<module_name>mux_12bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>107.0856</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_r_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_62_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Add_12Sx9U_13S_4_82_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_47</name>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_4Sx4S_1U_4_15</name>
			<dissolved_from>SobelFilter_LessThan_4Sx4S_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_4Sx4S_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_12Ux10U_12U_4_16_in1_slice</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_in1_slice</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Ux10U_12U_4_16</name>
			<dissolved_from>SobelFilter_Add_12Ux10U_12U_4_16</dissolved_from>
			<async/>
			<rhs>
				<value>2048</value>
			</rhs>
			<rhs>
				<value>0</value>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_in1_slice</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17216</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_20</name>
			<dissolved_from>SobelFilter_LessThan_11Sx11S_1U_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_2Ux1U_2U_4_22</name>
			<dissolved_from>SobelFilter_Add_2Ux1U_2U_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2520</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_43</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_9Ux2U_10U_4_25</name>
			<dissolved_from>SobelFilter_Add_9Ux2U_10U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18813</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_2Ux1U_2U_4_26</name>
			<dissolved_from>SobelFilter_Add_2Ux1U_2U_4_26</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2Ux1U_2U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2520</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_12Ux10U_12U_4_29_in2_slice</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_in2_slice</name>
			</lhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Ux10U_12U_4_29</name>
			<dissolved_from>SobelFilter_Add_12Ux10U_12U_4_29</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_in2_slice</name>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17216</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30</name>
			<dissolved_from>SobelFilter_Mul_2Ux2U_4U_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_12Ux10U_12U_4_29_in2_slice</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_2Ux2U_4U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18868</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_5Sx2U_5S_4_31</name>
			<dissolved_from>SobelFilter_Add_5Sx2U_5S_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_9Ux2U_10U_4_25_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_2Ux2U_4U_4_30_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_5Sx2U_5S_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_32</name>
			<dissolved_from>SobelFilter_LessThan_2Ux2U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_9Ux8U_17U_4_33</name>
			<dissolved_from>SobelFilter_Mul_9Ux8U_17U_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>299</value>
			</rhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_9Ux8U_17U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2412</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_11Sx8U_19S_4_34</name>
			<dissolved_from>SobelFilter_Mul_11Sx8U_19S_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>587</value>
			</rhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_11Sx8U_19S_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2421</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_9Ux8U_17U_4_40</name>
			<dissolved_from>SobelFilter_Mul_9Ux8U_17U_4_40</dissolved_from>
			<async/>
			<rhs>
				<value>144</value>
			</rhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_9Ux8U_17U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2412</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			<lhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Mul_11Sx8U_19S_4_34_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Add_20Sx17U_20S_4_36</name>
			<dissolved_from>SobelFilter_Add_20Sx17U_20S_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Mul_9Ux8U_17U_4_33_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			<lhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_20Sx17U_20S_4_36_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Add_20Sx16U_20S_1_39</name>
			<dissolved_from>SobelFilter_Add_20Sx16U_20S_1_39</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_Mul_9Ux8U_17U_4_40_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_filter2_in1</name>
			<lhs>
				<name>filter2_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_5Sx2U_5S_4_31_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			<lhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_20Sx16U_20S_1_39_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Div_16Ux7U_8U_1_44</name>
			<dissolved_from>SobelFilter_Div_16Ux7U_8U_1_44</dissolved_from>
			<async/>
			<rhs>
				<value>125</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2434</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_8Ux8U_8U_4_48</name>
			<dissolved_from>SobelFilter_Mul_8Ux8U_8U_4_48</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>filter2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_16Ux7U_8U_1_44_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2440</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_51</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_51</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_data</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_54</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_54</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_56</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_56</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_8Ux8U_8U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_57</name>
			<dissolved_from>SobelFilter_LessThan_2Ux2U_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_1_58</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_1_58</dissolved_from>
			<async/>
			<rhs>
				<value>128</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_51_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_1_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_4_59</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_4_59</dissolved_from>
			<async/>
			<rhs>
				<value>128</value>
			</rhs>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_8Ux8U_8U_4_60</name>
			<dissolved_from>SobelFilter_Add_8Ux8U_8U_4_60</dissolved_from>
			<async/>
			<rhs>
				<value>128</value>
			</rhs>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_8Ux8U_8U_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_12Sx9U_13S_4_62_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_62_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx9U_13S_4_62</name>
			<dissolved_from>SobelFilter_Add_12Sx9U_13S_4_62</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_62_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx9U_13S_4_67</name>
			<dissolved_from>SobelFilter_Add_12Sx9U_13S_4_67</dissolved_from>
			<async/>
			<rhs>
				<value>1024</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_12Sx9U_13S_4_82</name>
			<dissolved_from>SobelFilter_Add_12Sx9U_13S_4_82</dissolved_from>
			<async/>
			<rhs>
				<value>1536</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_40</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_12Sx9U_13S_4_82_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>6783</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx5i4c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.7966</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_41</name>
				<name>SobelFilter_LessThan_4Sx4S_1U_4_15_out1</name>
				<name>SobelFilter_LessThan_11Sx11S_1U_4_20_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_32_out1</name>
				<name>SobelFilter_LessThan_2Ux2U_1U_4_57_out1</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx8i8c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>22.1921</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_92_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_gen_busy_r_4_92_p8</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_92_gnew_req</name>
				<name>SobelFilter_gen_busy_r_4_92_gdiv</name>
				<name>SobelFilter_gen_busy_r_4_92_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12721</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_92_p7</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_92_gdiv</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_92_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12720</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_92_p6</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_92_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_92_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12708</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_92_p5</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_92_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12677</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_N_Muxb_1_2_3_4_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12447</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>SobelFilter_N_Muxb_1_2_3_4_10</name>
			<dissolved_from>SobelFilter_N_Muxb_1_2_3_4_10</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_N_Muxb_1_2_3_4_10_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>18876</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_result_r_vld</name>
			<lhs>
				<name>o_result_r_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10610</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_88_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10464</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_88</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_88</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_vld</name>
			</rhs>
			<rhs>
				<name>o_result_r_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11761</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10328</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10195</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9988</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_g_vld</name>
			<lhs>
				<name>o_result_g_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10610</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_89_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9838</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_89</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_89</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_vld</name>
			</rhs>
			<rhs>
				<name>o_result_g_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11761</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10328</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9569</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9988</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_o_result_b_vld</name>
			<lhs>
				<name>o_result_b_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10610</source_loc>
			<thread>gen_vld_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_90_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9210</source_loc>
			<thread>gen_unacked_req_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_90</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_90</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_vld</name>
			</rhs>
			<rhs>
				<name>o_result_b_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11761</source_loc>
			<thread>gen_stalling_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10328</source_loc>
			<thread>gen_active_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8578</source_loc>
			<thread>gen_prev_trig_reg_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_9</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9988</source_loc>
			<thread>gen_next_trig_reg_2</thread>
		</thread>
		<source_loc>
			<id>19637</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19318,19326,19334</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
			<name>SobelFilter_Add_20Sx16U_20S_1_39</name>
			<instance_name>SobelFilter_Add_20Sx16U_20S_1_39</instance_name>
			<source_loc>19637</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_20Sx16U_20S_1_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19630</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19303,19306,19309</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Ux10U_12U_4</module_name>
			<name>SobelFilter_Add_12Ux10U_12U_4_29</name>
			<instance_name>SobelFilter_Add_12Ux10U_12U_4_29</instance_name>
			<source_loc>19630</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Ux10U_12U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19611</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19538,19268,19270,19540,19550,19411,19552,19541,19419</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Ux10U_12U_4</module_name>
			<name>SobelFilter_Add_12Ux10U_12U_4_16</name>
			<instance_name>SobelFilter_Add_12Ux10U_12U_4_16</instance_name>
			<source_loc>19611</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Ux10U_12U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19598</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19391,19395,19399,19404,19408,19412</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx9U_13S_4</module_name>
			<name>SobelFilter_Add_12Sx9U_13S_4_82</name>
			<instance_name>SobelFilter_Add_12Sx9U_13S_4_82</instance_name>
			<source_loc>19598</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx9U_13S_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19379,19383,19387,19539,19396,19400</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx9U_13S_4</module_name>
			<name>SobelFilter_Add_12Sx9U_13S_4_67</name>
			<instance_name>SobelFilter_Add_12Sx9U_13S_4_67</instance_name>
			<source_loc>19585</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx9U_13S_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19572</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19370,19373,19376,19380,19544,19388</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx9U_13S_4</module_name>
			<name>SobelFilter_Add_12Sx9U_13S_4_62</name>
			<instance_name>SobelFilter_Add_12Sx9U_13S_4_62</instance_name>
			<source_loc>19572</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx9U_13S_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19563</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19528,19530,19531,19533</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_12Sx9U_13S_4</module_name>
			<name>SobelFilter_Add_12Sx9U_13S_4_13</name>
			<instance_name>SobelFilter_Add_12Sx9U_13S_4_13</instance_name>
			<source_loc>19563</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_12Sx9U_13S_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19002</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
			<name>SobelFilter_N_Muxb_1_2_3_4_10</name>
			<instance_name>SobelFilter_N_Muxb_1_2_3_4_10</instance_name>
			<source_loc>19013</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>SobelFilter_N_Muxb_1_2_3_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18985</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<source_loc>18988</source_loc>
			<thread>gen_next_trig_reg_2</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18978</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18974</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<source_loc>18978</source_loc>
			<thread>gen_vld_2</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19638</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19317,19325,19333</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
			<name>SobelFilter_Add_20Sx17U_20S_4_36</name>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<source_loc>19638</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_20Sx17U_20S_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19546</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
			<name>SobelFilter_Add_2Ux1U_2U_4_22</name>
			<instance_name>SobelFilter_Add_2Ux1U_2U_4_22</instance_name>
			<source_loc>19639</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_2Ux1U_2U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19642</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19548</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
			<name>SobelFilter_Add_2Ux1U_2U_4_26</name>
			<instance_name>SobelFilter_Add_2Ux1U_2U_4_26</instance_name>
			<source_loc>19642</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_2Ux1U_2U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19645</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19505</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
			<name>SobelFilter_Add_3Sx2U_4S_4_12</name>
			<instance_name>SobelFilter_Add_3Sx2U_4S_4_12</instance_name>
			<source_loc>19645</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_3Sx2U_4S_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19648</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19312</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
			<name>SobelFilter_Add_5Sx2U_5S_4_31</name>
			<instance_name>SobelFilter_Add_5Sx2U_5S_4_31</instance_name>
			<source_loc>19648</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_5Sx2U_5S_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19321</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_51</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_51</instance_name>
			<source_loc>19651</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19652</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19514</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_54</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_54</instance_name>
			<source_loc>19652</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19653</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19507</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_56</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_56</instance_name>
			<source_loc>19653</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19654</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19344</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_1_58</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_1_58</instance_name>
			<source_loc>19654</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_1_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19655</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19345</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_4_59</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_59</instance_name>
			<source_loc>19655</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19658</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19346</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
			<name>SobelFilter_Add_8Ux8U_8U_4_60</name>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_60</instance_name>
			<source_loc>19658</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_8Ux8U_8U_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19661</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19302,19305,19308</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
			<name>SobelFilter_Add_9Ux2U_10U_4_25</name>
			<instance_name>SobelFilter_Add_9Ux2U_10U_4_25</instance_name>
			<source_loc>19661</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_9Ux2U_10U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19668</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19319,19327,19335</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
			<name>SobelFilter_Div_16Ux7U_8U_1_44</name>
			<instance_name>SobelFilter_Div_16Ux7U_8U_1_44</instance_name>
			<source_loc>19668</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Div_16Ux7U_8U_1_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19669</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19535</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_14</name>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_14</instance_name>
			<source_loc>19669</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_11Sx11S_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19672</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19273,19363,19422</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
			<name>SobelFilter_LessThan_11Sx11S_1U_4_20</name>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_20</instance_name>
			<source_loc>19672</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_11Sx11S_1U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19679</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19339</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_32</name>
			<instance_name>SobelFilter_LessThan_2Ux2U_1U_4_32</instance_name>
			<source_loc>19679</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_2Ux2U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19342</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
			<name>SobelFilter_LessThan_2Ux2U_1U_4_57</name>
			<instance_name>SobelFilter_LessThan_2Ux2U_1U_4_57</instance_name>
			<source_loc>19682</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_2Ux2U_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19685</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19250</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LessThan_4Sx4S_1U_4</module_name>
			<name>SobelFilter_LessThan_4Sx4S_1U_4_15</name>
			<instance_name>SobelFilter_LessThan_4Sx4S_1U_4_15</instance_name>
			<source_loc>19685</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LessThan_4Sx4S_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19688</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19316,19324,19332</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
			<name>SobelFilter_Mul_11Sx8U_19S_4_34</name>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_34</instance_name>
			<source_loc>19688</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_11Sx8U_19S_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19689</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19311</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
			<name>SobelFilter_Mul_2Ux2U_4U_4_30</name>
			<instance_name>SobelFilter_Mul_2Ux2U_4U_4_30</instance_name>
			<source_loc>19689</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_2Ux2U_4U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19692</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19320,19328,19336</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_8Ux8U_8U_4</module_name>
			<name>SobelFilter_Mul_8Ux8U_8U_4_48</name>
			<instance_name>SobelFilter_Mul_8Ux8U_8U_4_48</instance_name>
			<source_loc>19692</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_8Ux8U_8U_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19315,19323,19331</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
			<name>SobelFilter_Mul_9Ux8U_17U_4_33</name>
			<instance_name>SobelFilter_Mul_9Ux8U_17U_4_33</instance_name>
			<source_loc>19699</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_9Ux8U_17U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19700</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19314,19322,19330</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_9Ux8U_17U_4</module_name>
			<name>SobelFilter_Mul_9Ux8U_17U_4_40</name>
			<instance_name>SobelFilter_Mul_9Ux8U_17U_4_40</instance_name>
			<source_loc>19700</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_9Ux8U_17U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19743</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19737</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_88</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_88</instance_name>
			<source_loc>19743</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19763</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19757</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_89</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_89</instance_name>
			<source_loc>19763</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19783</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19777</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_90</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_90</instance_name>
			<source_loc>19783</source_loc>
			<thread>gen_stalling_2</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18905</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18902</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>18905</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18926</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18923</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<source_loc>18926</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18947</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18943</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>18947</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18967</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18964</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<source_loc>18967</source_loc>
			<thread>gen_active_2</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18957</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18954</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<source_loc>18957</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18936</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18933</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>18936</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18916</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18912</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>18916</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>19833</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19824</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<name>SobelFilter_gen_busy_r_4_92</name>
			<instance_name>SobelFilter_gen_busy_r_4_92</instance_name>
			<source_loc>19833</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>SobelFilter_gen_busy_r_4_92_p8</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_92_p7</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_92_p6</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_92_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=7101, bits=127</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>608</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90177</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90000</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>96</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>83</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>74</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>31</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>69</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>138</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>115</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>154</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>23</count>
		</message_count>
	</message_counts>
	<end_time>Thu May  6 02:30:38 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>5</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>53</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>61</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>83</real_time>
			<cpu_time>13</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>83</real_time>
			<cpu_time>66</cpu_time>
		</phase>
	</timers>
	<footprint>539984</footprint>
	<subprocess_footprint>707580</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
