INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.srcs/sim_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 12 bits [D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.srcs/sim_1/new/FSM_tb.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/Computer-composition-principle-experiment/FSM/FSM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
