{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714673740402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714673740406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 15:15:40 2024 " "Processing started: Thu May 02 15:15:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714673740406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673740406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673740406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714673740682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714673740682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cronus-Behavior " "Found design unit 1: Cronus-Behavior" {  } { { "Cronometro.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Cronometro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748415 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cronus " "Found entity 1: Cronus" {  } { { "Cronometro.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Cronometro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673748415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjkff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myjkff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myJKFF-Behavior " "Found design unit 1: myJKFF-Behavior" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/myJKFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748418 ""} { "Info" "ISGN_ENTITY_NAME" "1 myJKFF " "Found entity 1: myJKFF" {  } { { "myJKFF.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/myJKFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673748418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.bdf" "" { Schematic "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673748419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_counter.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sync_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SynchronousCounter-Behavior " "Found design unit 1: SynchronousCounter-Behavior" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Sync_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SynchronousCounter-Behavior5 " "Found design unit 2: SynchronousCounter-Behavior5" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Sync_Counter.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748421 ""} { "Info" "ISGN_ENTITY_NAME" "1 SynchronousCounter " "Found entity 1: SynchronousCounter" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Sync_Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714673748421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673748421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714673748441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cronus Cronus:inst " "Elaborating entity \"Cronus\" for hierarchy \"Cronus:inst\"" {  } { { "Lab4.bdf" "inst" { Schematic "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Lab4.bdf" { { 128 384 552 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714673748442 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wire Cronometro.vhd(18) " "VHDL Signal Declaration warning at Cronometro.vhd(18): used explicit default value for signal \"wire\" because signal was never assigned a value" {  } { { "Cronometro.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Cronometro.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714673748443 "|Lab4|Cronus:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "myJKFF Cronus:inst\|myJKFF:JKFF A:behavior " "Elaborating entity \"myJKFF\" using architecture \"A:behavior\" for hierarchy \"Cronus:inst\|myJKFF:JKFF\"" {  } { { "Cronometro.vhd" "JKFF" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Cronometro.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714673748444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SynchronousCounter Cronus:inst\|SynchronousCounter:SCMS0 A:behavior " "Elaborating entity \"SynchronousCounter\" using architecture \"A:behavior\" for hierarchy \"Cronus:inst\|SynchronousCounter:SCMS0\"" {  } { { "Cronometro.vhd" "SCMS0" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Cronometro.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714673748445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SynchronousCounter Cronus:inst\|SynchronousCounter:SCS1 A:behavior5 " "Elaborating entity \"SynchronousCounter\" using architecture \"A:behavior5\" for hierarchy \"Cronus:inst\|SynchronousCounter:SCS1\"" {  } { { "Cronometro.vhd" "SCS1" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Cronometro.vhd" 95 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714673748450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET Sync_Counter.vhd(125) " "VHDL Process Statement warning at Sync_Counter.vhd(125): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sync_Counter.vhd" "" { Text "C:/Users/Lillo/Documents/Circuitos_Digitais/lab4/Sync_Counter.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714673748451 "|Lab4|Cronus:inst|SynchronousCounter:SCS1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714673748867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714673749256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714673749256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714673749286 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714673749286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714673749286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714673749286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714673749298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 15:15:49 2024 " "Processing ended: Thu May 02 15:15:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714673749298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714673749298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714673749298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714673749298 ""}
