[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu0 cpu1 cpu2 cpu3 cpu_clk_domain cpu_voltage_domain dvfs_handler l3bus l3cache mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 redirect_paths3 switch_cpus0 switch_cpus1 switch_cpus2 switch_cpus3 voltage_domain
byte_order=little
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kvm_vm=Null
m5ops_base=4294901760
mem_mode=atomic
mem_ranges=0:17179869184
memories=system.mem_ctrls.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=Null
system_port=system.membus.cpu_side_ports[0]

[system.clk_domain]
type=SrcClockDomain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu0]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb l2bus l2cache mmucache power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.cpu0.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu0.interrupts
isa=system.cpu0.isa
itb=system.cpu0.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu0.power_state
progress_interval=3333333333
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu0.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu0.workload
dcache_port=system.cpu0.dcache.cpu_side
icache_port=system.cpu0.icache.cpu_side

[system.cpu0.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu0.dcache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu0.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu0.dcache_port
mem_side=system.cpu0.l2bus.cpu_side_ports[1]

[system.cpu0.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.dcache.tags.indexing_policy
power_model=
power_state=system.cpu0.dcache.tags.power_state
replacement_policy=system.cpu0.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu0.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu0.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu0.dtb.walker

[system.cpu0.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu0.dtb.walker.power_state
system=system
port=system.cpu0.mmucache.mmubus.cpu_side_ports[1]

[system.cpu0.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu0.icache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.icache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu0.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu0.icache_port
mem_side=system.cpu0.l2bus.cpu_side_ports[0]

[system.cpu0.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.icache.tags.indexing_policy
power_model=
power_state=system.cpu0.icache.tags.power_state
replacement_policy=system.cpu0.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu0.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu0.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu0.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[2]
int_responder=system.membus.mem_side_ports[1]
pio=system.membus.mem_side_ports[0]

[system.cpu0.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu0.isa]
type=X86ISA
eventq_index=0

[system.cpu0.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu0.itb.walker

[system.cpu0.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu0.itb.walker.power_state
system=system
port=system.cpu0.mmucache.mmubus.cpu_side_ports[0]

[system.cpu0.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.l2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu0.l2bus.power_state
response_latency=1
snoop_filter=system.cpu0.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.mmucache.mem_side
mem_side_ports=system.cpu0.l2cache.cpu_side

[system.cpu0.l2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu0.l2cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=10
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu0.l2cache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.l2cache.replacement_policy
response_latency=1
sequential_access=false
size=262144
system=system
tag_latency=10
tags=system.cpu0.l2cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu0.l2bus.mem_side_ports[0]
mem_side=system.l3bus.cpu_side_ports[0]

[system.cpu0.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.l2cache.tags.indexing_policy
power_model=
power_state=system.cpu0.l2cache.tags.power_state
replacement_policy=system.cpu0.l2cache.replacement_policy
sequential_access=false
size=262144
system=system
tag_latency=10
warmup_percentage=0

[system.cpu0.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=262144

[system.cpu0.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmucache]
type=Cache
children=mmubus power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu0.mmucache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu0.mmucache.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=system
tag_latency=1
tags=system.cpu0.mmucache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu0.mmucache.mmubus.mem_side_ports[0]
mem_side=system.cpu0.l2bus.cpu_side_ports[2]

[system.cpu0.mmucache.mmubus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu0.mmucache.mmubus.power_state
response_latency=1
snoop_filter=system.cpu0.mmucache.mmubus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu0.itb.walker.port system.cpu0.dtb.walker.port
mem_side_ports=system.cpu0.mmucache.cpu_side

[system.cpu0.mmucache.mmubus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmucache.mmubus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu0.mmucache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.mmucache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu0.mmucache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu0.mmucache.tags.indexing_policy
power_model=
power_state=system.cpu0.mmucache.tags.power_state
replacement_policy=system.cpu0.mmucache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=1
warmup_percentage=0

[system.cpu0.mmucache.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[system.cpu0.mmucache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu0.tracer]
type=ExeTracer
eventq_index=0

[system.cpu0.workload]
type=Process
cmd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64 /opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/sh3_no_char.blend --render-output sh3_no_char_ --threads 1 -b -F RAWTGA -s 849 -e 849 -a
cwd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/
drivers=
egid=100
env=
errout=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.err_0
euid=100
eventq_index=0
executable=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.out_0
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu1]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb l2bus l2cache mmucache power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.cpu1.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu1.interrupts
isa=system.cpu1.isa
itb=system.cpu1.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu1.power_state
progress_interval=3333333333
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu1.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu1.workload
dcache_port=system.cpu1.dcache.cpu_side
icache_port=system.cpu1.icache.cpu_side

[system.cpu1.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu1.dcache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu1.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu1.dcache_port
mem_side=system.cpu1.l2bus.cpu_side_ports[1]

[system.cpu1.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.dcache.tags.indexing_policy
power_model=
power_state=system.cpu1.dcache.tags.power_state
replacement_policy=system.cpu1.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu1.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu1.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu1.dtb.walker

[system.cpu1.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu1.dtb.walker.power_state
system=system
port=system.cpu1.mmucache.mmubus.cpu_side_ports[1]

[system.cpu1.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu1.icache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.icache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu1.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu1.icache_port
mem_side=system.cpu1.l2bus.cpu_side_ports[0]

[system.cpu1.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.icache.tags.indexing_policy
power_model=
power_state=system.cpu1.icache.tags.power_state
replacement_policy=system.cpu1.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu1.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu1.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu1.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[3]
int_responder=system.membus.mem_side_ports[3]
pio=system.membus.mem_side_ports[2]

[system.cpu1.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu1.isa]
type=X86ISA
eventq_index=0

[system.cpu1.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu1.itb.walker

[system.cpu1.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu1.itb.walker.power_state
system=system
port=system.cpu1.mmucache.mmubus.cpu_side_ports[0]

[system.cpu1.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.l2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu1.l2bus.power_state
response_latency=1
snoop_filter=system.cpu1.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.mmucache.mem_side
mem_side_ports=system.cpu1.l2cache.cpu_side

[system.cpu1.l2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu1.l2cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=10
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu1.l2cache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.l2cache.replacement_policy
response_latency=1
sequential_access=false
size=262144
system=system
tag_latency=10
tags=system.cpu1.l2cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu1.l2bus.mem_side_ports[0]
mem_side=system.l3bus.cpu_side_ports[1]

[system.cpu1.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.l2cache.tags.indexing_policy
power_model=
power_state=system.cpu1.l2cache.tags.power_state
replacement_policy=system.cpu1.l2cache.replacement_policy
sequential_access=false
size=262144
system=system
tag_latency=10
warmup_percentage=0

[system.cpu1.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=262144

[system.cpu1.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmucache]
type=Cache
children=mmubus power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu1.mmucache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu1.mmucache.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=system
tag_latency=1
tags=system.cpu1.mmucache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu1.mmucache.mmubus.mem_side_ports[0]
mem_side=system.cpu1.l2bus.cpu_side_ports[2]

[system.cpu1.mmucache.mmubus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu1.mmucache.mmubus.power_state
response_latency=1
snoop_filter=system.cpu1.mmucache.mmubus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu1.itb.walker.port system.cpu1.dtb.walker.port
mem_side_ports=system.cpu1.mmucache.cpu_side

[system.cpu1.mmucache.mmubus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmucache.mmubus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu1.mmucache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.mmucache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu1.mmucache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu1.mmucache.tags.indexing_policy
power_model=
power_state=system.cpu1.mmucache.tags.power_state
replacement_policy=system.cpu1.mmucache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=1
warmup_percentage=0

[system.cpu1.mmucache.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[system.cpu1.mmucache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu1.tracer]
type=ExeTracer
eventq_index=0

[system.cpu1.workload]
type=Process
cmd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64 /opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/sh3_no_char.blend --render-output sh3_no_char_ --threads 1 -b -F RAWTGA -s 849 -e 849 -a
cwd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/
drivers=
egid=100
env=
errout=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.err_1
euid=100
eventq_index=0
executable=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.out_1
pgid=100
pid=101
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu2]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb l2bus l2cache mmucache power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.cpu2.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu2.interrupts
isa=system.cpu2.isa
itb=system.cpu2.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu2.power_state
progress_interval=3333333333
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu2.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu2.workload
dcache_port=system.cpu2.dcache.cpu_side
icache_port=system.cpu2.icache.cpu_side

[system.cpu2.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu2.dcache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu2.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu2.dcache_port
mem_side=system.cpu2.l2bus.cpu_side_ports[1]

[system.cpu2.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.dcache.tags.indexing_policy
power_model=
power_state=system.cpu2.dcache.tags.power_state
replacement_policy=system.cpu2.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu2.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu2.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu2.dtb.walker

[system.cpu2.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu2.dtb.walker.power_state
system=system
port=system.cpu2.mmucache.mmubus.cpu_side_ports[1]

[system.cpu2.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu2.icache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.icache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu2.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu2.icache_port
mem_side=system.cpu2.l2bus.cpu_side_ports[0]

[system.cpu2.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.icache.tags.indexing_policy
power_model=
power_state=system.cpu2.icache.tags.power_state
replacement_policy=system.cpu2.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu2.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu2.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu2.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[4]
int_responder=system.membus.mem_side_ports[5]
pio=system.membus.mem_side_ports[4]

[system.cpu2.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu2.isa]
type=X86ISA
eventq_index=0

[system.cpu2.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu2.itb.walker

[system.cpu2.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu2.itb.walker.power_state
system=system
port=system.cpu2.mmucache.mmubus.cpu_side_ports[0]

[system.cpu2.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.l2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu2.l2bus.power_state
response_latency=1
snoop_filter=system.cpu2.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu2.mmucache.mem_side
mem_side_ports=system.cpu2.l2cache.cpu_side

[system.cpu2.l2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu2.l2cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=10
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu2.l2cache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.l2cache.replacement_policy
response_latency=1
sequential_access=false
size=262144
system=system
tag_latency=10
tags=system.cpu2.l2cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu2.l2bus.mem_side_ports[0]
mem_side=system.l3bus.cpu_side_ports[2]

[system.cpu2.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.l2cache.tags.indexing_policy
power_model=
power_state=system.cpu2.l2cache.tags.power_state
replacement_policy=system.cpu2.l2cache.replacement_policy
sequential_access=false
size=262144
system=system
tag_latency=10
warmup_percentage=0

[system.cpu2.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=262144

[system.cpu2.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmucache]
type=Cache
children=mmubus power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu2.mmucache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu2.mmucache.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=system
tag_latency=1
tags=system.cpu2.mmucache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu2.mmucache.mmubus.mem_side_ports[0]
mem_side=system.cpu2.l2bus.cpu_side_ports[2]

[system.cpu2.mmucache.mmubus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu2.mmucache.mmubus.power_state
response_latency=1
snoop_filter=system.cpu2.mmucache.mmubus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu2.itb.walker.port system.cpu2.dtb.walker.port
mem_side_ports=system.cpu2.mmucache.cpu_side

[system.cpu2.mmucache.mmubus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmucache.mmubus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu2.mmucache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.mmucache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu2.mmucache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu2.mmucache.tags.indexing_policy
power_model=
power_state=system.cpu2.mmucache.tags.power_state
replacement_policy=system.cpu2.mmucache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=1
warmup_percentage=0

[system.cpu2.mmucache.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[system.cpu2.mmucache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu2.tracer]
type=ExeTracer
eventq_index=0

[system.cpu2.workload]
type=Process
cmd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64 /opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/sh3_no_char.blend --render-output sh3_no_char_ --threads 1 -b -F RAWTGA -s 849 -e 849 -a
cwd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/
drivers=
egid=100
env=
errout=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.err_2
euid=100
eventq_index=0
executable=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.out_2
pgid=100
pid=102
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu3]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb l2bus l2cache mmucache power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.cpu3.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu3.interrupts
isa=system.cpu3.isa
itb=system.cpu3.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu3.power_state
progress_interval=3333333333
pwr_gating_latency=300
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu3.tracer
wait_for_remote_gdb=false
width=1
workload=system.cpu3.workload
dcache_port=system.cpu3.dcache.cpu_side
icache_port=system.cpu3.icache.cpu_side

[system.cpu3.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu3.dcache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu3.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu3.dcache_port
mem_side=system.cpu3.l2bus.cpu_side_ports[1]

[system.cpu3.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.dcache.tags.indexing_policy
power_model=
power_state=system.cpu3.dcache.tags.power_state
replacement_policy=system.cpu3.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu3.dcache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu3.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu3.dtb.walker

[system.cpu3.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu3.dtb.walker.power_state
system=system
port=system.cpu3.mmucache.mmubus.cpu_side_ports[1]

[system.cpu3.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=16
power_model=
power_state=system.cpu3.icache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.icache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu3.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu3.icache_port
mem_side=system.cpu3.l2bus.cpu_side_ports[0]

[system.cpu3.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.icache.tags.indexing_policy
power_model=
power_state=system.cpu3.icache.tags.power_state
replacement_policy=system.cpu3.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu3.icache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=32768

[system.cpu3.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu3.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[5]
int_responder=system.membus.mem_side_ports[7]
pio=system.membus.mem_side_ports[6]

[system.cpu3.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu3.isa]
type=X86ISA
eventq_index=0

[system.cpu3.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu3.itb.walker

[system.cpu3.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu3.itb.walker.power_state
system=system
port=system.cpu3.mmucache.mmubus.cpu_side_ports[0]

[system.cpu3.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.l2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu3.l2bus.power_state
response_latency=1
snoop_filter=system.cpu3.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu3.icache.mem_side system.cpu3.dcache.mem_side system.cpu3.mmucache.mem_side
mem_side_ports=system.cpu3.l2cache.cpu_side

[system.cpu3.l2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu3.l2cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=10
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu3.l2cache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.l2cache.replacement_policy
response_latency=1
sequential_access=false
size=262144
system=system
tag_latency=10
tags=system.cpu3.l2cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu3.l2bus.mem_side_ports[0]
mem_side=system.l3bus.cpu_side_ports[3]

[system.cpu3.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.l2cache.tags.indexing_policy
power_model=
power_state=system.cpu3.l2cache.tags.power_state
replacement_policy=system.cpu3.l2cache.replacement_policy
sequential_access=false
size=262144
system=system
tag_latency=10
warmup_percentage=0

[system.cpu3.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=262144

[system.cpu3.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmucache]
type=Cache
children=mmubus power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=4
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=20
power_model=
power_state=system.cpu3.mmucache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cpu3.mmucache.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=system
tag_latency=1
tags=system.cpu3.mmucache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu3.mmucache.mmubus.mem_side_ports[0]
mem_side=system.cpu3.l2bus.cpu_side_ports[2]

[system.cpu3.mmucache.mmubus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.cpu3.mmucache.mmubus.power_state
response_latency=1
snoop_filter=system.cpu3.mmucache.mmubus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu3.itb.walker.port system.cpu3.dtb.walker.port
mem_side_ports=system.cpu3.mmucache.cpu_side

[system.cpu3.mmucache.mmubus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmucache.mmubus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu3.mmucache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.mmucache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu3.mmucache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=4
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu3.mmucache.tags.indexing_policy
power_model=
power_state=system.cpu3.mmucache.tags.power_state
replacement_policy=system.cpu3.mmucache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=1
warmup_percentage=0

[system.cpu3.mmucache.tags.indexing_policy]
type=SetAssociative
assoc=4
entry_size=64
eventq_index=0
size=8192

[system.cpu3.mmucache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu3.tracer]
type=ExeTracer
eventq_index=0

[system.cpu3.workload]
type=Process
cmd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64 /opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/sh3_no_char.blend --render-output sh3_no_char_ --threads 1 -b -F RAWTGA -s 849 -e 849 -a
cwd=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/
drivers=
egid=100
env=
errout=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.err_3
euid=100
eventq_index=0
executable=/opt/spec2017/benchspec/CPU/526.blender_r/run/run_base_refrate_gem5_se-m64.0000/blender_r_base.gem5_se-m64
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/blender.out_3
pgid=100
pid=103
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=333
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l3bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.l3bus.power_state
response_latency=1
snoop_filter=system.l3bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.cpu0.l2cache.mem_side system.cpu1.l2cache.mem_side system.cpu2.l2cache.mem_side system.cpu3.l2cache.mem_side
mem_side_ports=system.l3cache.cpu_side

[system.l3bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=33554432
system=system

[system.l3cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=40
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=256
power_model=
power_state=system.l3cache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.l3cache.replacement_policy
response_latency=20
sequential_access=false
size=4194304
system=system
tag_latency=40
tags=system.l3cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.l3bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[1]

[system.l3cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l3cache.replacement_policy]
type=LRURP
eventq_index=0

[system.l3cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l3cache.tags.indexing_policy
power_model=
power_state=system.l3cache.tags.power_state
replacement_policy=system.l3cache.replacement_policy
sequential_access=false
size=4194304
system=system
tag_latency=40
warmup_percentage=0

[system.l3cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=4194304

[system.l3cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=fcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
rh_actual_threshold=4800
rh_bh_black_list_threshold=50
rh_defense=true
rh_detector=MG
rh_mg_entries=1700
rh_mitigation=RFM
rh_rfm_blast_radius=1
rh_rfm_maxacts_per_trefi=79
rh_rfm_per_trefi=5
rh_rit_acc_delay=1250
rh_rq_cache_sets=256
rh_rq_drain_threshold=64
rh_rq_qr_size=23053
rh_rq_rows_per_btv_bit=16
rh_rq_virtualize_rit=true
rh_rrs_swap_delay=2740000
rh_rrs_tuples=3400
rh_threshold=800
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[8]

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.043000000000000003
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.032
IDD3P12=0.0
IDD4R=0.11
IDD4R2=0.0
IDD4W=0.10300000000000001
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=32
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=4
device_rowbuffer_size=512
device_size=1073741824
devices_per_rank=16
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=0:17179869184
ranks_per_channel=1
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tPPD=0
tRAS=32000
tRCD=14160
tREFI=3900000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=13328
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.l3cache.mem_side system.cpu0.interrupts.int_requestor system.cpu1.interrupts.int_requestor system.cpu2.interrupts.int_requestor system.cpu3.interrupts.int_requestor
mem_side_ports=system.cpu0.interrupts.pio system.cpu0.interrupts.int_responder system.cpu1.interrupts.pio system.cpu1.interrupts.int_responder system.cpu2.interrupts.pio system.cpu2.interrupts.int_responder system.cpu3.interrupts.pio system.cpu3.interrupts.int_responder system.mem_ctrls.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.redirect_paths0]
type=RedirectPath
app_path=/proc
eventq_index=0
host_paths=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/fs/proc

[system.redirect_paths1]
type=RedirectPath
app_path=/sys
eventq_index=0
host_paths=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/fs/sys

[system.redirect_paths2]
type=RedirectPath
app_path=/tmp
eventq_index=0
host_paths=/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM5.BR1.4C/blender/fs/tmp

[system.redirect_paths3]
type=RedirectPath
app_path=/lib64
eventq_index=0
host_paths=/home/utils/gcc-6.2.0/lib64

[system.switch_cpus0]
type=DerivO3CPU
children=branchPred dtb fuPool itb power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus0.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.switch_cpus0.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus0.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu0.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus0.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus0.power_state
progress_interval=3333333333
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus0.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu0.workload

[system.switch_cpus0.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus0.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus0.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus0.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus0.dtb.walker

[system.switch_cpus0.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus0.dtb.walker.power_state
system=system

[system.switch_cpus0.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus0.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus0.fuPool.FUList0 system.switch_cpus0.fuPool.FUList1 system.switch_cpus0.fuPool.FUList2 system.switch_cpus0.fuPool.FUList3 system.switch_cpus0.fuPool.FUList4 system.switch_cpus0.fuPool.FUList5 system.switch_cpus0.fuPool.FUList6 system.switch_cpus0.fuPool.FUList7 system.switch_cpus0.fuPool.FUList8 system.switch_cpus0.fuPool.FUList9
eventq_index=0

[system.switch_cpus0.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList0.opList

[system.switch_cpus0.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList1.opList0 system.switch_cpus0.fuPool.FUList1.opList1

[system.switch_cpus0.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus0.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus0.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList2.opList0 system.switch_cpus0.fuPool.FUList2.opList1 system.switch_cpus0.fuPool.FUList2.opList2

[system.switch_cpus0.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus0.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus0.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus0.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList3.opList0 system.switch_cpus0.fuPool.FUList3.opList1 system.switch_cpus0.fuPool.FUList3.opList2 system.switch_cpus0.fuPool.FUList3.opList3 system.switch_cpus0.fuPool.FUList3.opList4

[system.switch_cpus0.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus0.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus0.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus0.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus0.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus0.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList4.opList0 system.switch_cpus0.fuPool.FUList4.opList1

[system.switch_cpus0.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList5.opList00 system.switch_cpus0.fuPool.FUList5.opList01 system.switch_cpus0.fuPool.FUList5.opList02 system.switch_cpus0.fuPool.FUList5.opList03 system.switch_cpus0.fuPool.FUList5.opList04 system.switch_cpus0.fuPool.FUList5.opList05 system.switch_cpus0.fuPool.FUList5.opList06 system.switch_cpus0.fuPool.FUList5.opList07 system.switch_cpus0.fuPool.FUList5.opList08 system.switch_cpus0.fuPool.FUList5.opList09 system.switch_cpus0.fuPool.FUList5.opList10 system.switch_cpus0.fuPool.FUList5.opList11 system.switch_cpus0.fuPool.FUList5.opList12 system.switch_cpus0.fuPool.FUList5.opList13 system.switch_cpus0.fuPool.FUList5.opList14 system.switch_cpus0.fuPool.FUList5.opList15 system.switch_cpus0.fuPool.FUList5.opList16 system.switch_cpus0.fuPool.FUList5.opList17 system.switch_cpus0.fuPool.FUList5.opList18 system.switch_cpus0.fuPool.FUList5.opList19 system.switch_cpus0.fuPool.FUList5.opList20 system.switch_cpus0.fuPool.FUList5.opList21 system.switch_cpus0.fuPool.FUList5.opList22 system.switch_cpus0.fuPool.FUList5.opList23 system.switch_cpus0.fuPool.FUList5.opList24 system.switch_cpus0.fuPool.FUList5.opList25

[system.switch_cpus0.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList6.opList

[system.switch_cpus0.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList7.opList0 system.switch_cpus0.fuPool.FUList7.opList1

[system.switch_cpus0.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList8.opList0 system.switch_cpus0.fuPool.FUList8.opList1 system.switch_cpus0.fuPool.FUList8.opList2 system.switch_cpus0.fuPool.FUList8.opList3

[system.switch_cpus0.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus0.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus0.fuPool.FUList9.opList

[system.switch_cpus0.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus0.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus0.itb.walker

[system.switch_cpus0.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus0.itb.walker.power_state
system=system

[system.switch_cpus0.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus0.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus1]
type=DerivO3CPU
children=branchPred dtb fuPool itb power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus1.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.switch_cpus1.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus1.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu1.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus1.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus1.power_state
progress_interval=3333333333
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus1.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu1.workload

[system.switch_cpus1.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus1.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus1.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus1.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus1.dtb.walker

[system.switch_cpus1.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus1.dtb.walker.power_state
system=system

[system.switch_cpus1.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus1.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus1.fuPool.FUList0 system.switch_cpus1.fuPool.FUList1 system.switch_cpus1.fuPool.FUList2 system.switch_cpus1.fuPool.FUList3 system.switch_cpus1.fuPool.FUList4 system.switch_cpus1.fuPool.FUList5 system.switch_cpus1.fuPool.FUList6 system.switch_cpus1.fuPool.FUList7 system.switch_cpus1.fuPool.FUList8 system.switch_cpus1.fuPool.FUList9
eventq_index=0

[system.switch_cpus1.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList0.opList

[system.switch_cpus1.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList1.opList0 system.switch_cpus1.fuPool.FUList1.opList1

[system.switch_cpus1.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus1.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus1.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList2.opList0 system.switch_cpus1.fuPool.FUList2.opList1 system.switch_cpus1.fuPool.FUList2.opList2

[system.switch_cpus1.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus1.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus1.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus1.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList3.opList0 system.switch_cpus1.fuPool.FUList3.opList1 system.switch_cpus1.fuPool.FUList3.opList2 system.switch_cpus1.fuPool.FUList3.opList3 system.switch_cpus1.fuPool.FUList3.opList4

[system.switch_cpus1.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus1.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus1.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus1.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus1.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus1.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList4.opList0 system.switch_cpus1.fuPool.FUList4.opList1

[system.switch_cpus1.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList5.opList00 system.switch_cpus1.fuPool.FUList5.opList01 system.switch_cpus1.fuPool.FUList5.opList02 system.switch_cpus1.fuPool.FUList5.opList03 system.switch_cpus1.fuPool.FUList5.opList04 system.switch_cpus1.fuPool.FUList5.opList05 system.switch_cpus1.fuPool.FUList5.opList06 system.switch_cpus1.fuPool.FUList5.opList07 system.switch_cpus1.fuPool.FUList5.opList08 system.switch_cpus1.fuPool.FUList5.opList09 system.switch_cpus1.fuPool.FUList5.opList10 system.switch_cpus1.fuPool.FUList5.opList11 system.switch_cpus1.fuPool.FUList5.opList12 system.switch_cpus1.fuPool.FUList5.opList13 system.switch_cpus1.fuPool.FUList5.opList14 system.switch_cpus1.fuPool.FUList5.opList15 system.switch_cpus1.fuPool.FUList5.opList16 system.switch_cpus1.fuPool.FUList5.opList17 system.switch_cpus1.fuPool.FUList5.opList18 system.switch_cpus1.fuPool.FUList5.opList19 system.switch_cpus1.fuPool.FUList5.opList20 system.switch_cpus1.fuPool.FUList5.opList21 system.switch_cpus1.fuPool.FUList5.opList22 system.switch_cpus1.fuPool.FUList5.opList23 system.switch_cpus1.fuPool.FUList5.opList24 system.switch_cpus1.fuPool.FUList5.opList25

[system.switch_cpus1.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList6.opList

[system.switch_cpus1.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList7.opList0 system.switch_cpus1.fuPool.FUList7.opList1

[system.switch_cpus1.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList8.opList0 system.switch_cpus1.fuPool.FUList8.opList1 system.switch_cpus1.fuPool.FUList8.opList2 system.switch_cpus1.fuPool.FUList8.opList3

[system.switch_cpus1.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus1.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus1.fuPool.FUList9.opList

[system.switch_cpus1.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus1.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus1.itb.walker

[system.switch_cpus1.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus1.itb.walker.power_state
system=system

[system.switch_cpus1.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus1.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus2]
type=DerivO3CPU
children=branchPred dtb fuPool itb power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus2.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=2
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.switch_cpus2.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus2.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu2.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus2.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus2.power_state
progress_interval=3333333333
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus2.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu2.workload

[system.switch_cpus2.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus2.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus2.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus2.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus2.dtb.walker

[system.switch_cpus2.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus2.dtb.walker.power_state
system=system

[system.switch_cpus2.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus2.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus2.fuPool.FUList0 system.switch_cpus2.fuPool.FUList1 system.switch_cpus2.fuPool.FUList2 system.switch_cpus2.fuPool.FUList3 system.switch_cpus2.fuPool.FUList4 system.switch_cpus2.fuPool.FUList5 system.switch_cpus2.fuPool.FUList6 system.switch_cpus2.fuPool.FUList7 system.switch_cpus2.fuPool.FUList8 system.switch_cpus2.fuPool.FUList9
eventq_index=0

[system.switch_cpus2.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList0.opList

[system.switch_cpus2.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList1.opList0 system.switch_cpus2.fuPool.FUList1.opList1

[system.switch_cpus2.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus2.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus2.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList2.opList0 system.switch_cpus2.fuPool.FUList2.opList1 system.switch_cpus2.fuPool.FUList2.opList2

[system.switch_cpus2.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus2.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus2.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus2.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList3.opList0 system.switch_cpus2.fuPool.FUList3.opList1 system.switch_cpus2.fuPool.FUList3.opList2 system.switch_cpus2.fuPool.FUList3.opList3 system.switch_cpus2.fuPool.FUList3.opList4

[system.switch_cpus2.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus2.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus2.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus2.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus2.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus2.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList4.opList0 system.switch_cpus2.fuPool.FUList4.opList1

[system.switch_cpus2.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList5.opList00 system.switch_cpus2.fuPool.FUList5.opList01 system.switch_cpus2.fuPool.FUList5.opList02 system.switch_cpus2.fuPool.FUList5.opList03 system.switch_cpus2.fuPool.FUList5.opList04 system.switch_cpus2.fuPool.FUList5.opList05 system.switch_cpus2.fuPool.FUList5.opList06 system.switch_cpus2.fuPool.FUList5.opList07 system.switch_cpus2.fuPool.FUList5.opList08 system.switch_cpus2.fuPool.FUList5.opList09 system.switch_cpus2.fuPool.FUList5.opList10 system.switch_cpus2.fuPool.FUList5.opList11 system.switch_cpus2.fuPool.FUList5.opList12 system.switch_cpus2.fuPool.FUList5.opList13 system.switch_cpus2.fuPool.FUList5.opList14 system.switch_cpus2.fuPool.FUList5.opList15 system.switch_cpus2.fuPool.FUList5.opList16 system.switch_cpus2.fuPool.FUList5.opList17 system.switch_cpus2.fuPool.FUList5.opList18 system.switch_cpus2.fuPool.FUList5.opList19 system.switch_cpus2.fuPool.FUList5.opList20 system.switch_cpus2.fuPool.FUList5.opList21 system.switch_cpus2.fuPool.FUList5.opList22 system.switch_cpus2.fuPool.FUList5.opList23 system.switch_cpus2.fuPool.FUList5.opList24 system.switch_cpus2.fuPool.FUList5.opList25

[system.switch_cpus2.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList6.opList

[system.switch_cpus2.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList7.opList0 system.switch_cpus2.fuPool.FUList7.opList1

[system.switch_cpus2.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList8.opList0 system.switch_cpus2.fuPool.FUList8.opList1 system.switch_cpus2.fuPool.FUList8.opList2 system.switch_cpus2.fuPool.FUList8.opList3

[system.switch_cpus2.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus2.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus2.fuPool.FUList9.opList

[system.switch_cpus2.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus2.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus2.itb.walker

[system.switch_cpus2.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus2.itb.walker.power_state
system=system

[system.switch_cpus2.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus2.tracer]
type=ExeTracer
eventq_index=0

[system.switch_cpus3]
type=DerivO3CPU
children=branchPred dtb fuPool itb power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus3.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=3
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
dtb=system.switch_cpus3.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus3.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=
isa=system.cpu3.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus3.itb
max_insts_all_threads=0
max_insts_any_thread=250000000
needsTSO=true
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.switch_cpus3.power_state
progress_interval=3333333333
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=true
syscallRetryLatency=10000
system=system
tracer=system.switch_cpus3.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu3.workload

[system.switch_cpus3.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.switch_cpus3.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.switch_cpus3.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.switch_cpus3.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus3.dtb.walker

[system.switch_cpus3.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus3.dtb.walker.power_state
system=system

[system.switch_cpus3.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus3.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.switch_cpus3.fuPool.FUList0 system.switch_cpus3.fuPool.FUList1 system.switch_cpus3.fuPool.FUList2 system.switch_cpus3.fuPool.FUList3 system.switch_cpus3.fuPool.FUList4 system.switch_cpus3.fuPool.FUList5 system.switch_cpus3.fuPool.FUList6 system.switch_cpus3.fuPool.FUList7 system.switch_cpus3.fuPool.FUList8 system.switch_cpus3.fuPool.FUList9
eventq_index=0

[system.switch_cpus3.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList0.opList

[system.switch_cpus3.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList1.opList0 system.switch_cpus3.fuPool.FUList1.opList1

[system.switch_cpus3.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.switch_cpus3.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.switch_cpus3.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList2.opList0 system.switch_cpus3.fuPool.FUList2.opList1 system.switch_cpus3.fuPool.FUList2.opList2

[system.switch_cpus3.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.switch_cpus3.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.switch_cpus3.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.switch_cpus3.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList3.opList0 system.switch_cpus3.fuPool.FUList3.opList1 system.switch_cpus3.fuPool.FUList3.opList2 system.switch_cpus3.fuPool.FUList3.opList3 system.switch_cpus3.fuPool.FUList3.opList4

[system.switch_cpus3.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.switch_cpus3.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.switch_cpus3.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.switch_cpus3.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.switch_cpus3.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.switch_cpus3.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList4.opList0 system.switch_cpus3.fuPool.FUList4.opList1

[system.switch_cpus3.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList5.opList00 system.switch_cpus3.fuPool.FUList5.opList01 system.switch_cpus3.fuPool.FUList5.opList02 system.switch_cpus3.fuPool.FUList5.opList03 system.switch_cpus3.fuPool.FUList5.opList04 system.switch_cpus3.fuPool.FUList5.opList05 system.switch_cpus3.fuPool.FUList5.opList06 system.switch_cpus3.fuPool.FUList5.opList07 system.switch_cpus3.fuPool.FUList5.opList08 system.switch_cpus3.fuPool.FUList5.opList09 system.switch_cpus3.fuPool.FUList5.opList10 system.switch_cpus3.fuPool.FUList5.opList11 system.switch_cpus3.fuPool.FUList5.opList12 system.switch_cpus3.fuPool.FUList5.opList13 system.switch_cpus3.fuPool.FUList5.opList14 system.switch_cpus3.fuPool.FUList5.opList15 system.switch_cpus3.fuPool.FUList5.opList16 system.switch_cpus3.fuPool.FUList5.opList17 system.switch_cpus3.fuPool.FUList5.opList18 system.switch_cpus3.fuPool.FUList5.opList19 system.switch_cpus3.fuPool.FUList5.opList20 system.switch_cpus3.fuPool.FUList5.opList21 system.switch_cpus3.fuPool.FUList5.opList22 system.switch_cpus3.fuPool.FUList5.opList23 system.switch_cpus3.fuPool.FUList5.opList24 system.switch_cpus3.fuPool.FUList5.opList25

[system.switch_cpus3.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList6.opList

[system.switch_cpus3.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList7.opList0 system.switch_cpus3.fuPool.FUList7.opList1

[system.switch_cpus3.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList8.opList0 system.switch_cpus3.fuPool.FUList8.opList1 system.switch_cpus3.fuPool.FUList8.opList2 system.switch_cpus3.fuPool.FUList8.opList3

[system.switch_cpus3.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.switch_cpus3.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.switch_cpus3.fuPool.FUList9.opList

[system.switch_cpus3.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.switch_cpus3.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.switch_cpus3.itb.walker

[system.switch_cpus3.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.switch_cpus3.itb.walker.power_state
system=system

[system.switch_cpus3.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.switch_cpus3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.switch_cpus3.tracer]
type=ExeTracer
eventq_index=0

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

