###############################################################
#  Generated by:      Cadence Innovus 21.12-s106_1
#  OS:                Linux x86_64(Host ID iteso-server)
#  Generated on:      Thu Nov 30 04:20:16 2023
#  Design:            risc_v_Pad_Frame
#  Command:           report_ccopt_skew_groups -file skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

-------------------------------------------------------------------------------
Skew Group                  Sources    Constrained Sinks    Unconstrained Sinks
-------------------------------------------------------------------------------
My_CLK/ConstraintMode_BC       1             3519                    0
My_CLK/ConstraintMode_WC       1             3519                    0
-------------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                Skew Group                  ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DelayCorner_WC:both.early    My_CLK/ConstraintMode_BC        -        0.562     0.577     0.570        0.002       ignored                  -         0.014              -
                             My_CLK/ConstraintMode_WC        -        0.562     0.577     0.570        0.002       ignored                  -         0.014              -
DelayCorner_WC:both.late     My_CLK/ConstraintMode_BC    none         0.565     0.580     0.573        0.002       auto computed        0.105         0.014    100% {0.565, 0.580}
                             My_CLK/ConstraintMode_WC     0.600       0.565     0.580     0.573        0.002       auto computed        0.105         0.014    100% {0.565, 0.580}
DelayCorner_BC:both.early    My_CLK/ConstraintMode_BC        -        0.301     0.312     0.308        0.002       ignored                  -         0.011              -
                             My_CLK/ConstraintMode_WC        -        0.301     0.312     0.308        0.002       ignored                  -         0.011              -
DelayCorner_BC:both.late     My_CLK/ConstraintMode_BC        -        0.303     0.314     0.310        0.002       ignored                  -         0.012              -
                             My_CLK/ConstraintMode_WC        -        0.303     0.314     0.310        0.002       ignored                  -         0.012              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------------
Timing Corner                Skew Group                  Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------------
DelayCorner_WC:both.early    My_CLK/ConstraintMode_BC    0.562        1      0.577        2
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_mem_wb_datapath_ffd_q_reg[6]/CKN
                             My_CLK/ConstraintMode_WC    0.562        9      0.577       10
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_mem_wb_datapath_ffd_q_reg[6]/CKN
DelayCorner_WC:both.late     My_CLK/ConstraintMode_BC    0.565        3      0.580        4
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_mem_wb_datapath_ffd_q_reg[6]/CKN
                             My_CLK/ConstraintMode_WC    0.565       11      0.580       12
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_mem_wb_datapath_ffd_q_reg[6]/CKN
DelayCorner_BC:both.early    My_CLK/ConstraintMode_BC    0.301        5      0.312        6
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
                             My_CLK/ConstraintMode_WC    0.301       13      0.312       14
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
DelayCorner_BC:both.late     My_CLK/ConstraintMode_BC    0.303        7      0.314        8
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
                             My_CLK/ConstraintMode_WC    0.303       15      0.314       16
-    min risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-    max risc_v_top_i_memory_rom_rom_memory_reg[96][19]/CK
---------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, min clock_path:
===================================================================

PathID    : 1
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     : 0.562

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.044  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.001   0.308   0.055  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.122   0.430   0.071  0.029  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.431   0.071  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.131   0.562   0.078  0.040  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.562   0.078  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, max clock_path:
===================================================================

PathID    : 2
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_ex_mem_datapath_ffd_q_reg[38]/CKN
Delay     : 0.577

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.044  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.002   0.309   0.055  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.123   0.432   0.073  0.030  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00003/A
-     CLKBUFX12  rise   0.001   0.433   0.073  -      (424.605,321.555)   29.765   -       
CTS_ccl_a_buf_00003/Y
-     CLKBUFX12  rise   0.138   0.571   0.087  0.037  (424.180,321.895)    0.765     87    
risc_v_top_i_ex_mem_datapath_ffd_q_reg[38]/CKN
-     DFFNSRX1   rise   0.005   0.577   0.088  -      (413.970,319.930)   12.175   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, min clock_path:
==================================================================

PathID    : 3
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     : 0.565

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.045  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.001   0.308   0.056  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.124   0.432   0.073  0.029  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.433   0.073  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.132   0.565   0.079  0.040  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.565   0.079  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, max clock_path:
==================================================================

PathID    : 4
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_ex_mem_datapath_ffd_q_reg[6]/CKN
Delay     : 0.580

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.045  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.002   0.309   0.056  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.125   0.434   0.075  0.030  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00003/A
-     CLKBUFX12  rise   0.001   0.434   0.075  -      (424.605,321.555)   29.765   -       
CTS_ccl_a_buf_00003/Y
-     CLKBUFX12  rise   0.140   0.574   0.088  0.037  (424.180,321.895)    0.765     87    
risc_v_top_i_ex_mem_datapath_ffd_q_reg[6]/CKN
-     DFFNSRX1   rise   0.005   0.580   0.088  -      (419.370,316.510)   10.195   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, min clock_path:
===================================================================

PathID    : 5
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     : 0.301

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.017  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.004   0.245   0.031  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.029   0.275   0.021  0.035  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.275   0.021  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.025   0.301   0.023  0.049  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.301   0.024  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, max clock_path:
===================================================================

PathID    : 6
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
Delay     : 0.312

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.017  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.005   0.246   0.031  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.029   0.275   0.022  0.036  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16  rise   0.001   0.277   0.023  -      (400.500,366.035)   49.460   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16  rise   0.027   0.303   0.024  0.049  (400.025,366.260)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
-     DFFHQX1    rise   0.009   0.312   0.028  -      (376.875,382.880)   39.770   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, min clock_path:
==================================================================

PathID    : 7
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     : 0.303

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.018  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.004   0.246   0.032  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.030   0.276   0.023  0.035  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.276   0.023  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.026   0.302   0.024  0.049  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.303   0.025  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, max clock_path:
==================================================================

PathID    : 8
Path type : skew group My_CLK/ConstraintMode_BC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
Delay     : 0.314

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.018  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.005   0.246   0.032  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.030   0.276   0.024  0.036  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16  rise   0.002   0.278   0.024  -      (400.500,366.035)   49.460   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16  rise   0.027   0.305   0.025  0.049  (400.025,366.260)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
-     DFFHQX1    rise   0.009   0.314   0.030  -      (376.875,382.880)   39.770   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, min clock_path:
===================================================================

PathID    : 9
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     : 0.562

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.044  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.001   0.308   0.055  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.122   0.430   0.071  0.029  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.431   0.071  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.131   0.562   0.078  0.040  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.562   0.078  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.early, max clock_path:
===================================================================

PathID    : 10
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_ex_mem_datapath_ffd_q_reg[38]/CKN
Delay     :  0.577

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.044  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.002   0.309   0.055  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.123   0.432   0.073  0.030  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00003/A
-     CLKBUFX12  rise   0.001   0.433   0.073  -      (424.605,321.555)   29.765   -       
CTS_ccl_a_buf_00003/Y
-     CLKBUFX12  rise   0.138   0.571   0.087  0.037  (424.180,321.895)    0.765     87    
risc_v_top_i_ex_mem_datapath_ffd_q_reg[38]/CKN
-     DFFNSRX1   rise   0.005   0.577   0.088  -      (413.970,319.930)   12.175   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, min clock_path:
==================================================================

PathID    : 11
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     :  0.565

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.045  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.001   0.308   0.056  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.124   0.432   0.073  0.029  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.433   0.073  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.132   0.565   0.079  0.040  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.565   0.079  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_WC:both.late, max clock_path:
==================================================================

PathID    : 12
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_ex_mem_datapath_ffd_q_reg[6]/CKN
Delay     :  0.580

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.387  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.107   0.307   0.045  0.019  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.002   0.309   0.056  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.125   0.434   0.075  0.030  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00003/A
-     CLKBUFX12  rise   0.001   0.434   0.075  -      (424.605,321.555)   29.765   -       
CTS_ccl_a_buf_00003/Y
-     CLKBUFX12  rise   0.140   0.574   0.088  0.037  (424.180,321.895)    0.765     87    
risc_v_top_i_ex_mem_datapath_ffd_q_reg[6]/CKN
-     DFFNSRX1   rise   0.005   0.580   0.088  -      (419.370,316.510)   10.195   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, min clock_path:
===================================================================

PathID    : 13
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     :  0.301

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.017  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.004   0.245   0.031  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.029   0.275   0.021  0.035  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.275   0.021  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.025   0.301   0.023  0.049  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.301   0.024  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.early, max clock_path:
===================================================================

PathID    : 14
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
Delay     :  0.312

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.017  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.005   0.246   0.031  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.029   0.275   0.022  0.036  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16  rise   0.001   0.277   0.023  -      (400.500,366.035)   49.460   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16  rise   0.027   0.303   0.024  0.049  (400.025,366.260)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
-     DFFHQX1    rise   0.009   0.312   0.028  -      (376.875,382.880)   39.770   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, min clock_path:
==================================================================

PathID    : 15
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
Delay     :  0.303

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.018  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX12  rise   0.004   0.246   0.032  -      (315.605,307.875)   95.930   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX12  rise   0.030   0.276   0.023  0.035  (315.180,308.215)    0.765     12    
CTS_ccl_a_buf_00027/A
-     CLKBUFX16  rise   0.001   0.276   0.023  -      (314.300,311.315)    3.980   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX16  rise   0.026   0.302   0.024  0.049  (313.825,311.540)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[94][1]/CK
-     DFFHQX1    rise   0.000   0.303   0.025  -      (313.875,313.280)    1.790   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner DelayCorner_BC:both.late, max clock_path:
==================================================================

PathID    : 16
Path type : skew group My_CLK/ConstraintMode_WC (path 1 of 1)
Start     : clk
End       : risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
Delay     :  0.314

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.200   0.000  2.239  (280.000,90.710)   -            1    
pad_clk/PAD
-     PADDI      rise   0.000   0.200   0.003  -      (280.000,90.710)     0.000   -       
pad_clk/Y
-     PADDI      rise   0.041   0.241   0.018  0.020  (277.913,249.637)  161.015      3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX12  rise   0.005   0.246   0.032  -      (395.605,321.555)  189.610   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX12  rise   0.030   0.276   0.024  0.036  (395.180,321.895)    0.765     12    
CTS_ccl_a_buf_00012/A
-     CLKBUFX16  rise   0.002   0.278   0.024  -      (400.500,366.035)   49.460   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX16  rise   0.027   0.305   0.025  0.049  (400.025,366.260)    0.700    100    
risc_v_top_i_memory_rom_rom_memory_reg[10][5]/CK
-     DFFHQX1    rise   0.009   0.314   0.030  -      (376.875,382.880)   39.770   -       
-------------------------------------------------------------------------------------------------

