

================================================================
== Vivado HLS Report for 'MotorCtrl'
================================================================
* Date:           Wed May 20 15:18:46 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        MotorControl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      2.52|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    5|    1|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |                                        |                              |  Latency  |  Interval | Pipeline|
        |                Instance                |            Module            | min | max | min | max |   Type  |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+
        |grp_MotorCtrl_clockDividerThread_fu_88  |MotorCtrl_clockDividerThread  |    3|    3|    3|    3|   none  |
        |grp_MotorCtrl_pwmThread_fu_116          |MotorCtrl_pwmThread           |    4|    4|    4|    4|   none  |
        +----------------------------------------+------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|     18|    136|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     37|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     55|    136|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------------------+------------------------------+---------+-------+----+-----+
    |grp_MotorCtrl_clockDividerThread_fu_88  |MotorCtrl_clockDividerThread  |        0|      0|   4|  106|
    |grp_MotorCtrl_pwmThread_fu_116          |MotorCtrl_pwmThread           |        0|      0|  14|   30|
    +----------------------------------------+------------------------------+---------+-------+----+-----+
    |Total                                   |                              |        0|      0|  18|  136|
    +----------------------------------------+------------------------------+---------+-------+----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |DIR1                      |   1|   0|    1|          0|
    |DIR2                      |   1|   0|    1|          0|
    |EN1                       |   1|   0|    1|          0|
    |EN2                       |   1|   0|    1|          0|
    |MotorCtrl_dividerCount_V  |  32|   0|   32|          0|
    |MotorCtrl_pwmClock_V      |   1|   0|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  37|   0|   37|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|clk        |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl | return value |
|reset      |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl | return value |
|pwmR       |  in |   10|   ap_none  |         pwmR         |    pointer   |
|pwmL       |  in |   10|   ap_none  |         pwmL         |    pointer   |
|Direction  |  in |    1|   ap_none  |       Direction      |    pointer   |
|EN1        | out |    1|   ap_vld   |          EN1         |    pointer   |
|EN2        | out |    1|   ap_vld   |          EN2         |    pointer   |
|DIR1       | out |    1|   ap_vld   |         DIR1         |    pointer   |
|DIR2       | out |    1|   ap_vld   |         DIR2         |    pointer   |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (MotorCtrl_ssdm_thread_M_pwm) | (MotorCtrl_ssdm_thread_M_clo)
2 --> 
* FSM state operations: 

 <State 1>: 2.52ns
ST_1: stg_3 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !77

ST_1: stg_4 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !81

ST_1: stg_5 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmR), !map !85

ST_1: stg_6 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i10* %pwmL), !map !89

ST_1: stg_7 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %Direction), !map !93

ST_1: stg_8 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN1), !map !97

ST_1: stg_9 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %EN2), !map !101

ST_1: stg_10 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR1), !map !105

ST_1: stg_11 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %DIR2), !map !109

ST_1: stg_12 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %MotorCtrl_pwmCount_V), !map !113

ST_1: stg_13 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %MotorCtrl_dividerCount_V), !map !117

ST_1: stg_14 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %MotorCtrl_pwmClock_V), !map !121

ST_1: stg_15 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecIFCore(i1* %Direction, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_16 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmL, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_17 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i10* %pwmR, [1 x i8]* @p_str14, [10 x i8]* @p_str19, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [17 x i8]* @p_str20)

ST_1: stg_18 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @p_str, [10 x i8]* @p_str) nounwind

ST_1: MotorCtrl_ssdm_thread_M_pwm [1/1] 0.00ns
:16  %MotorCtrl_ssdm_thread_M_pwm = load i1* @MotorCtrl_ssdm_thread_M_pwmThread, align 1

ST_1: stg_20 [1/1] 0.00ns
:17  br i1 %MotorCtrl_ssdm_thread_M_pwm, label %1, label %2

ST_1: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecProcessDecl([10 x i8]* @p_str, i32 2, [10 x i8]* @p_str12) nounwind

ST_1: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str12, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: MotorCtrl_ssdm_thread_M_clo [1/1] 0.00ns
:2  %MotorCtrl_ssdm_thread_M_clo = load i1* @MotorCtrl_ssdm_thread_M_clockDividerThread, align 1

ST_1: stg_24 [1/1] 0.00ns
:3  br i1 %MotorCtrl_ssdm_thread_M_clo, label %3, label %4

ST_1: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecProcessDecl([10 x i8]* @p_str, i32 2, [19 x i8]* @p_str21) nounwind

ST_1: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str21, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str21, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i10* %pwmR) nounwind

ST_1: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str6, i32 0, i32 0, i10* %pwmL) nounwind

ST_1: stg_32 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str7, i32 0, i32 0, i1* %Direction) nounwind

ST_1: stg_33 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str8, i32 0, i32 0, i1* %EN1) nounwind

ST_1: stg_34 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [4 x i8]* @p_str9, i32 0, i32 0, i1* %EN2) nounwind

ST_1: stg_35 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str10, i32 0, i32 0, i1* %DIR1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecPort([10 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [5 x i8]* @p_str11, i32 0, i32 0, i1* %DIR2) nounwind

ST_1: stg_37 [1/1] 0.00ns
:12  ret void

ST_1: stg_38 [2/2] 2.52ns
:0  call void @"MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread"(i1* %clk, i1* %reset, i10* %pwmR, i10* %pwmL, i1* %Direction, i1* %EN1, i1* %EN2, i1* %DIR1, i1* %DIR2, i10* %MotorCtrl_pwmCount_V, i32* %MotorCtrl_dividerCount_V, i1* %MotorCtrl_pwmClock_V)

ST_1: stg_39 [2/2] 2.07ns
:0  call void @"MotorCtrl::MotorCtrl_MotorCtrl::pwmThread"(i1* %clk, i1* %reset, i10* %pwmR, i10* %pwmL, i1* %Direction, i1* %EN1, i1* %EN2, i1* %DIR1, i1* %DIR2, i10* %MotorCtrl_pwmCount_V, i32* %MotorCtrl_dividerCount_V, i1* %MotorCtrl_pwmClock_V)


 <State 2>: 2.44ns
ST_2: stg_40 [1/2] 2.44ns
:0  call void @"MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread"(i1* %clk, i1* %reset, i10* %pwmR, i10* %pwmL, i1* %Direction, i1* %EN1, i1* %EN2, i1* %DIR1, i1* %DIR2, i10* %MotorCtrl_pwmCount_V, i32* %MotorCtrl_dividerCount_V, i1* %MotorCtrl_pwmClock_V)

ST_2: stg_41 [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: stg_42 [1/2] 0.00ns
:0  call void @"MotorCtrl::MotorCtrl_MotorCtrl::pwmThread"(i1* %clk, i1* %reset, i10* %pwmR, i10* %pwmL, i1* %Direction, i1* %EN1, i1* %EN2, i1* %DIR1, i1* %DIR2, i10* %MotorCtrl_pwmCount_V, i32* %MotorCtrl_dividerCount_V, i1* %MotorCtrl_pwmClock_V)

ST_2: stg_43 [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: stg_44 [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b8130160; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812ff20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwmR]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812f110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pwmL]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812f3e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812ffb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b8130040; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ EN2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b8130280; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DIR1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b812fd70; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ DIR2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x36b812f8f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ MotorCtrl_pwmCount_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x36b812f470; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MotorCtrl_dividerCount_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x36b812f1a0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ MotorCtrl_pwmClock_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; mode=0x36b812f590; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ MotorCtrl_ssdm_thread_M_pwmThread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x36b812f230; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ MotorCtrl_ssdm_thread_M_clockDividerThread]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; mode=0x36b812f620; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                       (specbitsmap    ) [ 000]
stg_4                       (specbitsmap    ) [ 000]
stg_5                       (specbitsmap    ) [ 000]
stg_6                       (specbitsmap    ) [ 000]
stg_7                       (specbitsmap    ) [ 000]
stg_8                       (specbitsmap    ) [ 000]
stg_9                       (specbitsmap    ) [ 000]
stg_10                      (specbitsmap    ) [ 000]
stg_11                      (specbitsmap    ) [ 000]
stg_12                      (specbitsmap    ) [ 000]
stg_13                      (specbitsmap    ) [ 000]
stg_14                      (specbitsmap    ) [ 000]
stg_15                      (specifcore     ) [ 000]
stg_16                      (specifcore     ) [ 000]
stg_17                      (specifcore     ) [ 000]
stg_18                      (spectopmodule  ) [ 000]
MotorCtrl_ssdm_thread_M_pwm (load           ) [ 011]
stg_20                      (br             ) [ 000]
stg_21                      (specprocessdecl) [ 000]
stg_22                      (specsensitive  ) [ 000]
MotorCtrl_ssdm_thread_M_clo (load           ) [ 010]
stg_24                      (br             ) [ 000]
stg_25                      (specprocessdecl) [ 000]
stg_26                      (specsensitive  ) [ 000]
stg_27                      (specsensitive  ) [ 000]
stg_28                      (specport       ) [ 000]
stg_29                      (specport       ) [ 000]
stg_30                      (specport       ) [ 000]
stg_31                      (specport       ) [ 000]
stg_32                      (specport       ) [ 000]
stg_33                      (specport       ) [ 000]
stg_34                      (specport       ) [ 000]
stg_35                      (specport       ) [ 000]
stg_36                      (specport       ) [ 000]
stg_37                      (ret            ) [ 000]
stg_40                      (call           ) [ 000]
stg_41                      (br             ) [ 000]
stg_42                      (call           ) [ 000]
stg_43                      (br             ) [ 000]
stg_44                      (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pwmR">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwmR"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pwmL">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwmL"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Direction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Direction"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="EN2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DIR1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIR1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DIR2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DIR2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MotorCtrl_pwmCount_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_pwmCount_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MotorCtrl_dividerCount_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_dividerCount_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MotorCtrl_pwmClock_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_pwmClock_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MotorCtrl_ssdm_thread_M_pwmThread">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_ssdm_thread_M_pwmThread"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MotorCtrl_ssdm_thread_M_clockDividerThread">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl_ssdm_thread_M_clockDividerThread"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MotorCtrl::MotorCtrl_MotorCtrl::pwmThread"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_MotorCtrl_clockDividerThread_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="10" slack="0"/>
<pin id="93" dir="0" index="4" bw="10" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="1" slack="0"/>
<pin id="96" dir="0" index="7" bw="1" slack="0"/>
<pin id="97" dir="0" index="8" bw="1" slack="0"/>
<pin id="98" dir="0" index="9" bw="1" slack="0"/>
<pin id="99" dir="0" index="10" bw="10" slack="0"/>
<pin id="100" dir="0" index="11" bw="32" slack="0"/>
<pin id="101" dir="0" index="12" bw="1" slack="0"/>
<pin id="102" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_38/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_MotorCtrl_pwmThread_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="10" slack="0"/>
<pin id="121" dir="0" index="4" bw="10" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="0" index="8" bw="1" slack="0"/>
<pin id="126" dir="0" index="9" bw="1" slack="0"/>
<pin id="127" dir="0" index="10" bw="10" slack="0"/>
<pin id="128" dir="0" index="11" bw="32" slack="0"/>
<pin id="129" dir="0" index="12" bw="1" slack="0"/>
<pin id="130" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_39/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="MotorCtrl_ssdm_thread_M_pwm_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MotorCtrl_ssdm_thread_M_pwm/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="MotorCtrl_ssdm_thread_M_clo_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MotorCtrl_ssdm_thread_M_clo/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="MotorCtrl_ssdm_thread_M_pwm_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="MotorCtrl_ssdm_thread_M_pwm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="84" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="88" pin=8"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="88" pin=9"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="88" pin=10"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="88" pin=11"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="88" pin=12"/></net>

<net id="131"><net_src comp="86" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="145" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: EN1 | {1 2 }
	Port: EN2 | {1 2 }
	Port: DIR1 | {1 2 }
	Port: DIR2 | {1 2 }
	Port: MotorCtrl_dividerCount_V | {1 2 }
	Port: MotorCtrl_pwmClock_V | {1 2 }
  - Chain level:
	State 1
		stg_20 : 1
		stg_24 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   call   | grp_MotorCtrl_clockDividerThread_fu_88 |  3.142  |    1    |   104   |
|          |     grp_MotorCtrl_pwmThread_fu_116     |  3.142  |    11   |    22   |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |  6.284  |    12   |   126   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|MotorCtrl_ssdm_thread_M_pwm_reg_153|    1   |
+-----------------------------------+--------+
|               Total               |    1   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   12   |   126  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   13   |   126  |
+-----------+--------+--------+--------+
