0.6
2017.4
Dec 15 2017
21:07:18
D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v,1734084875,verilog,,,,sim_controller,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/ALUDec.v,1732418899,verilog,,D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v,,ALUDec,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/Controller.v,1732419221,verilog,,D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v,,Controller,,,,,,,,
D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sources_1/new/MainDec.v,1732418495,verilog,,D:/VerlilogCode/ComputerStructure/exp5/Controller/Controller.srcs/sim_1/new/sim_controller.v,,MainDec,,,,,,,,
