// Seed: 3715148095
module module_0;
  assign id_0 = id_0;
  reg id_1;
  task id_2;
    begin
      id_1 <= 1;
    end
  endtask
  type_11(
      id_1, 1, id_3, id_1
  );
  reg id_4 = 1;
  assign id_2 = id_4;
  logic id_5;
  logic id_6;
  reg   id_7 = 1;
  always @(posedge id_4 or negedge 1'b0) begin
    for (id_1 = id_3; id_5; id_3 = (id_7))
    #1 begin
      id_4 <= 1;
      #1;
    end
  end
  logic id_8;
  logic id_9;
endmodule
