{"title":"DIVPD â€” Divide Packed Double-Precision Floating-Point Values","fields":[{"name":"Instruction Modes","value":"`DIVPD xmm1, xmm2/m128`\n`VDIVPD xmm1, xmm2, xmm3/m128`\n`VDIVPD ymm1, ymm2, ymm3/m256`\n`VDIVPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst`\n`VDIVPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst`\n`VDIVPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst{er}`"},{"name":"Description","value":"Performs a SIMD divide of the double-precision floating-point values in the first source operand by the floating-point values in the second source operand (the third operand). Results are written to the destination operand (the first operand)."},{"name":"\u200b","value":"EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1."},{"name":"\u200b","value":"VEX.256 encoded version: The first source operand (the second operand) is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding destination are zeroed."},{"name":"\u200b","value":"VEX.128 encoded version: The first source operand (the second operand) is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAXVL-1:128) of the corresponding destination are zeroed."},{"name":"\u200b","value":"128-bit Legacy SSE version: The second source operand (the second operand) can be an XMM register or an 128-bit memory location. The destination is the same as the first source operand. The upper bits (MAXVL-1:128) of the corresponding destination are unmodified."},{"name":"C/C++ Intrinsics","value":"`VDIVPD __m512d _mm512_div_pd( __m512d a, __m512d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m512d _mm512_mask_div_pd(__m512d s, __mmask8 k, __m512d a, __m512d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m512d _mm512_maskz_div_pd( __mmask8 k, __m512d a, __m512d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m256d _mm256_mask_div_pd(__m256d s, __mmask8 k, __m256d a, __m256d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m256d _mm256_maskz_div_pd( __mmask8 k, __m256d a, __m256d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m128d _mm_mask_div_pd(__m128d s, __mmask8 k, __m128d a, __m128d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m128d _mm_maskz_div_pd( __mmask8 k, __m128d a, __m128d b);\n`"},{"name":"\u200b","value":"`VDIVPD __m512d _mm512_div_round_pd( __m512d a, __m512d b, int);\n`"},{"name":"\u200b","value":"`VDIVPD __m512d _mm512_mask_div_round_pd(__m512d s, __mmask8 k, __m512d a, __m512d b, int);\n`"},{"name":"\u200b","value":"`VDIVPD __m512d _mm512_maskz_div_round_pd( __mmask8 k, __m512d a, __m512d b, int);\n`"},{"name":"\u200b","value":"`VDIVPD __m256d _mm256_div_pd (__m256d a, __m256d b);\n`"},{"name":"\u200b","value":"`DIVPD __m128d _mm_div_pd (__m128d a, __m128d b);\n`"},{"name":"CPUID Flags","value":"SSE2"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}