diff --git a/arch/riscv/dts/cv64a6_genesysII.dts b/arch/riscv/dts/cv64a6_genesysII.dts
index b699c7bbb0..296bcc2e28 100644
--- a/arch/riscv/dts/cv64a6_genesysII.dts
+++ b/arch/riscv/dts/cv64a6_genesysII.dts
@@ -6,15 +6,15 @@
   compatible = "eth,ariane-bare-dev";
   model = "eth,ariane-bare";
   chosen {
-    stdout-path = "/soc/uart@10000000:115200";
+    stdout-path = "/soc/uart@10000000:38400";
     //tick-timer =  "/cpus/cpu@0";
   };
   cpus {
     #address-cells = <1>;
     #size-cells = <0>;
-    timebase-frequency = <25000000>; // 25 MHz
+    timebase-frequency = <20000000>; // 20 MHz
     CPU0: cpu@0 {
-      clock-frequency = <50000000>; // 50 MHz
+      clock-frequency = <40000000>; // 40 MHz
       device_type = "cpu";
       reg = <0>;
       status = "okay";
@@ -24,6 +24,23 @@
       tlb-split;
       // HLIC - hart local interrupt controller
       CPU0_intc: interrupt-controller {
+        #address-cells = <1>;
+        #interrupt-cells = <1>;
+        interrupt-controller;
+        compatible = "riscv,cpu-intc";
+      };
+    };
+    CPU1: cpu@1 {
+      device_type = "cpu";
+      status = "okay";
+      compatible = "eth,ariane", "riscv";
+      clock-frequency = <40000000>;
+      riscv,isa = "rv64imafdc";
+      mmu-type = "riscv,sv39";
+      tlb-split;
+      reg = <1>;
+      CPU1_intc: interrupt-controller {
+        #address-cells = <1>;
         #interrupt-cells = <1>;
         interrupt-controller;
         compatible = "riscv,cpu-intc";
@@ -32,24 +49,16 @@
   };
   memory@80000000 {
     device_type = "memory";
-    reg = <0x0 0x80000000 0x0 0x40000000>;
-  };
-  leds {
-    compatible = "gpio-leds";
-    heartbeat-led {
-      gpios = <&xlnx_gpio 1 0>;
-      linux,default-trigger = "heartbeat";
-      retain-state-suspended;
-    };
+    reg = <0x0 0x80000000 0x0 0x2000000>;
   };
-  L26: soc {
+  soc: soc {
     #address-cells = <2>;
     #size-cells = <2>;
     compatible = "eth,ariane-bare-soc", "simple-bus";
     ranges;
     clint@2000000 {
       compatible = "riscv,clint0";
-      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>;
+      interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7>, <&CPU1_intc 3 &CPU1_intc 7>;
       reg = <0x0 0x2000000 0x0 0xc0000>;
       reg-names = "control";
     };
@@ -58,22 +67,22 @@
       #interrupt-cells = <1>;
       compatible = "riscv,plic0";
       interrupt-controller;
-      interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>;
+      interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9>, <&CPU1_intc 11 &CPU1_intc 9>;
       reg = <0x0 0xc000000 0x0 0x4000000>;
       riscv,max-priority = <7>;
       riscv,ndev = <30>;
     };
-//  debug-controller@0 {
-//    compatible = "riscv,debug-013";
-//    interrupts-extended = <&CPU0_intc 65535>;
-//    reg = <0x0 0x0 0x0 0x1000>;
-//    reg-names = "control";
-//  };
+    debug-controller@0 {
+      compatible = "riscv,debug-013";
+      interrupts-extended = <&CPU0_intc 65535>;
+      reg = <0x0 0x0 0x0 0x1000>;
+      reg-names = "control";
+    };
     uart@10000000 {
       compatible = "ns16750", "ns16550";
       reg = <0x0 0x10000000 0x0 0x1000>;
-      clock-frequency = <50000000>;
-      current-speed = <115200>;
+      clock-frequency = <40000000>;
+      current-speed = <38400>;
       interrupt-parent = <&PLIC0>;
       interrupts = <1>;
       reg-shift = <2>; // regs are spaced on 32 bit boundary
@@ -86,60 +95,5 @@
       interrupt-parent = <&PLIC0>;
       reg-names = "control";
     };
-    xps-spi@20000000 {
-      compatible = "xlnx,xps-spi-2.00.b", "xlnx,xps-spi-2.00.a";
-      #address-cells = <1>;
-      #size-cells = <0>;
-      interrupt-parent = <&PLIC0>;
-      interrupts = < 2 2 >;
-      reg = < 0x0 0x20000000 0x0 0x1000 >;
-      fifo-size = <256>;
-      xlnx,family = "kintex7";
-      xlnx,fifo-exist = <0x1>;
-      xlnx,num-ss-bits = <0x1>;
-      xlnx,num-transfer-bits = <0x8>;
-      xlnx,sck-ratio = <0x4>;
-
-      mmc@0 {
-        compatible = "mmc-spi-slot";
-        reg = <0>;
-        spi-max-frequency = <12500000>;
-        voltage-ranges = <3300 3300>;
-        disable-wp;
-      };
-
-      // mmc-slot@0 {
-      //   compatible = "fsl,mpc8323rdb-mmc-slot", "mmc-spi-slot";
-      //   reg = <0>;  //Chip select 0
-      //   spi-max-frequency = <12500000>;
-      //   voltage-ranges = <3300 3300>;
-      //   //interrupts = < 2 2 >;
-      //   //interrupt-parent = <&PLIC0>;
-      // };
-    };
-    eth: lowrisc-eth@30000000 {
-      compatible = "lowrisc-eth";
-      device_type = "network";
-      interrupt-parent = <&PLIC0>;
-      interrupts = <3 0>;
-      local-mac-address = [00 18 3e 02 e3 7f]; // This needs to change if more than one GenesysII on a VLAN
-      reg = <0x0 0x30000000 0x0 0x8000>;
-    };
-    xlnx_gpio: gpio@40000000 {
-      #gpio-cells = <2>;
-      compatible = "xlnx,xps-gpio-1.00.a";
-      gpio-controller ;
-      reg = <0x0 0x40000000 0x0 0x10000 >;
-      xlnx,all-inputs = <0x0>;
-      xlnx,all-inputs-2 = <0x0>;
-      xlnx,dout-default = <0x0>;
-      xlnx,dout-default-2 = <0x0>;
-      xlnx,gpio-width = <0x8>;
-      xlnx,gpio2-width = <0x8>;
-      xlnx,interrupt-present = <0x0>;
-      xlnx,is-dual = <0x1>;
-      xlnx,tri-default = <0xffffffff>;
-      xlnx,tri-default-2 = <0xffffffff>;
-    };
   };
 };
