// Seed: 1632832331
module module_0 ();
  assign {1, 1} = 1;
  assign id_1   = id_1;
  tri id_2, id_3, id_4, id_5;
  assign id_1[1] = 1;
  wire id_6, id_7;
  always id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    .id_16(id_10),
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
