#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 13 13:36:32 2019
# Process ID: 6432
# Current directory: C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.runs/synth_1
# Command line: vivado.exe -log pool_layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pool_layer.tcl
# Log file: C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.runs/synth_1/pool_layer.vds
# Journal file: C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pool_layer.tcl -notrace
Command: synth_design -top pool_layer -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6352 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 416.969 ; gain = 104.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pool_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pool_layer' (1#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1075.164 ; gain = 762.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1075.164 ; gain = 762.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1075.164 ; gain = 762.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1151]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1150]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1149]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1148]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1147]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1146]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1145]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1144]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1143]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1142]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1141]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1140]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1139]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1138]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1137]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1136]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1135]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1134]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1133]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1132]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1131]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1130]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1129]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool_reg[1109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
INFO: [Synth 8-5544] ROM "pool_reg[1151]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1150]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1149]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1148]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1147]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1146]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1145]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1144]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1143]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1142]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1141]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1140]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1139]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1138]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1137]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1136]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1135]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1134]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1133]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1132]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1131]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1130]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1129]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1128]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1127]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1126]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1125]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1124]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1123]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1122]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1121]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1120]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1119]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1118]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1117]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1116]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1115]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1114]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1113]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1112]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1111]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1110]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1109]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1108]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1107]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1106]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1105]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1104]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1103]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1102]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1101]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1100]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1099]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1098]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1097]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1096]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1095]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1094]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1093]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1092]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1091]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1090]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1089]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1088]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1087]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1086]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1085]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1084]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1083]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1082]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1081]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1080]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1079]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1078]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1077]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1076]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1075]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1074]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1073]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1072]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1071]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1070]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1069]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1068]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1067]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1066]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1065]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1064]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1063]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1062]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1061]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1060]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1059]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1058]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1057]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1056]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1055]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1054]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1053]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pool_reg[1052]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1151]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1150]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1149]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1148]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1147]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1146]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1145]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1144]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1143]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1142]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1141]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1140]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1139]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1138]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1137]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1136]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1135]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1134]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1133]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1132]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1131]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1130]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1129]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1128]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1127]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1126]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1125]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1124]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1123]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1122]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1121]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1120]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1119]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1118]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1117]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1116]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1115]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1114]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1113]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1112]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1111]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1110]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1109]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1108]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1107]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1106]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1105]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1104]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1103]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1102]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1101]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1100]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1099]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1098]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1097]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1096]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1095]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1094]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1093]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1092]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1091]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1090]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1089]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1088]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1087]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1086]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1085]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1084]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1083]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1082]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1081]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1080]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1079]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1078]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1077]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1076]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1075]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1074]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1073]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1072]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1071]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1070]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1069]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1068]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1067]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1066]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1065]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1064]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1063]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1062]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1061]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1060]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1059]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1058]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1057]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1056]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1055]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1054]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1053]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
WARNING: [Synth 8-327] inferring latch for variable 'pool_reg[1052]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11695]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:42 . Memory (MB): peak = 1727.129 ; gain = 1414.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |muxpart                    |           1|     79419|
|2     |\pool_layer__pool_reg[41]  |           1|        69|
|3     |pool_layer__GB2            |           1|       138|
|4     |pool_layer__GB3            |           1|     39883|
|5     |pool_layer__GB4            |           1|     15338|
|6     |pool_layer__GB5            |           1|     17894|
|7     |pool_layer__GB6            |           1|     23005|
|8     |pool_layer__GB7            |           1|     43408|
|9     |pool_layer__GB8            |           1|     12788|
|10    |pool_layer__GB9            |           1|     43444|
|11    |pool_layer__GB10           |           1|     25663|
|12    |pool_layer__GB11           |           1|     52334|
|13    |pool_layer__GB12           |           1|     17831|
|14    |pool_layer__GB13           |           1|     17831|
|15    |pool_layer__GB14           |           1|     51468|
|16    |pool_layer__GB15           |           1|     12860|
|17    |pool_layer__GB16           |           1|     20393|
|18    |pool_layer__GB17           |           1|     25224|
|19    |pool_layer__GB18           |           1|        55|
|20    |pool_layer__GB19           |           1|     50279|
|21    |pool_layer__GB20           |           1|     15342|
|22    |pool_layer__GB21           |           1|     17771|
|23    |pool_layer__GB22           |           1|     22937|
|24    |pool_layer__GB23           |           1|     30235|
|25    |pool_layer__GB24           |           1|     52025|
|26    |pool_layer__GB25           |           1|     12790|
|27    |pool_layer__GB26           |           1|     17902|
|28    |pool_layer__GB27           |           1|     25503|
|29    |pool_layer__GB28           |           1|     27857|
|30    |pool_layer__GB29           |           1|     35655|
|31    |pool_layer__GB30           |           1|     50638|
|32    |pool_layer__GB31           |           1|     12790|
|33    |pool_layer__GB32           |           1|     15348|
|34    |pool_layer__GB33           |           1|       426|
|35    |pool_layer__GB34           |           1|     22809|
|36    |pool_layer__GB35           |           1|     30925|
|37    |pool_layer__GB36           |           1|     36124|
|38    |pool_layer__GB37           |           1|     45274|
|39    |pool_layer__GB38           |           1|     50491|
|40    |pool_layer__GB39           |           1|     15348|
|41    |pool_layer__GB40           |           1|     17905|
|42    |pool_layer__GB41           |           1|     23020|
|43    |pool_layer__GB42           |           1|     27638|
|44    |pool_layer__GB43           |           1|     38473|
|45    |pool_layer__GB44           |           1|     46037|
|46    |pool_layer__GB45           |           1|     48885|
|47    |pool_layer__GB46           |           1|     17834|
|48    |pool_layer__GB47           |           1|     17689|
|49    |pool_layer__GB48           |           1|     25561|
|50    |pool_layer__GB49           |           1|     53680|
|51    |pool_layer__GB50           |           1|     15336|
|52    |pool_layer__GB51           |           1|     17892|
|53    |pool_layer__GB52           |           1|     23004|
|54    |pool_layer__GB53           |           1|     30672|
|55    |pool_layer__GB54           |           1|     50844|
|56    |pool_layer__GB55           |           1|     43367|
|57    |pool_layer__GB56           |           1|     12719|
|58    |pool_layer__GB57           |           1|     23012|
|59    |pool_layer__GB58           |           1|     23006|
|60    |pool_layer__GB59           |           1|     30674|
|61    |pool_layer__GB60           |           1|     38342|
|62    |pool_layer__GB61           |           1|     48565|
|63    |pool_layer__GB62           |           1|     46009|
|64    |pool_layer__GB63           |           1|     12780|
|65    |pool_layer__GB64           |           1|     53677|
|66    |pool_layer__GB65           |           1|     15336|
|67    |pool_layer__GB66           |           1|     20448|
|68    |pool_layer__GB67           |           1|     25560|
|69    |pool_layer__GB68           |           1|     30672|
|70    |pool_layer__GB69           |           1|     38340|
|71    |pool_layer__GB70           |           1|     52119|
|72    |pool_layer__GB71           |           1|     13246|
|73    |pool_layer__GB72           |           1|     20450|
|74    |pool_layer__GB73           |           1|     25354|
|75    |pool_layer__GB74           |           1|     44018|
|76    |pool_layer__GB75           |           1|     14993|
|77    |pool_layer__GB76           |           1|     43640|
|78    |pool_layer__GB77           |           1|     35041|
|79    |pool_layer__GB78           |           1|     25427|
|80    |pool_layer__GB79           |           1|     20457|
|81    |pool_layer__GB80           |           1|     38510|
|82    |pool_layer__GB81           |           1|     17963|
|83    |pool_layer__GB82           |           1|     31079|
|84    |pool_layer__GB83           |           1|     28700|
|85    |pool_layer__GB84           |           1|     18059|
|86    |pool_layer__GB85           |           1|     20736|
|87    |pool_layer__GB86           |           1|     28045|
|88    |pool_layer__GB87           |           1|     34570|
|89    |pool_layer__GB88           |           1|     43652|
|90    |pool_layer__GB89           |           1|     12783|
|91    |pool_layer__GB90           |           1|     15345|
|92    |pool_layer__GB91           |           1|     20454|
|93    |pool_layer__GB92           |           1|     25572|
|94    |pool_layer__GB93           |           1|     33218|
|95    |pool_layer__GB94           |           1|     38275|
|96    |pool_layer__GB95           |           1|     47051|
|97    |pool_layer__GB96           |           1|     47852|
|98    |pool_layer__GB97           |           1|     12715|
|99    |pool_layer__GB98           |           1|     51520|
|100   |pool_layer__GB99           |           1|     17760|
|101   |pool_layer__GB100          |           1|     22947|
|102   |pool_layer__GB101          |           1|     48593|
|103   |pool_layer__GB102          |           1|      1581|
|104   |pool_layer__GB103          |           1|      1908|
|105   |pool_layer__GB104          |           1|     17896|
|106   |pool_layer__GB105          |           1|     20458|
|107   |pool_layer__GB106          |           1|     25569|
|108   |pool_layer__GB107          |           1|     33247|
|109   |pool_layer__GB108          |           1|     40918|
|110   |pool_layer__GB109          |           1|     39906|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 8     
	               11 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2221  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pool_layer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 8     
	               11 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Multipliers : 
	                24x69  Multipliers := 3     
	                23x69  Multipliers := 7     
+---ROMs : 
	                              ROMs := 10    
+---Muxes : 
	   2 Input     69 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2221  
	   3 Input      1 Bit        Muxes := 144   
	   4 Input      1 Bit        Muxes := 116   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "fc_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11720]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11719]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11727]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11726]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11725]
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: operator prob_21 is absorbed into DSP prob_21.
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: operator prob_11 is absorbed into DSP prob_11.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_91, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: operator prob_91 is absorbed into DSP prob_91.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_81, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: operator prob_81 is absorbed into DSP prob_81.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: Generating DSP prob_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
DSP Report: operator prob_71 is absorbed into DSP prob_71.
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
WARNING: [Synth 8-6014] Unused sequential element count_reg_rep was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11741]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11718]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11721]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11722]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11723]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.srcs/sources_1/new/pool_layer.v:11724]
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: operator prob_01 is absorbed into DSP prob_01.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: operator prob_31 is absorbed into DSP prob_31.
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: operator prob_41 is absorbed into DSP prob_41.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: operator prob_51 is absorbed into DSP prob_51.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: Generating DSP prob_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
DSP Report: operator prob_61 is absorbed into DSP prob_61.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:14:04 ; elapsed = 00:14:10 . Memory (MB): peak = 1987.992 ; gain = 1675.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x23       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x24       | Block RAM      | 
|pool_layer  | count_reg_rep | 2048x24       | Block RAM      | 
+------------+---------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pool_layer  | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_101/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_2/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_2/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_3/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_3/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_4/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_4/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_5/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/i_5/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_0/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_0/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_1/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_1/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_2/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_2/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_3/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/i_3/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |muxpart                    |           1|     79419|
|2     |\pool_layer__pool_reg[41]  |           1|        69|
|3     |pool_layer__GB2            |           1|       138|
|4     |pool_layer__GB3            |           1|     38566|
|5     |pool_layer__GB4            |           1|     14993|
|6     |pool_layer__GB5            |           1|     17480|
|7     |pool_layer__GB6            |           1|      8708|
|8     |pool_layer__GB7            |           1|     39593|
|9     |pool_layer__GB8            |           1|     12512|
|10    |pool_layer__GB9            |           1|     41201|
|11    |pool_layer__GB10           |           1|     24964|
|12    |pool_layer__GB11           |           1|     49568|
|13    |pool_layer__GB12           |           1|     17417|
|14    |pool_layer__GB13           |           1|     17417|
|15    |pool_layer__GB14           |           1|     47995|
|16    |pool_layer__GB15           |           1|      5437|
|17    |pool_layer__GB16           |           1|     19910|
|18    |pool_layer__GB17           |           1|     24603|
|19    |pool_layer__GB18           |           1|        55|
|20    |pool_layer__GB19           |           1|     46208|
|21    |pool_layer__GB20           |           1|     14997|
|22    |pool_layer__GB21           |           1|     17357|
|23    |pool_layer__GB22           |           1|     22385|
|24    |pool_layer__GB23           |           1|     29476|
|25    |pool_layer__GB24           |           1|     46642|
|26    |pool_layer__GB25           |           1|      5540|
|27    |pool_layer__GB26           |           1|      7704|
|28    |pool_layer__GB27           |           1|     10981|
|29    |pool_layer__GB28           |           1|     10705|
|30    |pool_layer__GB29           |           1|     14099|
|31    |pool_layer__GB30           |           1|     43828|
|32    |pool_layer__GB31           |           1|     12514|
|33    |pool_layer__GB32           |           1|     15003|
|34    |pool_layer__GB33           |           1|       426|
|35    |pool_layer__GB34           |           1|      9624|
|36    |pool_layer__GB35           |           1|     13368|
|37    |pool_layer__GB36           |           1|     34985|
|38    |pool_layer__GB37           |           1|     43417|
|39    |pool_layer__GB38           |           1|     45790|
|40    |pool_layer__GB39           |           1|     15003|
|41    |pool_layer__GB40           |           1|     17491|
|42    |pool_layer__GB41           |           1|      9938|
|43    |pool_layer__GB42           |           1|     26948|
|44    |pool_layer__GB43           |           1|     37457|
|45    |pool_layer__GB44           |           1|     44864|
|46    |pool_layer__GB45           |           1|     46613|
|47    |pool_layer__GB46           |           1|     17420|
|48    |pool_layer__GB47           |           1|     17275|
|49    |pool_layer__GB48           |           1|     24940|
|50    |pool_layer__GB49           |           1|     52300|
|51    |pool_layer__GB50           |           1|      6391|
|52    |pool_layer__GB51           |           1|      7374|
|53    |pool_layer__GB52           |           1|      9455|
|54    |pool_layer__GB53           |           1|     12880|
|55    |pool_layer__GB54           |           1|     21039|
|56    |pool_layer__GB55           |           1|     41303|
|57    |pool_layer__GB56           |           1|      5592|
|58    |pool_layer__GB57           |           1|      9744|
|59    |pool_layer__GB58           |           1|      9634|
|60    |pool_layer__GB59           |           1|     12637|
|61    |pool_layer__GB60           |           1|     15779|
|62    |pool_layer__GB61           |           1|     19958|
|63    |pool_layer__GB62           |           1|     19305|
|64    |pool_layer__GB63           |           1|      5256|
|65    |pool_layer__GB64           |           1|     22159|
|66    |pool_layer__GB65           |           1|      6391|
|67    |pool_layer__GB66           |           1|      8534|
|68    |pool_layer__GB67           |           1|     10705|
|69    |pool_layer__GB68           |           1|     12880|
|70    |pool_layer__GB69           |           1|     15970|
|71    |pool_layer__GB70           |           1|     47634|
|72    |pool_layer__GB71           |           1|      5661|
|73    |pool_layer__GB72           |           1|      8500|
|74    |pool_layer__GB73           |           1|     10357|
|75    |pool_layer__GB74           |           1|     18505|
|76    |pool_layer__GB75           |           1|      5969|
|77    |pool_layer__GB76           |           1|     42475|
|78    |pool_layer__GB77           |           1|     33413|
|79    |pool_layer__GB78           |           1|     23641|
|80    |pool_layer__GB79           |           1|     19956|
|81    |pool_layer__GB80           |           1|     37495|
|82    |pool_layer__GB81           |           1|      7590|
|83    |pool_layer__GB82           |           1|     28971|
|84    |pool_layer__GB83           |           1|     27820|
|85    |pool_layer__GB84           |           1|     17557|
|86    |pool_layer__GB85           |           1|      8646|
|87    |pool_layer__GB86           |           1|     11479|
|88    |pool_layer__GB87           |           1|     33135|
|89    |pool_layer__GB88           |           1|     39295|
|90    |pool_layer__GB89           |           1|     12507|
|91    |pool_layer__GB90           |           1|     15000|
|92    |pool_layer__GB91           |           1|     19971|
|93    |pool_layer__GB92           |           1|     24951|
|94    |pool_layer__GB93           |           1|     32193|
|95    |pool_layer__GB94           |           1|     37309|
|96    |pool_layer__GB95           |           1|     45484|
|97    |pool_layer__GB96           |           1|     46144|
|98    |pool_layer__GB97           |           1|     12439|
|99    |pool_layer__GB98           |           1|     49289|
|100   |pool_layer__GB99           |           1|      7003|
|101   |pool_layer__GB100          |           1|      9100|
|102   |pool_layer__GB101          |           1|     28457|
|103   |pool_layer__GB102          |           1|      1561|
|104   |pool_layer__GB103          |           1|      1740|
|105   |pool_layer__GB104          |           1|     17482|
|106   |pool_layer__GB105          |           1|     19975|
|107   |pool_layer__GB106          |           1|     24948|
|108   |pool_layer__GB107          |           1|     32419|
|109   |pool_layer__GB108          |           1|     15578|
|110   |pool_layer__GB109          |           1|     37297|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:15:24 ; elapsed = 00:15:30 . Memory (MB): peak = 1994.273 ; gain = 1681.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |muxpart                    |           1|     79419|
|2     |\pool_layer__pool_reg[41]  |           1|        69|
|3     |pool_layer__GB2            |           1|       138|
|4     |pool_layer__GB3            |           1|     38566|
|5     |pool_layer__GB4            |           1|     14993|
|6     |pool_layer__GB5            |           1|     17480|
|7     |pool_layer__GB6            |           1|      8708|
|8     |pool_layer__GB7            |           1|     39593|
|9     |pool_layer__GB8            |           1|     12512|
|10    |pool_layer__GB9            |           1|     41201|
|11    |pool_layer__GB10           |           1|     24964|
|12    |pool_layer__GB11           |           1|     49568|
|13    |pool_layer__GB12           |           1|     17417|
|14    |pool_layer__GB13           |           1|     17417|
|15    |pool_layer__GB14           |           1|     47971|
|16    |pool_layer__GB15           |           1|      5437|
|17    |pool_layer__GB16           |           1|     19910|
|18    |pool_layer__GB17           |           1|     23498|
|19    |pool_layer__GB18           |           1|        55|
|20    |pool_layer__GB19           |           1|     45066|
|21    |pool_layer__GB20           |           1|     14997|
|22    |pool_layer__GB21           |           1|     17357|
|23    |pool_layer__GB22           |           1|     22385|
|24    |pool_layer__GB23           |           1|     28371|
|25    |pool_layer__GB24           |           1|     35303|
|26    |pool_layer__GB25           |           1|      3880|
|27    |pool_layer__GB26           |           1|      7704|
|28    |pool_layer__GB27           |           1|     10566|
|29    |pool_layer__GB28           |           1|      9871|
|30    |pool_layer__GB29           |           1|     12432|
|31    |pool_layer__GB30           |           1|     42704|
|32    |pool_layer__GB31           |           1|     12514|
|33    |pool_layer__GB32           |           1|     15003|
|34    |pool_layer__GB33           |           1|       426|
|35    |pool_layer__GB34           |           1|      9624|
|36    |pool_layer__GB35           |           1|     13368|
|37    |pool_layer__GB36           |           1|     33874|
|38    |pool_layer__GB37           |           1|     43402|
|39    |pool_layer__GB38           |           1|     33192|
|40    |pool_layer__GB39           |           1|     10583|
|41    |pool_layer__GB40           |           1|     13071|
|42    |pool_layer__GB41           |           1|      7138|
|43    |pool_layer__GB42           |           1|     20318|
|44    |pool_layer__GB43           |           1|     32998|
|45    |pool_layer__GB44           |           1|     40444|
|46    |pool_layer__GB45           |           1|     31905|
|47    |pool_layer__GB46           |           1|     11895|
|48    |pool_layer__GB47           |           1|     11750|
|49    |pool_layer__GB48           |           1|     24940|
|50    |pool_layer__GB49           |           1|     52300|
|51    |pool_layer__GB50           |           1|      6391|
|52    |pool_layer__GB51           |           1|      7374|
|53    |pool_layer__GB52           |           1|      9455|
|54    |pool_layer__GB53           |           1|     12880|
|55    |pool_layer__GB54           |           1|     21039|
|56    |pool_layer__GB55           |           1|     33471|
|57    |pool_layer__GB56           |           1|      5592|
|58    |pool_layer__GB57           |           1|      9744|
|59    |pool_layer__GB58           |           1|      9634|
|60    |pool_layer__GB59           |           1|     12637|
|61    |pool_layer__GB60           |           1|     15779|
|62    |pool_layer__GB61           |           1|     19958|
|63    |pool_layer__GB62           |           1|     19305|
|64    |pool_layer__GB63           |           1|      5256|
|65    |pool_layer__GB64           |           1|     22159|
|66    |pool_layer__GB65           |           1|      6391|
|67    |pool_layer__GB66           |           1|      8534|
|68    |pool_layer__GB67           |           1|     10705|
|69    |pool_layer__GB68           |           1|     12880|
|70    |pool_layer__GB69           |           1|     15970|
|71    |pool_layer__GB70           |           1|     47634|
|72    |pool_layer__GB71           |           1|      5661|
|73    |pool_layer__GB72           |           1|      8500|
|74    |pool_layer__GB73           |           1|     10357|
|75    |pool_layer__GB74           |           1|     18505|
|76    |pool_layer__GB75           |           1|      5969|
|77    |pool_layer__GB76           |           1|     42475|
|78    |pool_layer__GB77           |           1|     33413|
|79    |pool_layer__GB78           |           1|     23641|
|80    |pool_layer__GB79           |           1|     19956|
|81    |pool_layer__GB80           |           1|     37495|
|82    |pool_layer__GB81           |           1|      7590|
|83    |pool_layer__GB82           |           1|     28971|
|84    |pool_layer__GB83           |           1|     27820|
|85    |pool_layer__GB84           |           1|     17557|
|86    |pool_layer__GB85           |           1|      8646|
|87    |pool_layer__GB86           |           1|     11479|
|88    |pool_layer__GB87           |           1|     33135|
|89    |pool_layer__GB88           |           1|     38087|
|90    |pool_layer__GB89           |           1|     12507|
|91    |pool_layer__GB90           |           1|     15000|
|92    |pool_layer__GB91           |           1|     19971|
|93    |pool_layer__GB92           |           1|     23846|
|94    |pool_layer__GB93           |           1|     28878|
|95    |pool_layer__GB94           |           1|     37309|
|96    |pool_layer__GB95           |           1|     43274|
|97    |pool_layer__GB96           |           1|     40537|
|98    |pool_layer__GB97           |           1|     12439|
|99    |pool_layer__GB98           |           1|     48024|
|100   |pool_layer__GB99           |           1|      6172|
|101   |pool_layer__GB100          |           1|      7161|
|102   |pool_layer__GB101          |           1|     28457|
|103   |pool_layer__GB102          |           1|      1561|
|104   |pool_layer__GB103          |           1|      1740|
|105   |pool_layer__GB104          |           1|     10563|
|106   |pool_layer__GB105          |           1|     13056|
|107   |pool_layer__GB106          |           1|     16788|
|108   |pool_layer__GB107          |           1|     30345|
|109   |pool_layer__GB108          |           1|     14320|
|110   |pool_layer__GB109          |           1|     26638|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_0__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_1__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_0__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_1__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_0__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_1__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_0__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_101/count_reg_rep_1__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_0__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_1__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_0__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_102/count_reg_rep_1__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:20:17 ; elapsed = 00:20:26 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |muxpart                    |           1|     36846|
|2     |\pool_layer__pool_reg[41]  |           1|        69|
|3     |pool_layer__GB2            |           1|       138|
|4     |pool_layer__GB3            |           1|      5889|
|5     |pool_layer__GB4            |           1|      2077|
|6     |pool_layer__GB5            |           1|      2423|
|7     |pool_layer__GB6            |           1|      3910|
|8     |pool_layer__GB7            |           1|      5770|
|9     |pool_layer__GB8            |           1|      1734|
|10    |pool_layer__GB9            |           1|      5992|
|11    |pool_layer__GB10           |           1|      3370|
|12    |pool_layer__GB11           |           1|      7440|
|13    |pool_layer__GB12           |           1|      2357|
|14    |pool_layer__GB13           |           1|      2357|
|15    |pool_layer__GB14           |           1|      7554|
|16    |pool_layer__GB15           |           1|      2145|
|17    |pool_layer__GB16           |           1|      2706|
|18    |pool_layer__GB17           |           1|      3051|
|19    |pool_layer__GB18           |           1|        30|
|20    |pool_layer__GB19           |           1|      7617|
|21    |pool_layer__GB20           |           1|      2079|
|22    |pool_layer__GB21           |           1|      2293|
|23    |pool_layer__GB22           |           1|      3046|
|24    |pool_layer__GB23           |           1|      3627|
|25    |pool_layer__GB24           |           1|      6984|
|26    |pool_layer__GB25           |           1|      1247|
|27    |pool_layer__GB26           |           1|      3113|
|28    |pool_layer__GB27           |           1|      4033|
|29    |pool_layer__GB28           |           1|      4027|
|30    |pool_layer__GB29           |           1|      4818|
|31    |pool_layer__GB30           |           1|      6960|
|32    |pool_layer__GB31           |           1|      1735|
|33    |pool_layer__GB32           |           1|      2082|
|34    |pool_layer__GB33           |           1|       421|
|35    |pool_layer__GB34           |           1|      3945|
|36    |pool_layer__GB35           |           1|      5242|
|37    |pool_layer__GB36           |           1|      4674|
|38    |pool_layer__GB37           |           1|      6248|
|39    |pool_layer__GB38           |           1|      6590|
|40    |pool_layer__GB39           |           1|      1806|
|41    |pool_layer__GB40           |           1|      2153|
|42    |pool_layer__GB41           |           1|      2345|
|43    |pool_layer__GB42           |           1|      2913|
|44    |pool_layer__GB43           |           1|      4884|
|45    |pool_layer__GB44           |           1|      5970|
|46    |pool_layer__GB45           |           1|      5954|
|47    |pool_layer__GB46           |           1|      2014|
|48    |pool_layer__GB47           |           1|      1874|
|49    |pool_layer__GB48           |           1|      3461|
|50    |pool_layer__GB49           |           1|      7270|
|51    |pool_layer__GB50           |           1|      2484|
|52    |pool_layer__GB51           |           1|      2898|
|53    |pool_layer__GB52           |           1|      3726|
|54    |pool_layer__GB53           |           1|      4968|
|55    |pool_layer__GB54           |           1|      8004|
|56    |pool_layer__GB55           |           1|      5538|
|57    |pool_layer__GB56           |           1|      2285|
|58    |pool_layer__GB57           |           1|      3941|
|59    |pool_layer__GB58           |           1|      3797|
|60    |pool_layer__GB59           |           1|      5039|
|61    |pool_layer__GB60           |           1|      6281|
|62    |pool_layer__GB61           |           1|      7867|
|63    |pool_layer__GB62           |           1|      7453|
|64    |pool_layer__GB63           |           1|      2070|
|65    |pool_layer__GB64           |           1|      8695|
|66    |pool_layer__GB65           |           1|      2484|
|67    |pool_layer__GB66           |           1|      3312|
|68    |pool_layer__GB67           |           1|      4140|
|69    |pool_layer__GB68           |           1|      4968|
|70    |pool_layer__GB69           |           1|      6210|
|71    |pool_layer__GB70           |           1|      7186|
|72    |pool_layer__GB71           |           1|      2380|
|73    |pool_layer__GB72           |           1|      3314|
|74    |pool_layer__GB73           |           1|      3875|
|75    |pool_layer__GB74           |           1|      7412|
|76    |pool_layer__GB75           |           1|      2141|
|77    |pool_layer__GB76           |           1|      5917|
|78    |pool_layer__GB77           |           1|      4875|
|79    |pool_layer__GB78           |           1|      3501|
|80    |pool_layer__GB79           |           1|      2714|
|81    |pool_layer__GB80           |           1|      5226|
|82    |pool_layer__GB81           |           1|      2910|
|83    |pool_layer__GB82           |           1|      4429|
|84    |pool_layer__GB83           |           1|      3978|
|85    |pool_layer__GB84           |           1|      2349|
|86    |pool_layer__GB85           |           1|      3536|
|87    |pool_layer__GB86           |           1|      4429|
|88    |pool_layer__GB87           |           1|      4746|
|89    |pool_layer__GB88           |           1|      6823|
|90    |pool_layer__GB89           |           1|      1732|
|91    |pool_layer__GB90           |           1|      2081|
|92    |pool_layer__GB91           |           1|      2771|
|93    |pool_layer__GB92           |           1|      3397|
|94    |pool_layer__GB93           |           1|      4077|
|95    |pool_layer__GB94           |           1|      5124|
|96    |pool_layer__GB95           |           1|      6739|
|97    |pool_layer__GB96           |           1|      6288|
|98    |pool_layer__GB97           |           1|      1665|
|99    |pool_layer__GB98           |           1|      7203|
|100   |pool_layer__GB99           |           1|      1800|
|101   |pool_layer__GB100          |           1|      2700|
|102   |pool_layer__GB101          |           1|      4998|
|103   |pool_layer__GB102          |           1|      1213|
|104   |pool_layer__GB103          |           1|      1436|
|105   |pool_layer__GB104          |           1|      1522|
|106   |pool_layer__GB105          |           1|      1871|
|107   |pool_layer__GB106          |           1|      2564|
|108   |pool_layer__GB107          |           1|      4302|
|109   |pool_layer__GB108          |           1|      4366|
|110   |pool_layer__GB109          |           1|      5256|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_0__2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance count_reg_rep_1__2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:21:31 ; elapsed = 00:21:42 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:21:35 ; elapsed = 00:21:46 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:21:43 ; elapsed = 00:21:55 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:21:44 ; elapsed = 00:21:55 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:26:30 ; elapsed = 00:26:42 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:26:32 ; elapsed = 00:26:44 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+-------+
|      |Cell     |Count  |
+------+---------+-------+
|1     |BUFG     |     12|
|2     |CARRY4   |    751|
|3     |DSP48E1  |     40|
|4     |LUT1     |     22|
|5     |LUT2     |   4726|
|6     |LUT3     |  21063|
|7     |LUT4     |  90119|
|8     |LUT5     |  80356|
|9     |LUT6     | 176260|
|10    |MUXF7    |  10695|
|11    |MUXF8    |   4968|
|12    |RAMB18E1 |     10|
|13    |RAMB36E1 |     10|
|14    |FDRE     |   1752|
|15    |LD       |  79488|
|16    |IBUF     |   2220|
|17    |OBUF     |   1683|
+------+---------+-------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 474175|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:26:32 ; elapsed = 00:26:44 . Memory (MB): peak = 2005.230 ; gain = 1692.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1172 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:26:32 ; elapsed = 00:26:46 . Memory (MB): peak = 2005.230 ; gain = 1692.352
Synthesis Optimization Complete : Time (s): cpu = 00:26:32 ; elapsed = 00:26:46 . Memory (MB): peak = 2005.230 ; gain = 1692.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 98182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pool_layer' is not ideal for floorplanning, since the cellview 'pool_layer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79488 instances were transformed.
  LD => LDCE: 79488 instances

INFO: [Common 17-83] Releasing license: Synthesis
289 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:27:49 ; elapsed = 00:28:04 . Memory (MB): peak = 2047.914 ; gain = 1748.047
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/Power_POOL_FC_layer/Power_POOL_FC_layer.runs/synth_1/pool_layer.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2114.656 ; gain = 66.742
INFO: [runtcl-4] Executing : report_utilization -file pool_layer_utilization_synth.rpt -pb pool_layer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 14:05:29 2019...
