{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5067, "design__instance__area": 98377.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 140, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 12, "power__internal__total": 0.009379184804856777, "power__switching__total": 0.004239405505359173, "power__leakage__total": 1.7625502550799865e-06, "power__total": 0.013620353303849697, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5586475884456422, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5586475884456422, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5890760268536311, "timing__setup__ws__corner:nom_tt_025C_5v00": 49.44238580717491, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.589076, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 14, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 140, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8039418247559535, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8039418247559535, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3175367836327365, "timing__setup__ws__corner:nom_ss_125C_4v50": 40.7521139479654, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.317537, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.28587, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 140, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4494005017542079, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4494005017542079, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26708291889631836, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.307127332259455, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.267083, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 14, "design__max_fanout_violation__count": 140, "design__max_cap_violation__count": 17, "clock__skew__worst_hold": -0.4468053553607509, "clock__skew__worst_setup": 0.4468053553607509, "timing__hold__ws": 0.2652597105937151, "timing__setup__ws": 40.227452729755385, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.26526, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 49.845581, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.6 564.52", "design__core__bbox": "6.72 15.68 539.84 548.8", "design__io": 77, "design__die__area": 308567, "design__core__area": 284217, "design__instance__count__stdcell": 7202, "design__instance__area__stdcell": 107751, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.379117, "design__instance__utilization__stdcell": 0.379117, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129472, "design__sites:GF018hv5v_mcu_sc7": 129472, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 171.226, "design__instance__count__class:inverter": 206, "design__instance__area__class:inverter": 1971.29, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25681.6, "design__instance__count__class:multi_input_combinational_cell": 2458, "design__instance__area__class:multi_input_combinational_cell": 49499.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 29847302, "design__instance__count__class:timing_repair_buffer": 260, "design__instance__area__class:timing_repair_buffer": 5902.89, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 18401.6, "design__instance__displacement__mean": 2.555, "design__instance__displacement__max": 37.52, "route__wirelength__estimated": 133737, "design__violations": 0, "design__instance__count__class:clock_buffer": 137, "design__instance__area__class:clock_buffer": 7147.57, "design__instance__count__class:clock_inverter": 52, "design__instance__area__class:clock_inverter": 1207.36, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1544, "design__instance__area__class:antenna_cell": 6778.78, "route__net": 3468, "route__net__special": 2, "route__drc_errors__iter:0": 852, "route__wirelength__iter:0": 160118, "route__drc_errors__iter:1": 129, "route__wirelength__iter:1": 157863, "route__drc_errors__iter:2": 93, "route__wirelength__iter:2": 157712, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 157647, "route__drc_errors": 0, "route__wirelength": 157647, "route__vias": 25552, "route__vias__singlecut": 25552, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 992.31, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 140, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5546585570053465, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5546585570053465, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5862102080791154, "timing__setup__ws__corner:min_tt_025C_5v00": 49.70252972094877, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.58621, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 14, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 140, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7973268937435489, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7973268937435489, "timing__hold__ws__corner:min_ss_125C_4v50": 1.312325396607758, "timing__setup__ws__corner:min_ss_125C_4v50": 41.19321533808679, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.312325, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.653862, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 140, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4468053553607509, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4468053553607509, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2652597105937151, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.48211269674402, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.26526, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 140, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 16, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5632241499271861, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5632241499271861, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5923098845712191, "timing__setup__ws__corner:max_tt_025C_5v00": 49.132063363982525, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.59231, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 14, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 140, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 17, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8118821400526401, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8118821400526401, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3233303716282943, "timing__setup__ws__corner:max_ss_125C_4v50": 40.227452729755385, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.32333, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 49.845581, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 140, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 15, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4525146774263564, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4525146774263564, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2692345311788937, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.08827305802836, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.269235, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99977, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000227238, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000256652, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.8802e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000256652, "design_powergrid__voltage__worst": 0.000256652, "design_powergrid__voltage__worst__net:VDD": 4.99977, "design_powergrid__drop__worst": 0.000256652, "design_powergrid__drop__worst__net:VDD": 0.000227238, "design_powergrid__voltage__worst__net:VSS": 0.000256652, "design_powergrid__drop__worst__net:VSS": 0.000256652, "ir__voltage__worst": 5, "ir__drop__avg": 3.94e-05, "ir__drop__worst": 0.000227, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}