Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sun Oct 26 07:07:08 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/31_11_timing_sa0.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 498 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.134        0.000                      0               297750        0.012        0.000                      0               297750        2.225        0.000                       0                112101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.134        0.000                      0               297750        0.012        0.000                      0               297750        2.225        0.000                       0                112101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[47][30]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[47].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.152ns (3.503%)  route 4.187ns (96.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 8.349 - 5.000 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.110ns (routing 1.315ns, distribution 1.795ns)
  Clock Net Delay (Destination): 2.736ns (routing 1.192ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     0.830    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.858 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=147227, routed)      3.110     3.968    denselayer1/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X137Y683       FDCE                                         r  denselayer1/output_data_reg[47][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y683       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     4.034 f  denselayer1/output_data_reg[47][30]/Q
                         net (fo=30, routed)          0.266     4.300    relulayer1/O44[30]
    SLICE_X136Y680       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.086     4.386 r  relulayer1/tmp_product_i_19__31/O
                         net (fo=32, routed)          3.921     8.307    denselayer2/INPUT_SIZE_rows[47].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/tmp_product/A[7]
    DSP48E2_X10Y195      DSP_A_B_DATA                                 r  denselayer2/INPUT_SIZE_rows[47].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AW18                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.291     5.291 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.291    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.291 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.589    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.613 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=147227, routed)      2.736     8.349    denselayer2/INPUT_SIZE_rows[47].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/tmp_product/CLK
    SLR Crossing[1->2]   
    DSP48E2_X10Y195      DSP_A_B_DATA                                 r  denselayer2/INPUT_SIZE_rows[47].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.367     8.717    
                         clock uncertainty           -0.035     8.682    
    DSP48E2_X10Y195      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.241     8.441    denselayer2/INPUT_SIZE_rows[47].OUTPUT_SIZE_cols[6].sa/mow/internal_operation/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  0.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 denselayer2/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[16].sa/mow/internal_operation/buff0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/sum_all/col_trees[16].column_tree/genblk2[2].genblk1[22].tree_reg[22][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.069ns (38.764%)  route 0.109ns (61.236%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      1.930ns (routing 0.797ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.890ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.195     0.195 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.195    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.195 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.351    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.368 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=147227, routed)      1.930     2.298    denselayer2/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[16].sa/mow/internal_operation/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X28Y537        FDRE                                         r  denselayer2/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[16].sa/mow/internal_operation/buff0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y537        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.336 r  denselayer2/INPUT_SIZE_rows[24].OUTPUT_SIZE_cols[16].sa/mow/internal_operation/buff0_reg[20]/Q
                         net (fo=2, routed)           0.102     2.438    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[16].sa/mow/internal_operation/p_1264_out[0]
    SLICE_X30Y540        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.031     2.469 r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[16].sa/mow/internal_operation/genblk2[2].genblk1[22].tree_reg[22][7]_i_1__15/O[1]
                         net (fo=1, routed)           0.007     2.476    denselayer2/sum_all/col_trees[16].column_tree/genblk2[2].genblk1[22].tree_reg[22][30]_0[1]
    SLICE_X30Y540        FDRE                                         r  denselayer2/sum_all/col_trees[16].column_tree/genblk2[2].genblk1[22].tree_reg[22][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AW18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AW18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.381     0.381 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.381    clk_IBUF_inst/OUT
    AW18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.381 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.191     0.572    clk_IBUF
    BUFGCE_X0Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.591 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=147227, routed)      2.146     2.737    denselayer2/sum_all/col_trees[16].column_tree/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X30Y540        FDRE                                         r  denselayer2/sum_all/col_trees[16].column_tree/genblk2[2].genblk1[22].tree_reg[22][1]/C
                         clock pessimism             -0.318     2.418    
    SLICE_X30Y540        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.464    denselayer2/sum_all/col_trees[16].column_tree/genblk2[2].genblk1[22].tree_reg[22][1]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y122   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X99Y591   denselayer2/INPUT_SIZE_rows[16].OUTPUT_SIZE_cols[29].sa/mow/internal_operation/buff0_reg[10]__0/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X144Y399  denselayer3/INPUT_SIZE_rows[22].OUTPUT_SIZE_cols[21].sa/mow/internal_operation/buff0_reg[10]__0/C



