# Verilog-Project
Automatic Washing Machine
This is the project in verilog HDL.
A washing machine has been implemented.

![machine1](https://github.com/ReenaSinghal/Verilog-Project/assets/145100765/5cf693ee-9295-4e39-a928-b0e49d2d068e)




![machine2](https://github.com/ReenaSinghal/Verilog-Project/assets/145100765/bb551aed-fd82-41a9-b7d5-6025d8071100)
