reportFile = 'param_reportFile'
live = param_live
live_group = param_live_group
nCores = param_nCores

xtradelay = 0
n = 4

ssize = 4*1024        # OS page size (B)
dsize = 32*1024       # on-die L1 data cache (B)
lsize = 512*1024      # on-die last level cache (B)
hsize = 128           # HBM size (MB)
msize = 32*1024       # main memory size (MB)

cpuemul[0:$(nCores)-1]  = 'QEMUSectionCPU'
cpusimu[0:$(nCores)-1]  = 'param_coreType'
technology = 'ThisSOCTech'
pwrmodel   = 'McPatPwrCounters'

[McPatPwrCounters]
#logfile = "powerstats.log"
updateInterval = 100000
thermalThrottle= 468.15
nFastForward   = 1
throttleCycleRatio = 3  # Around 100us
doPower          = false
doPeq            = false
doTherm          = false
dumpPower        = true
reFloorplan      = false
enableTurbo      = false
turboMode        = "ntc"
volNTC = 1.0

[QEMUSectionCPU]
type      = "qemu"
dorun     = true
params[0] = "param_benchName"
sampler   = "param_samplerSel"
syscall   = "NoSyscall"

[NoSyscall]
enable   = false
generate = false
runtime  = false

[LDST]
type              = "ldst"
nInstSkip         = 1
nInstSkipThreads  = 1
maxnsTime         = 1e12 # required
nInstMax          = 1e12
nInstRabbit       = 0
nInstWarmup       = 0
nInstDetail       = 0
nInstTiming       = 2e9
PowPredictionHist = 5
doPowPrediction   = 1
ROIOnly           = false


[ThisSOCTech]
frequency      = 1700e6 # frequency Hz


[fastCORE]
type              = "ldst"
IL1               = "IL1_core IL1"
DL1               = "DL1_core DL1"

smt               = 2  # SMT
drainOnMiss       = false
areaFactor        = 2
fetchWidth        = 2
alignedFetch      = true
fetchPorts        = 1
instQueueSize     = 16
throttlingRatio   = 1.0
issueWidth        = 2
retireWidth       = 2
decodeDelay       = 2
renameDelay       = 2
retireDelay       = 3 # cycles between execute and retire
maxBranches       = 4
bb4Cycle          = 1
bpredDelay        = 2 #
maxIRequests      = 4 # +1 icache hit delay -> 1 outs miss
interClusterLat   = 0 # P4 intra +1?
clusterScheduler  = "RoundRobin"
#clusterScheduler  = "Use"
cluster[0]        = 'SUNIT'
bpred             = 'BPredIssueX'
#bpred2            = 'BPredIssueX2'
robSize           = 16
stForwardDelay    = 4  # +1 clk from the instruction latency
maxMemory         = 16
maxLoads          = 16
maxStores         = 16
MemoryReplay      = false
enableICache      = false
enableDCache      = true
noMemSpec         = true
StoreSetSize      = 8192
instWidth         = 32
opcodeWidth       = 11
nArchRegs         = 32
nTotalRegs        = 16
scbSize           = 12

[SUNIT]
blockName         = "AUNIT"
nRegs             = 1024
winSize           = 48*$(n)
recycleAt         = 'execute'      # Recycle entries at : Execute|Retire
schedNumPorts     = 4*$(n)
schedPortOccp     = 1
schedDelay        = 0
iBALU_LBRANCHLat  = 4+$(xtradelay)
iBALU_LBRANCHUnit = 'MUNIT_SALU'
iBALU_LJUMPLat    = 4+$(xtradelay)
iBALU_LJUMPUnit   = 'MUNIT_SALU'
iBALU_LCALLLat    = 4+$(xtradelay)
iBALU_LCALLUnit   = 'MUNIT_SALU'
iBALU_RBRANCHLat  = 4+$(xtradelay)
iBALU_RBRANCHUnit = 'MUNIT_SALU'
iBALU_RJUMPLat    = 4+$(xtradelay)
iBALU_RJUMPUnit   = 'MUNIT_SALU'
iBALU_RCALLLat    = 4+$(xtradelay)
iBALU_RCALLUnit   = 'MUNIT_SALU'
iBALU_RETLat      = 4+$(xtradelay)
iBALU_RETUnit     = 'MUNIT_SALU'
iAALULat          = 1+$(xtradelay)
iAALUUnit         = 'MUNIT_SALU'
iSALU_STLat       = 0+$(xtradelay)
iSALU_STUnit      = 'MUNIT_STALU'
iSALU_LLLat       = 0+$(xtradelay)
iSALU_LLUnit      = 'MUNIT_MALU'
iSALU_SCLat       = 0+$(xtradelay)
iSALU_SCUnit      = 'MUNIT_MALU'
iSALU_ADDRLat     = 0+$(xtradelay)
iSALU_ADDRUnit    = 'MUNIT_MALU'
iLALU_LDLat       = 0+$(xtradelay)
iLALU_LDUnit      = 'MUNIT_MALU'
iCALU_MULTLat     = 5+$(xtradelay)
iCALU_MULTUnit    = 'MUNIT_SALU'
iCALU_DIVLat      = 8+$(xtradelay)
iCALU_DIVUnit     = 'MUNIT_SALU'
iRALULat          = 1+$(xtradelay)
iRALUUnit         = 'UNIT_UNLIMIT'
iCALU_FPMULTLat   = 7+$(xtradelay)
iCALU_FPMULTUnit  = 'CUNIT_CALU'
iCALU_FPDIVLat    = 28+$(xtradelay)
iCALU_FPDIVUnit   = 'CUNIT_CALU'
iCALU_FPALULat    = 4+$(xtradelay)
iCALU_FPALUUnit   = 'CUNIT_CALU'

[MUNIT_MALU]
Num               = $(n)
Occ               = 1

[MUNIT_STALU]
Num               = $(n)
Occ               = 1

[MUNIT_SALU]
Num               = 3*$(n)
Occ               = 1

[UNIT_UNLIMIT]
Num               = 3*$(n)
Occ               = 0

[CUNIT_CALU]
Num               = $(n)
Occ               = 1

[BPredIssueX]
#type              = "ogehl"
type             = "2bit"
#type             = "oracle"
bits              = 3
size              = 4096
BTACDelay         = 4
btbSize           = 0
btbBsize          = 1
btbAssoc          = 4
btbReplPolicy     = 'LRU'
rasSize           = 0
numBanks            = 1
rasPrefetch       = 0


[IL1_core]
deviceType        = 'icache'
blockName         = "Icache"
coldWarmup        = false
coreCoupledFreq   = true
inclusive         = true
directory         = false
numBanks          = 1
maxRequests       = 1  #32
size              = 64*1024 #32*1024
assoc             = 1  #4
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 0 #1
hitDelay          = 0 #1
missDelay         = 0 #1
#lowerLevel        = "PrivL2 L2 shared"  # I and D cache
lowerLevel        = "BigMem IDEAL shared"
pfetchBuffSize    = 0 #16
#enableTransfer    = true
#transferMode      = 0
cacheLevel        = 1
#cactiDataIn       = 1
#cactiDataOut      = 1
#cactiCycles       = 1
#dataWires         = 64
#cactiControlMod   = 1
#cactiScaling      = 1
#bitFlipEnergy     = 0.0
#operationalEnergy = 0.0004949475

[DL1_core]
deviceType        = 'cache'
coldWarmup        = false
coreCoupledFreq   = true
inclusive         = true
directory         = false
blockName         = "dcache"
numBanks          = 1 #8
sendFillPortOccp  = 0
sendFillNumPorts  = 1
maxRequests       = 4 #16*$(n)
size              = $(dsize) #$(n)*16*1024
assoc             = 2
skew              = false
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 0
hitDelay          = 0
missDelay         = 0
lowerLevel        = "PrivL2 L2 sharedby 2"  # D cache
#lowerLevel        = "LLCache LLC shared"
#lowerLevel        = "WideIO HBM shared"
#lowerLevel        = "BigMem BigMem shared"
#bankShift         = 4
fillBuffSize      = 1 #4
pfetchBuffSize    = 1 #16
wbBuffSize        = 1 #16
#enableTransfer	  = true
#transferMode	  = 0
cacheLevel		  = 1
#cactiDataIn       = 1
#cactiDataOut      = 1
#cactiCycles       = 1
#dataWires		  = 64
#cactiControlMod   = 1
#cactiScaling      = 1
#bitFlipEnergy     = 0.0
#operationalEnergy = 0.000989895

[PrivL2]
deviceType        = 'cache'
coreCoupledFreq   = false
inclusive         = true
directory         = true
blockName         = "L2"
numBanks          = 8
maxRequests       = 32*4
size              = 4*$(dsize)
assoc             = 4
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 0
hitDelay          = 4
missDelay         = 2
lowerLevel        = "LLCache LLC shared"
#bankShift         = 12
fillBuffSize      = 4
pfetchBuffSize    = 16
wbBuffSize        = 16
#forceLkg          = 0.028384/2 #0.14192 #Cacti6.5
cacheLevel        = 2

[LLCache]
deviceType        = 'cache'
coreCoupledFreq   = false
inclusive         = true
directory         = true
blockName         = "L3"
numBanks          = 8
maxRequests       = 32*4
size              = $(lsize)
assoc             = 16
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 1
hitDelay          = 30
missDelay         = 8
#lowerLevel        = "BigMem IDEAL"
#lowerLevel        = "HBCache SRAM"
lowerLevel        = "WideIO HBM"
#lowerLevel        = "RRAM RCache"
#lowerLevel        = "XAMIO XCache"
#lowerLevel        = "DDRx Main"
#bankShift		  = 6
fillBuffSize      = 4
pfetchBuffSize    = 16
wbBuffSize        = 16
cacheLevel        = 3


[HBCache]
deviceType        = 'cache'
coreCoupledFreq   = false
inclusive         = true
directory         = true
blockName         = "L4"
numBanks          = 256
maxRequests       = 32*4
size              = $(hsize)*1024*1024
assoc             = 512
bsize             = 64
replPolicy        = 'LRU'
bkNumPorts        = 1
bkPortOccp        = 1
hitDelay          = 60
missDelay         = 60
#lowerLevel        = "BigMem IDEAL"
#lowerLevel        = "WideIO HBM"
#lowerLevel        = "RRAM RCache"
#lowerLevel        = "XAMIO XCache"
lowerLevel        = "DDRx Main"
#bankShift		  = 6
fillBuffSize      = 4
pfetchBuffSize    = 16
wbBuffSize        = 16
cacheLevel        = 4


[WideIO]
deviceType           = 'wideio'
## Interface parameters
softPage             = $(ssize) # OS page size (B)
dispatch             = 4        # request dispatch mode; 0: bypass, 1: loopback, 2: scratchpad, 3: cache, 4: ideal cache
memSize              = $(msize) # memory size (MB)
hbmSize              = $(hsize) # HBM size (MB)
rowSize              = 2*1024   # HBM row size (B)
numVaults            = 8        # HBM vaults
numRanks             = 4        # HBM ranks per vault
numBanks             = 8        # HBM banks per rank
schQueueSize         = 32       # scheduling queue size
repQueueSize         = 32       # return queue size
refAlgorithm         = 0        # refresh algorithm ID; 0: none, 1: basic, 2: DUE
schAlgorithm         = 0        # scheduling algorithm ID; 0: FCFS, 1: FR-FCFS, 2: TEST, 3: DATA (ideal PRE/ACT)
rowAlgorithm         = 0        # row buffer management; 0: open, 1: closed
## Cache parameters (only for dispatch modes 3-5)
blkSize              = 64       # HBM block size (B)
tagSize              = 1        # HBM tag size (B)
numWays              = 32       # HBM set ways (associativity)
grnSize              = 1        # HBM data grain transferred from/to memory (DRAM bursts)
## Folder parameters (only for dispatch mode 5)
#foldOffset           = 2        # data folding distance across vaults
#numFolders           = 16       # number of folders (only if folderMode > 0)
#maxFolder            = 2       # number of trigerred scouts at which a folder upgrades (only if folderMode > 0)
#numScouts            = 16       # number of fold scouters (only if folderMode > 0)
#maxScout             = 64       # number of accesses at which a fold scout triggers (only if folderMode > 0)
#mtypeControl         = 0        # mtype control 0: none, 1: basic
#alphaCounter         = 0        # alpha counting for RedCache; 0: none, 1: fixed, 2: predictive
#gammaCounter         = 0        # gamma counting for RedCache; 0: none, 1: basic
#fetchRowSize         = 16       # only works for rowAlgorithm = 3 and 5
## Interface timing paramaeters
tREFI                = 48320    # Refresh Interval period
tRFC                 = 1566     # Refresh Cycle time
tRTRS                = 8        # Rank-To-Rank switching time
tOST                 = 4        # Output Switching Time
tRCD                 = 44       # Row to Column Delay
tCAS                 = 44       # Column Access Strobe latency (aka tCL)
tCWD                 = 61       # Column Write Delay (aka tWL)
tCCD                 = 16       # Column to Column Delay
tWTR                 = 31       # Write To Read delay time
tWR                  = 4        # Write Recovery time
tRTP                 = 46       # Read to Precharge
tRP                  = 44       # Row Precharge
tRRD                 = 16       # Row activation to Row activation Delay
tRAS                 = 112      # Row Access Strobe
tRC                  = 271      # Row Cycle
tBL                  = 4        # Burst Length
tCPDED               = 4        # Command Pass Disable Delay
tPD                  = 16       # Minimum power down duration
tXP                  = 20       # Time to exit fast power down
tXPDLL               = 76       # Time to exit slow power down
tFAW                 = 181      # Four bank Activation Window
# energy/power parameters
VDD                  = 1200     # millivolts
VDDMax               = 1275     # millivolts
IDD0                 = 65       # miliamps
IDD2PF               = 34       # miliamps
IDD2PS               = 17       # miliamps
IDD2N                = 50       # miliamps
IDD3P                = 40       # miliamps
IDD3N                = 65       # miliamps
IDD4R                = 170      # miliamps
IDD4W                = 195      # miliamps
IDD5                 = 175      # miliamps
cycleTime            = 625      # picoseconds
numChips             = 8        # DDR3-1600 x8

#lowerLevel = "BigMem IDEAL"
lowerLevel = "DDRx Main"


[RRAM]
deviceType           = 'wideio'
## Interface parameters
dispatch             = 3          # request dispatch mode; 0: cache, 1: loopback, 2: bypass, 3: scratchpad, 4: ideal cache, 5: replicated cache, 6: folder cache
softPage             = $(ssize)   # OS page size (B)
memSize              = $(msize)   # memory size (MB)
hbmSize              = 2*$(hsize) # HBM size (MB)
rowSize              = 1024       # HBM row size (B)
numVaults            = 8          # HBM vaults
numRanks             = 1          # HBM ranks per vault
numBanks             = 32          # HBM banks per rank
schQueueSize         = 32         # scheduling queue size
repQueueSize         = 32         # return queue size
refAlgorithm         = 0          # refresh algorithm ID; 0: none, 1: basic, 2: DUE
schAlgorithm         = 0          # scheduling algorithm ID; 0: FCFS, 1: FR-FCFS, 2: TEST
#rowAlgorithm         = 0         # row buffer management; 0: open, 1: closed
## Cache parameters (only for dispatch modes 3-5)
blkSize              = 64       # HBM block size (B)
tagSize              = 1        # HBM tag size (B)
numWays              = 16       # HBM set ways (associativity)
grnSize              = 1        # HBM data grain transferred from/to memory (DRAM bursts)
## Folder parameters (only for dispatch mode 5)
foldOffset           = 2        # data folding distance across vaults
#numFolders           = 16       # number of folders (only if folderMode > 0)
#maxFolder            = 2       # number of trigerred scouts at which a folder upgrades (only if folderMode > 0)
numScouts            = 16       # number of fold scouters (only if folderMode > 0)
maxScout             = 64       # number of accesses at which a fold scout triggers (only if folderMode > 0)
#mtypeControl         = 0        # mtype control 0: none, 1: basic
#alphaCounter         = 0        # alpha counting for RedCache; 0: none, 1: fixed, 2: predictive
#gammaCounter         = 0        # gamma counting for RedCache; 0: none, 1: basic
#fetchRowSize         = 16       # only works for rowAlgorithm = 3 and 5
## Interface timing paramaeters
tREFI                = 48320    # Refresh Interval period
tRFC                 = 1566     # Refresh Cycle time
tRTRS                = 8        # Rank-To-Rank switching time
tOST                 = 4        # Output Switching Time
tRCD                 = 4        # Row to Column Delay
tCAS                 = 4        # Column Access Strobe latency (aka tCL)
tCWD                 = 61       # Column Write Delay (aka tWL)
tCCD                 = 1        # Column to Column Delay
tWTR                 = 31       # Write To Read delay time
tWR                  = 162      # Write Recovery time
tRTP                 = 1        # Read to Precharge
tRP                  = 8        # Row Precharge
tRRD                 = 1        # Row activation to Row activation Delay
tRAS                 = 4        # Row Access Strobe
tRC                  = 12       # Row Cycle
tBL                  = 4        # Burst Length
tCPDED               = 4        # Command Pass Disable Delay
tPD                  = 16       # Minimum power down duration
tXP                  = 20       # Time to exit fast power down
tXPDLL               = 76       # Time to exit slow power down
tFAW                 = 181      # Four bank Activation Window
# energy/power parameters
VDD                  = 1200     # millivolts
VDDMax               = 1275     # millivolts
IDD0                 = 65       # miliamps
IDD2PF               = 34       # miliamps
IDD2PS               = 17       # miliamps
IDD2N                = 50       # miliamps
IDD3P                = 40       # miliamps
IDD3N                = 65       # miliamps
IDD4R                = 170      # miliamps
IDD4W                = 195      # miliamps
IDD5                 = 175      # miliamps
cycleTime            = 625      # picoseconds
numChips             = 8        # DDR3-1600 x8

#lowerLevel = "BigMem IDEAL"
lowerLevel = "DDRx Main"


[XAMIO]
deviceType           = 'xamio'
## Interface parameters
#dispatch             = 1         # request dispatch mode; 0: cache, 1: loopback, 2: bypass, 3: scratchpad, 4: ideal cache, 5: replicated cache, 6: folder cache
memSize              = $(msize)   # memory size (MB)
xamSize              = 2*$(hsize) # XAM size (MB)
numCVaults           = 8          # number of cache vaults
numRVaults           = 0          # number of RAM vaults
numSVaults           = 0          # number of CAM vaults
numBanks             = 32         # XAM banks per rank
numSupers            = 32         # XAM super sets per rank
numSets              = 8          # XAM sets per superset
numRows              = 64         # XAM rows per set
rowSize              = 512        # XAM columns per set
tagSize              = 32         # bits per tag
schQueueSize         = 32         # scheduling queue size
#setRemapMode         = 0 #100        # set remapping mode; 0: none, otherwise: every x
#setDirtyLimit        = 0 #8192       # set remapping mode; 0: none, otherwise: every x
#bankRemapMode        = 0 #1          # bank remapping mode; 0: none, otherwise: by x every set remap
## Timing parameters
tOST                 = 4          # Output Switching Time
tRCD                 = 4          # Row to Column Delay
tCAS                 = 4          # Column Access Strobe latency (aka tCL)
tCWD                 = 4          # Column Write Delay (aka tWL)
tCCD                 = 1          # Column to Column Delay
tWTR                 = 31         # Write To Read delay time
tRTP                 = 1          # Read to Precharge
tRRD                 = 1          # Row activation to Row activation Delay
tRAS                 = 4          # Row Access Strobe
tFAW                 = 181        # Four bank Activation Window
tWR                  = 162        # Write Recovery time
tRP                  = 8          # Row Precharge
tRC                  = 12         # Row Cycle
tBL                  = 4          # Burst Length
## Lifetime parameters
tCLOCK               = 250        # Clock cycle (picoseconds)
tLIFE                = 1          # Lifetime (months)
nDW                  = 100        # Number of Durable Writes (millions)
nWW                  = 1          # Number of Writes per Window

#lowerLevel = "BigMem IDEAL"
lowerLevel = "DDRx Main"


[DDRx]
deviceType           = 'ddrx'
# last level cache parameters
llcSize              = $(lsize)
llcAssoc             = 16
llcBlkSize           = 64
# memory controler parameters
size                 = $(msize)         # main memory size in MB
multiplier           = 1                # DDRx clock multiplier (DDRx_period / Core_period)
numChannels          = 1                # number of DDRx channels
numRanks             = 1                # number of ranks per channels
numBanks             = 8                # number of banks per rank
pageSize             = 8*1024           # DRAM page size
DDRxBypassed         = false            # enable DDRx bus
addrMapping          = 0                # address mapping; 0: page interleaving, 1: block interleaving, 2: permutation-based page interleaving
refAlgorithm         = 0                # refresh algorithm ID; 0: none, 1: basic, 2: DUE, 3: Elastic
schAlgorithm         = 0                # scheduling algorithm ID; 0: FCFS, 1: FR-FCFS
schQueueSize         = 64               # scheduling queue size
softPageSize         = $(ssize)         # OS page size
# timing paramaeters
tREFI                = 51360            # Refresh Interval period
tRFC                 = 1664             # Refresh Cycle time
tRTRS                = 8                # Rank-To-Rank switching time
tOST                 = 4                # Output Switching Time
tRCD                 = 80               # Row to Column Delay
tCAS                 = 80               # Column Access Strobe latency (aka tCL)
tCWD                 = 64               # Column Write Delay (aka tWL)
tCCD                 = 16               # Column to Column Delay
tWTR                 = 32               # Write To Read delay time
tWR                  = 16               # Write Recovery time
tRTP                 = 48               # Read to Precharge
tRP                  = 80               # Row Precharge
tRRD                 = 16               # Row activation to Row activation Delay
tRAS                 = 208              # Row Access Strobe
tRC                  = 288              # Row Cycle
tBL                  = 16               # Burst Length
tCPDED               = 4                # Command Pass Disable Delay
tPD                  = 16               # Minimum power down duration
tXP                  = 20               # Time to exit fast power down
tXPDLL               = 80               # Time to exit slow power down
tFAW                 = 192              # Four bank Activation Window
# energy/power parameters
VDD                  = 1200             # millivolts
VDDMax               = 1275             # millivolts
IDD0                 = 65               # miliamps
IDD2PF               = 34               # miliamps
IDD2PS               = 17               # miliamps
IDD2N                = 50               # miliamps
IDD3P                = 40               # miliamps
IDD3N                = 65               # miliamps
IDD4R                = 170              # miliamps
IDD4W                = 195              # miliamps
IDD5                 = 175              # miliamps
cycleTime            = 625              # picoseconds
numChips             = 8                # DDR3-1600 x8

lowerLevel           = "voidDevice"


[BigMem]
deviceType        = 'niceCache'
blockName         = 'mainmem'
bsize             = 64
hitDelay          = 1
coldWarmup        = false
lowerLevel        = "voidDevice"

[voidDevice]
deviceType        = 'void'
