library ieee;
use ieee.std_logic_1164.all;

entity test_pattern_gen is
	port(
		clk			: in std_logic;
		rstn		: in std_logic;
							 
		f_val		: in std_logic;
		d_val		: in std_logic;
		
		d_val_d		: out std_logic;
		f_val_d		: out std_logic;
		v_data		: out std_logic_vector(7 downto 0)
	);
end entity;

architecture Behavioral of test_pattern_gen is

type states is (F_LOW, D_LOW, D_HIGH);

signal state : states;

signal counter : integer range 0 to 255;

begin

P_MAIN : process (clk, rstn) 
begin
	if (rstn = '0') then
		d_val_d			<= '0';
		f_val_d			<= '0';
		v_data			<= (others => '0');
		state			<= F_LOW;
		counter			<= 0;
	else
		if rising_edge(clk) then
			f_val_d					<= f_val;
			d_val_d					<= d_val;
			
			
			case state is
				when F_LOW =>
					v_data			<= (others => '0');
					
					if (f_val = '1') then
						state		<= D_LOW;
					end if;
					
				when D_LOW =>
					v_data			<= (others => '0');
					
					if (d_val = '1') then
						state		<= D_HIGH;
					elsif (f_val = '0') then
						state		<= F_LOW;
					end if;
					
				when D_HIGH =>
				
					v_data			<= std_logic_vector(to_unsigned(counter, 8));
					
					if (counter = 255) then
						counter		<= 0;
					else
						counter		<= counter + 1;
						
					if (f_val = '0') then
						counter		<= 0;
						state		<= F_LOW;
					elsif (d_val = '0') then
						counter		<= 0;
						state		<= D_LOW;
					end if;
					
			end case;
		end if;
	end if;
end process;

end architecture;

