// Seed: 391605316
module module_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4
);
  assign id_1 = id_0;
  assign id_1 = (1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    input wand id_11,
    wire id_13
);
  wire id_14 = !id_10;
  nor primCall (id_0, id_1, id_10, id_11, id_13, id_14, id_3, id_4, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
  assign id_2  = id_6 < id_5;
  assign id_13 = id_7;
  wire id_15;
endmodule
