#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Sep 16 18:11:17 2017
# Process ID: 8808
# Current directory: C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1
# Command line: vivado.exe -log nexys4fpga.vds -mode batch -messageDb vivado.pb -notrace -source nexys4fpga.tcl
# Log file: C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1/nexys4fpga.vds
# Journal file: C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nexys4fpga.tcl -notrace
Command: synth_design -top nexys4fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 305.520 ; gain = 98.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys4fpga' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:12]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/sevensegment.v:35]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/sevensegment.v:196]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-256] done synthesizing module 'Digit' (1#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/sevensegment.v:196]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (2#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/sevensegment.v:35]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:24]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:110]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:125]
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/debounce.v:24]
INFO: [Synth 8-638] synthesizing module 'keyboard' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/keyboard.v:3]
	Parameter A bound to: 8'b00011100 
	Parameter B bound to: 8'b00110010 
	Parameter C bound to: 8'b00100001 
	Parameter D bound to: 8'b00100011 
	Parameter E bound to: 8'b00100100 
	Parameter F bound to: 8'b00101011 
	Parameter G bound to: 8'b00110100 
	Parameter H bound to: 8'b00110011 
	Parameter I bound to: 8'b01000011 
	Parameter J bound to: 8'b00111011 
	Parameter K bound to: 8'b01000010 
	Parameter L bound to: 8'b01001011 
	Parameter M bound to: 8'b00111010 
	Parameter N bound to: 8'b00110001 
	Parameter O bound to: 8'b01000100 
	Parameter P bound to: 8'b01001101 
	Parameter Q bound to: 8'b00010101 
	Parameter R bound to: 8'b00101101 
	Parameter S bound to: 8'b00011011 
	Parameter T bound to: 8'b00101100 
	Parameter U bound to: 8'b00111100 
	Parameter V bound to: 8'b00101010 
	Parameter W bound to: 8'b00011101 
	Parameter X bound to: 8'b00100010 
	Parameter Y bound to: 8'b00110101 
	Parameter Z bound to: 8'b00011010 
	Parameter CAPSLK bound to: 8'b01011000 
	Parameter ENTER bound to: 8'b01011010 
	Parameter DOT bound to: 8'b01001001 
	Parameter COMMA bound to: 8'b01000001 
	Parameter SPACE bound to: 8'b00101001 
	Parameter BACKSPC bound to: 8'b01100110 
	Parameter ESC bound to: 8'b01110110 
	Parameter QUESTION bound to: 8'b01001010 
	Parameter ZERO bound to: 8'b01000101 
	Parameter ONE bound to: 8'b00010110 
	Parameter TWO bound to: 8'b00011110 
	Parameter THREE bound to: 8'b00100110 
	Parameter FOUR bound to: 8'b00100101 
	Parameter FIVE bound to: 8'b00101110 
	Parameter SIX bound to: 8'b00110110 
	Parameter SEVEN bound to: 8'b00111101 
	Parameter EIGHT bound to: 8'b00111110 
	Parameter NINE bound to: 8'b01000110 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (5#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/keyboard.v:3]
INFO: [Synth 8-638] synthesizing module 'Converter' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/Converter.v:1]
	Parameter A bound to: 8'b00011100 
	Parameter B bound to: 8'b00110010 
	Parameter C bound to: 8'b00100001 
	Parameter D bound to: 8'b00100011 
	Parameter E bound to: 8'b00100100 
	Parameter F bound to: 8'b00101011 
	Parameter G bound to: 8'b00110100 
	Parameter H bound to: 8'b00110011 
	Parameter I bound to: 8'b01000011 
	Parameter J bound to: 8'b00111011 
	Parameter K bound to: 8'b01000010 
	Parameter L bound to: 8'b01001011 
	Parameter M bound to: 8'b00111010 
	Parameter N bound to: 8'b00110001 
	Parameter O bound to: 8'b01000100 
	Parameter P bound to: 8'b01001101 
	Parameter Q bound to: 8'b00010101 
	Parameter R bound to: 8'b00101101 
	Parameter S bound to: 8'b00011011 
	Parameter T bound to: 8'b00101100 
	Parameter U bound to: 8'b00111100 
	Parameter V bound to: 8'b00101010 
	Parameter W bound to: 8'b00011101 
	Parameter X bound to: 8'b00100010 
	Parameter Y bound to: 8'b00110101 
	Parameter Z bound to: 8'b00011010 
	Parameter ENTER bound to: 8'b01011010 
	Parameter DOT bound to: 8'b01001001 
	Parameter COMMA bound to: 8'b01000001 
	Parameter SPACE bound to: 8'b00101001 
	Parameter BACKSPC bound to: 8'b01100110 
	Parameter ESC bound to: 8'b01110110 
	Parameter QUESTION bound to: 8'b01001010 
	Parameter ZERO bound to: 8'b01000101 
	Parameter ONE bound to: 8'b00010110 
	Parameter TWO bound to: 8'b00011110 
	Parameter THREE bound to: 8'b00100110 
	Parameter FOUR bound to: 8'b00100101 
	Parameter FIVE bound to: 8'b00101110 
	Parameter SIX bound to: 8'b00110110 
	Parameter SEVEN bound to: 8'b00111101 
	Parameter EIGHT bound to: 8'b00111110 
	Parameter NINE bound to: 8'b01000110 
INFO: [Synth 8-256] done synthesizing module 'Converter' (6#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/Converter.v:1]
INFO: [Synth 8-638] synthesizing module 'Buffer_Generator' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/Buffer_Generator.v:22]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter BUFFER_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Buffer_Generator' (7#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/Buffer_Generator.v:22]
INFO: [Synth 8-638] synthesizing module 'PWM_RGB' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/PWM_RGB.v:23]
INFO: [Synth 8-256] done synthesizing module 'PWM_RGB' (8#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/PWM_RGB.v:23]
INFO: [Synth 8-638] synthesizing module 'Audio_Generator' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Microphone/Audio_Generator.v:41]
	Parameter SECONDS_TO_RECORD bound to: 10 - type: integer 
	Parameter PDM_FREQ_HZ bound to: 3000000 - type: integer 
	Parameter SYS_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter NUMBER_OF_BITS bound to: 16 - type: integer 
	Parameter NUMBER_SAMPLES_TO_REC bound to: 1874999 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter RECORD bound to: 4'b0010 
	Parameter INTERMEDIATE bound to: 4'b0100 
	Parameter PLAYBACK bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'DPRAM' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Microphone/DPRAM.v:23]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DPRAM' (9#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Microphone/DPRAM.v:23]
INFO: [Synth 8-256] done synthesizing module 'Audio_Generator' (10#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Microphone/Audio_Generator.v:41]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/Clock_Divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (11#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Common/Clock_Divider.v:23]
INFO: [Synth 8-638] synthesizing module 'OV7670_Controller' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/OV7670_Controller.v:18]
INFO: [Synth 8-638] synthesizing module 'OV7670_Registers' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/OV7670_Registers.v:12]
INFO: [Synth 8-256] done synthesizing module 'OV7670_Registers' (12#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/OV7670_Registers.v:12]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/I2C_Controller.v:14]
	Parameter id bound to: 8'b01000010 
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (13#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/I2C_Controller.v:14]
INFO: [Synth 8-256] done synthesizing module 'OV7670_Controller' (14#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/OV7670_Controller.v:18]
INFO: [Synth 8-638] synthesizing module 'OV7670_Frame_Collector' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/OV7670_Frame_Collector.v:13]
INFO: [Synth 8-256] done synthesizing module 'OV7670_Frame_Collector' (15#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/OV7670_Frame_Collector.v:13]
INFO: [Synth 8-638] synthesizing module 'Frame_Buffer' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1/.Xil/Vivado-8808-Thanh-PC/realtime/Frame_Buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Frame_Buffer' (16#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1/.Xil/Vivado-8808-Thanh-PC/realtime/Frame_Buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Color_Filter' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:1]
	Parameter pixel_x_MAX bound to: 640 - type: integer 
	Parameter pixel_y_MAX bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Color_Filter' (17#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:1]
WARNING: [Synth 8-350] instance 'Filter' of module 'Color_Filter' requires 10 connections, but only 9 given [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:463]
INFO: [Synth 8-638] synthesizing module 'VGA_Controller' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/VGA_Controller.v:13]
	Parameter hRez bound to: 639 - type: integer 
	Parameter hStartSync bound to: 659 - type: integer 
	Parameter hEndSync bound to: 755 - type: integer 
	Parameter hMaxCount bound to: 799 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 493 - type: integer 
	Parameter vEndSync bound to: 494 - type: integer 
	Parameter vMaxCount bound to: 524 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_Controller' (18#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/VGA_Controller.v:13]
INFO: [Synth 8-256] done synthesizing module 'nexys4fpga' (19#1) [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:12]
WARNING: [Synth 8-3331] design Color_Filter has unconnected port raw_pixel_color[5]
WARNING: [Synth 8-3331] design Color_Filter has unconnected port raw_pixel_color[0]
WARNING: [Synth 8-3331] design Color_Filter has unconnected port get_new_pixel
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 373.578 ; gain = 166.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 373.578 ; gain = 166.910
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Frame_Buffer' instantiated as 'Frame_Buffer_inst' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:452]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1/.Xil/Vivado-8808-Thanh-PC/dcp/Frame_Buffer_in_context.xdc] for cell 'Frame_Buffer_inst'
Finished Parsing XDC File [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.runs/synth_1/.Xil/Vivado-8808-Thanh-PC/dcp/Frame_Buffer_in_context.xdc] for cell 'Frame_Buffer_inst'
Parsing XDC File [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/constrs_1/imports/Constraints/Nexys4DDR_C.xdc]
Finished Parsing XDC File [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/constrs_1/imports/Constraints/Nexys4DDR_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/constrs_1/imports/Constraints/Nexys4DDR_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 683.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 683.219 ; gain = 476.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 683.219 ; gain = 476.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 683.219 ; gain = 476.551
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/Keyboard/keyboard.v:223]
INFO: [Synth 8-5546] ROM "int_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keypress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "recording_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "playback_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "record_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "finished_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "taken_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'temporal_filter_vga_blue_reg[3:0]' into 'temporal_filter_vga_green_reg[3:0]' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:177]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:182]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:159]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:181]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:182]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:159]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:181]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:159]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:181]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/OV7670 VGA Camera/Color_Filter.v:182]
INFO: [Synth 8-5546] ROM "data2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'int_RGB_Blue2_reg' into 'int_RGB_Blue1_reg' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:297]
INFO: [Synth 8-4471] merging register 'int_RGB_Green2_reg' into 'int_RGB_Green1_reg' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:296]
INFO: [Synth 8-4471] merging register 'int_RGB_Red2_reg' into 'int_RGB_Red1_reg' [C:/Users/Thanh/Desktop/Summer2017_Project/Summer2017_Project.srcs/sources_1/imports/Source/nexys4fpga.v:295]
INFO: [Synth 8-5546] ROM "int_RGB_Blue1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  digit1 |                              000 |                         11111110
                  digit2 |                              001 |                         11111101
                  digit3 |                              010 |                         11111011
                  digit4 |                              011 |                         11110111
                  digit5 |                              100 |                         11101111
                  digit6 |                              101 |                         11011111
                  digit7 |                              110 |                         10111111
                  digit8 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:50 . Memory (MB): peak = 683.219 ; gain = 476.551
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'RGB_Red1' (PWM_RGB) to 'RGB_Red2'
INFO: [Synth 8-223] decloning instance 'RGB_Green1' (PWM_RGB) to 'RGB_Green2'
INFO: [Synth 8-223] decloning instance 'RGB_Blue1' (PWM_RGB) to 'RGB_Blue2'

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Color_Filter__GB0 |           1|     28065|
|2     |Color_Filter__GB1 |           1|      8666|
|3     |Color_Filter__GB2 |           1|     13204|
|4     |Color_Filter__GB3 |           1|     12094|
|5     |Color_Filter__GB4 |           1|     12261|
|6     |Color_Filter__GB5 |           1|     25245|
|7     |nexys4fpga__GC0   |           1|      9607|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 17    
	   4 Input     10 Bit       Adders := 2     
	  81 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              640 Bit    Registers := 10    
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---RAMs : 
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   5 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	  45 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  44 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 28    
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 84    
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 24    
	  44 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nexys4fpga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Color_Filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 15    
	   4 Input     10 Bit       Adders := 2     
	  81 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	              640 Bit    Registers := 10    
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 81    
	   2 Input      1 Bit        Muxes := 3     
Module Digit__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 22    
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module keyboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  45 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  44 Input      1 Bit        Muxes := 1     
Module Converter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  44 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 28    
	   2 Input      6 Bit        Muxes := 8     
	  44 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Buffer_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module PWM_RGB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWM_RGB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PWM_RGB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DPRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module Audio_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module Clock_Divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module OV7670_Registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module OV7670_Frame_Collector 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:54 . Memory (MB): peak = 683.219 ; gain = 476.551
INFO: Vivado Synthesis caught shared memory exception 'The system cannot find the file specified.'. Continuing without using shared memory (or continuing without helper parallel flow)
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "swtch_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "keypress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "temp_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "LUT/finished_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I2C_Controller_inst/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I2C_Controller_inst/taken_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_RGB_Blue1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:14 . Memory (MB): peak = 683.219 ; gain = 476.551
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:50 ; elapsed = 00:02:14 . Memory (MB): peak = 683.219 ; gain = 476.551

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Color_Filter__GB0 |           1|     28065|
|2     |Color_Filter__GB1 |           1|      9306|
|3     |Color_Filter__GB2 |           1|     13453|
|4     |Color_Filter__GB3 |           1|     12094|
|5     |Color_Filter__GB4 |           1|     12261|
|6     |Color_Filter__GB5 |           1|     25245|
|7     |nexys4fpga__GC0   |           1|      9883|
+------+------------------+------------+----------+
WARNING: [Synth 8-5730] RAM buffer_inst/buffer_reg got removed due to cross hierarchy optimization. 
WARNING: [Synth 8-5730] RAM Audio_gen/Dual_Port_RAM/MEM_reg got removed due to cross hierarchy optimization. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+--------------+---------------+----------------+
|Module Name       | RTL Object   | Depth x Width | Implemented As | 
+------------------+--------------+---------------+----------------+
|OV7670_Registers  | sreg_reg     | 256x16        | Block RAM      | 
|OV7670_Controller | LUT/sreg_reg | 256x16        | Block RAM      | 
+------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Buffer_Generator | buffer_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|DPRAM            | MEM_reg    | 4 K x 16               | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+-----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_6/\Camera_Controller/I2C_Controller_inst/data_sr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\Converter_inst/keypress_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\Audio_gen/state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/int_RGB_Blue1_reg)
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit7/seg_reg[0]' (FD) to 'i_6/SSB/Digit7/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[0]' (FD) to 'i_6/SSB/Digit6/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit7/seg_reg[1]' (FD) to 'i_6/SSB/Digit2/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[1]' (FD) to 'i_6/SSB/Digit2/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[2]' (FD) to 'i_6/SSB/Digit2/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[3]' (FD) to 'i_6/SSB/Digit6/seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[4]' (FD) to 'i_6/SSB/Digit6/seg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[6]' (FD) to 'i_6/SSB/Digit7/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit7/seg_reg[7]' (FD) to 'i_6/SSB/Digit5/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit6/seg_reg[7]' (FD) to 'i_6/SSB/Digit2/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit5/seg_reg[7]' (FD) to 'i_6/SSB/Digit3/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit4/seg_reg[7]' (FD) to 'i_6/SSB/Digit2/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit3/seg_reg[7]' (FD) to 'i_6/SSB/Digit1/seg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\SSB/Digit2/seg_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_6/SSB/Digit1/seg_reg[7]' (FD) to 'i_6/SSB/Digit0/seg_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_6/\SSB/Digit0/seg_reg[7] )
INFO: [Synth 8-3886] merging instance 'temporal_filter_vga_green_reg[1]' (FDE) to 'temporal_filter_vga_green_reg[2]'
INFO: [Synth 8-3886] merging instance 'temporal_filter_vga_green_reg[2]' (FDE) to 'temporal_filter_vga_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'temporal_filter_vga_red_reg[0]' (FDSE) to 'temporal_filter_vga_red_reg[1]'
INFO: [Synth 8-3886] merging instance 'temporal_filter_vga_red_reg[1]' (FDSE) to 'temporal_filter_vga_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'temporal_filter_vga_red_reg[2]' (FDSE) to 'temporal_filter_vga_red_reg[3]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:03:16 . Memory (MB): peak = 683.219 ; gain = 476.551
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:48 ; elapsed = 00:03:16 . Memory (MB): peak = 683.219 ; gain = 476.551

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Color_Filter__GB0 |           1|     28065|
|2     |Color_Filter__GB1 |           1|      8655|
|3     |Color_Filter__GB2 |           1|      9985|
|4     |Color_Filter__GB3 |           1|     10494|
|5     |Color_Filter__GB4 |           1|      9863|
|6     |Color_Filter__GB5 |           1|     25245|
|7     |nexys4fpga__GC0   |           1|      2627|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:28 . Memory (MB): peak = 819.359 ; gain = 612.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:03:34 . Memory (MB): peak = 841.883 ; gain = 635.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Color_Filter__GB0 |           1|     16097|
|2     |Color_Filter__GB1 |           1|      6703|
|3     |Color_Filter__GB2 |           1|      7256|
|4     |Color_Filter__GB3 |           1|      7806|
|5     |Color_Filter__GB4 |           1|      6310|
|6     |Color_Filter__GB5 |           1|     12221|
|7     |nexys4fpga__GC0   |           1|      2627|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Camera_Controller/LUT/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 849.504 ; gain = 642.836

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Color_Filter__GB0 |           1|     10765|
|2     |Color_Filter__GB5 |           1|       624|
+------+------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:21 ; elapsed = 00:04:00 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Camera_Controller/LUT/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:04:10 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:31 ; elapsed = 00:04:10 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:04:13 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:04:13 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:55 ; elapsed = 00:04:40 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:55 ; elapsed = 00:04:40 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Frame_Buffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Frame_Buffer |     1|
|2     |BUFG         |     5|
|3     |CARRY4       |   458|
|4     |LUT1         |   346|
|5     |LUT2         |   292|
|6     |LUT3         |  2422|
|7     |LUT4         |   198|
|8     |LUT5         |   304|
|9     |LUT6         | 11116|
|10    |MUXF7        |  2947|
|11    |MUXF8        |  1388|
|12    |RAMB18E1     |     1|
|13    |FDCE         |    70|
|14    |FDRE         |  7155|
|15    |FDSE         |    37|
|16    |IBUF         |    33|
|17    |OBUF         |    57|
|18    |OBUFT        |     2|
+------+-------------+------+

Report Instance Areas: 
+------+------------------------+-----------------------+------+
|      |Instance                |Module                 |Cells |
+------+------------------------+-----------------------+------+
|1     |top                     |                       | 26847|
|2     |  Audio_gen             |Audio_Generator        |   161|
|3     |  Camera_Controller     |OV7670_Controller      |   212|
|4     |    I2C_Controller_inst |I2C_Controller         |   138|
|5     |    LUT                 |OV7670_Registers       |    74|
|6     |  Converter_inst        |Converter              |     7|
|7     |  DB                    |debounce               |   231|
|8     |  Filter                |Color_Filter           | 23950|
|9     |  Frame_Collector       |OV7670_Frame_Collector |    98|
|10    |  RGB_Green1            |PWM_RGB                |    50|
|11    |  RGB_Red1              |PWM_RGB_0              |    50|
|12    |  SSB                   |sevensegment           |   249|
|13    |    Digit0              |Digit                  |    14|
|14    |    Digit1              |Digit_2                |    14|
|15    |    Digit2              |Digit_3                |    14|
|16    |    Digit3              |Digit_4                |    27|
|17    |    Digit4              |Digit_5                |    15|
|18    |    Digit5              |Digit_6                |    14|
|19    |    Digit6              |Digit_7                |     1|
|20    |    Digit7              |Digit_8                |    15|
|21    |  VGA                   |VGA_Controller         |  1397|
|22    |  clock_divider_1       |Clock_Divider          |     2|
|23    |  clock_divider_2       |Clock_Divider_1        |     2|
|24    |  keyboard_inst         |keyboard               |   242|
|25    |    debounce            |debouncer              |    39|
+------+------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:04:40 . Memory (MB): peak = 849.504 ; gain = 642.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:41 ; elapsed = 00:04:27 . Memory (MB): peak = 849.504 ; gain = 304.555
Synthesis Optimization Complete : Time (s): cpu = 00:03:56 ; elapsed = 00:04:42 . Memory (MB): peak = 849.504 ; gain = 642.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'nexys4fpga' is not ideal for floorplanning, since the cellview 'Color_Filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 33 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:02 ; elapsed = 00:04:46 . Memory (MB): peak = 849.504 ; gain = 618.617
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 849.504 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 849.504 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 18:16:14 2017...
