module Part5(pin12clk,CLK,Q);
	input wire CLK,pin12clk;
	output reg[3:0] Q;
	wire [3:0] tempD;
	assign tempD[0] = ~Q[0]; //FF_0 flip-flop
	assign tempD[1] = (Q[1] & ~Q[0])|(Q[0] & ~Q[1]); //FF_1 flip-flop
	assign tempD[2] = (~Q[2] & Q[1] & Q[0])|(Q[2] & ~Q[1])|(Q[2] & ~Q[0]); //FF_2 flip-flop
	assign tempD[3] = (~Q[3] & Q[2] & Q[0] & Q[1])|(~Q[2] & Q[3])|(~Q[0] & Q[3])|(~Q[1] & Q[3]); //FF_3 flipflop
	always @ (posedge CLK)Q <= tempD; //shows the D values
endmodule
