0.6
2018.3
Dec  7 2018
00:33:28
D:/University/VHDL/encoder/encoder.srcs/sim_1/new/SIM_encoder_16_4.vhd,1740170691,vhdl,,,,tb_encoder_16_4,,,,,,,,
D:/University/VHDL/encoder/encoder.srcs/sources_1/new/encoder_16_4.vhd,1740098500,vhdl,,,,encoder_16_4,,,,,,,,
