# Technical References

List of all considered datasheets, user manuals, product tables, etc. provided by the respective FPGA vendors.

| Vendor 		    | Document 																	                              | URL                                             |
| ------			  | ------																		                              | ------                                          |
| AMD/Xilinx		| Virtex-E 1.8V Field Programmable Gate Arrays: Complete Data Sheet		 	  | [Link](https://docs.xilinx.com/v/u/en-US/ds022) |
| AMD/Xilinx		| Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet 	| [Link](https://docs.xilinx.com/v/u/en-US/ds083) |
| AMD/Xilinx		| Virtex-II Pro and Virtex-II Pro X Platform FPGA User Guide 				      | [Link](https://docs.xilinx.com/v/u/en-US/ug012) |
| AMD/Xilinx 		| Virtex-4 Family Overview													                      | [Link](https://docs.xilinx.com/v/u/en-US/ds112) |
| AMD/Xilinx 		| Virtex-4 FPGA User Guide													                      | [Link](https://docs.xilinx.com/v/u/en-US/ug070) |
| AMD/Xilinx 		| Virtex-4 FPGA Data Sheet: DC and Switching Characteristics				      | [Link](https://docs.xilinx.com/v/u/en-US/ds302) |
| AMD/Xilinx 		| XtremeDSP for Virtex-4 FPGAs												                    | [Link](https://docs.xilinx.com/v/u/en-US/ug073) |
| AMD/Xilinx 		| Virtex-5 Family Overview													                      | [Link](https://docs.xilinx.com/v/u/en-US/ds100) |
| AMD/Xilinx 		| Virtex-5 FPGA User Guide													                      | [Link](https://docs.xilinx.com/v/u/en-US/ug190) |
| AMD/Xilinx 		| Virtex-5 FPGA Data Sheet: DC and Switching Characteristics 				      | [Link](https://docs.xilinx.com/v/u/en-US/ds202) |
| AMD/Xilinx 		| Virtex-5 FPGA XtremeDSP Design Considerations								            | [Link](https://docs.xilinx.com/v/u/en-US/ug193) |
| AMD/Xilinx 		| Virtex-5 Product Table													                        | [Link](https://docs.xilinx.com/v/u/en-US/virtex5-product-table) |
| AMD/Xilinx 		| Virtex-6 Family Overview													                      | [Link](https://docs.xilinx.com/v/u/en-US/ds150) |
| AMD/Xilinx 		| Virtex-6 FPGA Memory Resources											                    | [Link](https://docs.xilinx.com/v/u/en-US/ug363) |
| AMD/Xilinx 		| Virtex-6 FPGA Data Sheet: DC and Switching Characteristics				      | [Link](https://docs.xilinx.com/v/u/en-US/ds152) |
| AMD/Xilinx 		| Virtex-6 FPGA DSP48E1 Slice												                      | [Link](https://docs.xilinx.com/v/u/en-US/ug369) |
| AMD/Xilinx 		| Virtex-6 Product Table													                        | [Link](https://docs.xilinx.com/v/u/en-US/virtex6-product-table) |
| AMD/Xilinx 		| Virtex-6 FPGA Memory Interface Solutions									              | [Link](https://docs.xilinx.com/v/u/en-US/ds186) |
| AMD/Xilinx 		| 7 Series FPGAs Data Sheet: Overview										                  | [Link](https://docs.xilinx.com/v/u/en-US/ds180_7Series_Overview) |
| AMD/Xilinx 		| 7 Series FPGAs Memory Resources											                    | [Link](https://docs.xilinx.com/v/u/en-US/ug473_7Series_Memory_Resources) |
| AMD/Xilinx 		| Virtex‐7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics	| [Link](https://docs.xilinx.com/v/u/en-US/ds183_Virtex_7_Data_Sheet) |
| AMD/Xilinx 		| 7 Series DSP48E1 Slice													                        | [Link](https://docs.xilinx.com/v/u/en-US/ug479_7Series_DSP48E1) |
| AMD/Xilinx 		| 7 Series Product Tables and Product Selection Guide						          | [Link](https://docs.xilinx.com/v/u/en-US/7-series-product-selection-guide) |
| AMD/Xilinx 		| Zynq-7000 SoC and 7 Series Devices Memory Interface Solutions				    | [Link](https://docs.xilinx.com/v/u/en-US/ds176_7Series_MIS) |
| AMD/Xilinx 		| Virtex-7 FPGA Family Product Brief										                  | [Link](https://www.xilinx.com/content/dam/xilinx/support/documents/product-briefs/virtex7-product-brief.pdf) |
| AMD/Xilinx 		| UltraScale(+) Architecture and Product Data Sheet: Overview				      | [Link](https://docs.xilinx.com/v/u/en-US/ds890-ultrascale-overview) |
| AMD/Xilinx 		| UltraScale(+) Architecture Memory Resources								              | [Link](https://docs.xilinx.com/v/u/en-US/ug573-ultrascale-memory-resources) |
| AMD/Xilinx 		| Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics	| [Link](https://docs.xilinx.com/v/u/en-US/ds893-virtex-ultrascale-data-sheet) |
| AMD/Xilinx 		| UltraScale(+) Architecture DSP Slice										                | [Link](https://docs.xilinx.com/v/u/en-US/ug579-ultrascale-dsp) |
| AMD/Xilinx 		| UltraScale FPGA Product Tables and Product Selection Guide				      | [Link](https://docs.xilinx.com/v/u/en-US/ultrascale-fpga-product-selection-guide) |
| AMD/Xilinx 		| Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics	| [Link](https://docs.xilinx.com/v/u/en-US/ds923-virtex-ultrascale-plus) |
| AMD/Xilinx 		| UltraScale+ FPGAs Product Selection Guide									              | [Link](https://docs.xilinx.com/v/u/en-US/ultrascale-plus-fpga-product-selection-guide) |
| AMD/Xilinx 		| Virtex UltraScale+ FPGA Product Brief										                | [Link](https://www.xilinx.com/content/dam/xilinx/support/documents/product-briefs/virtex-ultrascale-product-brief.pdf) |
| AMD/Xilinx 		| Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics	| [Link](https://docs.xilinx.com/viewer/book-attachment/2PXOpPtpaABIt0fkzeBLnw/hvbsEUaOT0OxFhln7VEVyA) |
| AMD/Xilinx 		| Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics	| [Link](https://docs.xilinx.com/viewer/book-attachment/sTfrXTPA6iXT4rkhrRi7qg/dfRkDKgzEvo5CsUiQJdEkg) |
| AMD/Xilinx 		| Zynq UltraScale+ MPSoC Product Selection Guide							            | [Link](https://docs.xilinx.com/v/u/en-US/zynq-ultrascale-plus-product-selection-guide) |
| Intel			    | Stratix Device Handbook, Volumes 1 & 2 									                | [Link](https://cdrdv2-public.intel.com/654452/stratix_handbook.pdf) |
| Intel			    | Stratix II Device Handbook, Volumes 1 & 2 								              | [Link](https://cdrdv2-public.intel.com/654261/stratix2_handbook.pdf) |
| Intel			    | Stratix III Device Handbook, Volumes 1 & 2 								              | [Link](https://cdrdv2-public.intel.com/654126/stratix3_handbook.pdf) |
| Intel			    | Stratix IV Device Handbook, Volume 1 										                | [Link](https://cdrdv2-public.intel.com/654799/stratix4_handbook.pdf) |
| Intel			    | Stratix V Device Handbook Volume 1: Device Interfaces and Integration 	| [Link](https://cdrdv2-public.intel.com/666675/stx5_core-683665-666675.pdf) |
| Intel			    | Intel Stratix 10 GX/SX Product Table 										                | [Link](https://cdrdv2-public.intel.com/652478/stratix-10-product-table.pdf) |
| Intel			    | Intel Stratix 10 MX (DRAM System-in-Package) Product Table 				      | [Link](https://cdrdv2-public.intel.com/652458/stratix-10-mx-product-table.pdf) |
| Intel			    | Intel Stratix 10 Embedded Memory User Guide 								            | [Link](https://cdrdv2-public.intel.com/780904/ug-s10-memory-683423-780904.pdf) |
| Intel			    | Intel Cyclone 10 LP Core Fabric and General Purpose I/Os Handbook 		  | [Link](https://cdrdv2-public.intel.com/667056/c10lp-51003-683777-667056.pdf) |
| Intel			    | Intel Cyclone 10 LP Device Datasheet 										                | [Link](https://cdrdv2-public.intel.com/666518/c10lp-51002-683251-666518.pdf) |
| Cologne Chip  | Technology Brief of GateMate FPGA Technology								            | [Link](https://colognechip.com/docs/CologneChip-GateMate-Productbrief-latest.pdf) |
| Cologne Chip 	| GateMate CCGM1A1 Datasheet												                      | [Link](https://colognechip.com/docs/ds1001-gatemate1-datasheet-latest.pdf) |
| Cologne Chip 	| GateMateTM FPGA User Guide Primitives Library								            | [Link](https://www.colognechip.com/docs/ug1001-gatemate1-primitives-library-latest.pdf) |
| QuickLogic 	  | PolarPro 3 Solution Platform Brief										                  | [Link](https://www.quicklogic.com/wp-content/uploads/2018/10/QuickLogic-PolarPro-3-Solution-Platform-Brief.pdf) |
| QuickLogic 	  | PolarPro 3 Device Data Sheet												                    | [Link](https://www.quicklogic.com/wp-content/uploads/2022/01/QL_PolarPro_3_Device_Data_Sheet_Oct-13_2021.pdf) |
| Lattice 		  | ECP5 and ECP5-5G Family Data Sheet										                  | [Link](https://www.latticesemi.com/view_document?document_id=50461) |
| Lattice 		  | ECP5 and ECP5-5G Memory Usage Guide										                  | [Link](https://www.latticesemi.com/view_document?document_id=50466) |
| Lattice 		  | ECP5 Product Family Qualification Summary									              | [Link](https://www.latticesemi.com/view_document?document_id=51005) |
| Lattice 		  | iCE40 LP/HX Family Data Sheet												                    | [Link](https://www.latticesemi.com/view_document?document_id=49312) |
| Lattice 		  | Memory Usage Guide for iCE40 Devices										                | [Link](https://www.latticesemi.com/view_document?document_id=47775) |
| Lattice 		  | iCE40 FPGA Product Family Qualification Summary							            | [Link](https://www.latticesemi.com/view_document?document_id=50271) |

Last access: 2023-08-20
