{
  "module_name": "dma_macro_masks.h",
  "hash_id": "6988498408e45431622e71f6298b89a18d701a92700a3e0a0af0370bdd537805",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_macro_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_MACRO_MASKS_H_\n#define ASIC_REG_DMA_MACRO_MASKS_H_\n\n \n\n \n#define DMA_MACRO_LBW_RANGE_HIT_BLOCK_R_SHIFT                        0\n#define DMA_MACRO_LBW_RANGE_HIT_BLOCK_R_MASK                         0xFFFF\n\n \n#define DMA_MACRO_LBW_RANGE_MASK_R_SHIFT                             0\n#define DMA_MACRO_LBW_RANGE_MASK_R_MASK                              0x3FFFFFF\n\n \n#define DMA_MACRO_LBW_RANGE_BASE_R_SHIFT                             0\n#define DMA_MACRO_LBW_RANGE_BASE_R_MASK                              0x3FFFFFF\n\n \n#define DMA_MACRO_HBW_RANGE_HIT_BLOCK_R_SHIFT                        0\n#define DMA_MACRO_HBW_RANGE_HIT_BLOCK_R_MASK                         0xFF\n\n \n#define DMA_MACRO_HBW_RANGE_MASK_49_32_R_SHIFT                       0\n#define DMA_MACRO_HBW_RANGE_MASK_49_32_R_MASK                        0x3FFFF\n\n \n#define DMA_MACRO_HBW_RANGE_MASK_31_0_R_SHIFT                        0\n#define DMA_MACRO_HBW_RANGE_MASK_31_0_R_MASK                         0xFFFFFFFF\n\n \n#define DMA_MACRO_HBW_RANGE_BASE_49_32_R_SHIFT                       0\n#define DMA_MACRO_HBW_RANGE_BASE_49_32_R_MASK                        0x3FFFF\n\n \n#define DMA_MACRO_HBW_RANGE_BASE_31_0_R_SHIFT                        0\n#define DMA_MACRO_HBW_RANGE_BASE_31_0_R_MASK                         0xFFFFFFFF\n\n \n#define DMA_MACRO_WRITE_EN_R_SHIFT                                   0\n#define DMA_MACRO_WRITE_EN_R_MASK                                    0x1\n\n \n#define DMA_MACRO_WRITE_CREDIT_R_SHIFT                               0\n#define DMA_MACRO_WRITE_CREDIT_R_MASK                                0x3FF\n\n \n#define DMA_MACRO_READ_EN_R_SHIFT                                    0\n#define DMA_MACRO_READ_EN_R_MASK                                     0x1\n\n \n#define DMA_MACRO_READ_CREDIT_R_SHIFT                                0\n#define DMA_MACRO_READ_CREDIT_R_MASK                                 0x3FF\n\n \n\n \n#define DMA_MACRO_RAZWI_LBW_WT_VLD_R_SHIFT                           0\n#define DMA_MACRO_RAZWI_LBW_WT_VLD_R_MASK                            0x1\n\n \n#define DMA_MACRO_RAZWI_LBW_WT_ID_R_SHIFT                            0\n#define DMA_MACRO_RAZWI_LBW_WT_ID_R_MASK                             0x7FFF\n\n \n#define DMA_MACRO_RAZWI_LBW_RD_VLD_R_SHIFT                           0\n#define DMA_MACRO_RAZWI_LBW_RD_VLD_R_MASK                            0x1\n\n \n#define DMA_MACRO_RAZWI_LBW_RD_ID_R_SHIFT                            0\n#define DMA_MACRO_RAZWI_LBW_RD_ID_R_MASK                             0x7FFF\n\n \n#define DMA_MACRO_RAZWI_HBW_WT_VLD_R_SHIFT                           0\n#define DMA_MACRO_RAZWI_HBW_WT_VLD_R_MASK                            0x1\n\n \n#define DMA_MACRO_RAZWI_HBW_WT_ID_R_SHIFT                            0\n#define DMA_MACRO_RAZWI_HBW_WT_ID_R_MASK                             0x1FFFFFFF\n\n \n#define DMA_MACRO_RAZWI_HBW_RD_VLD_R_SHIFT                           0\n#define DMA_MACRO_RAZWI_HBW_RD_VLD_R_MASK                            0x1\n\n \n#define DMA_MACRO_RAZWI_HBW_RD_ID_R_SHIFT                            0\n#define DMA_MACRO_RAZWI_HBW_RD_ID_R_MASK                             0x1FFFFFFF\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}