##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for VGA_CLK
		4.3::Critical Path Report for clk_snd
		4.4::Critical Path Report for spi_oled_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
		5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
		5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
		5.5::Critical Path Report for (clk_snd:R vs. clk_snd:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK          | Frequency: 82.57 MHz  | Target: 65.14 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK       | N/A                   | Target: 65.14 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 65.14 MHz  | 
Clock: VGA_CLK            | Frequency: 63.89 MHz  | Target: 8.14 MHz   | 
Clock: clk_snd            | Frequency: 91.51 MHz  | Target: 0.00 MHz   | 
Clock: clk_timer          | N/A                   | Target: 0.01 MHz   | 
Clock: clk_timer(routed)  | N/A                   | Target: 0.01 MHz   | 
Clock: spi_oled_IntClock  | Frequency: 66.48 MHz  | Target: 32.57 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          15350.9          3241        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          VGA_CLK            15350.9          7483        N/A              N/A         N/A              N/A         N/A              N/A         
VGA_CLK            VGA_CLK            122807           107155      N/A              N/A         N/A              N/A         N/A              N/A         
clk_snd            clk_snd            1e+009           999991265   N/A              N/A         N/A              N/A         N/A              N/A         
spi_oled_IntClock  spi_oled_IntClock  30701.8          15660       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase     
--------------------  ------------  -------------------  
HSYNC_OUT(0)_PAD      25778         VGA_CLK:R            
VGA(0)_PAD            36552         VGA_CLK:R            
VSYNC_OUT(0)_PAD      26979         VGA_CLK:R            
pin_oled_clk(0)_PAD   24640         spi_oled_IntClock:R  
pin_oled_cs(0)_PAD    26288         spi_oled_IntClock:R  
pin_oled_mosi(0)_PAD  24052         spi_oled_IntClock:R  
pin_snd_ext(0)_PAD    32563         CyBUS_CLK:R          
pin_snd_ext(0)_PAD    32294         clk_snd:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 82.57 MHz | Target: 65.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3241  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2770   3980   3241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for VGA_CLK
*************************************
Clock: VGA_CLK
Frequency: 63.89 MHz | Target: 8.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2792   6292  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11422  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11422  107155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_snd
*************************************
Clock: clk_snd
Frequency: 91.51 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_snd:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm_snd:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999991265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000001693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  999991265  RISE       1
\pwm_snd:PWMUDB:status_2\/main_1          macrocell6      2536   4826  999991265  RISE       1
\pwm_snd:PWMUDB:status_2\/q               macrocell6      3350   8176  999991265  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2253  10428  999991265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for spi_oled_IntClock
***********************************************
Clock: spi_oled_IntClock
Frequency: 66.48 MHz | Target: 32.57 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0   count7cell      1940   1940  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_4  macrocell2      3996   5936  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9286  15660  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   2905  12191  15660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3241  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2770   3980   3241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. VGA_CLK:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7483p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7483  RISE       1
cydff_1/main_0                   macrocell19    2308   4358   7483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell19         0      0  RISE       1


5.3::Critical Path Report for (VGA_CLK:R vs. VGA_CLK:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2792   6292  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11422  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11422  107155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (spi_oled_IntClock:R vs. spi_oled_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0   count7cell      1940   1940  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_4  macrocell2      3996   5936  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9286  15660  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   2905  12191  15660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (clk_snd:R vs. clk_snd:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_snd:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm_snd:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999991265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000001693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  999991265  RISE       1
\pwm_snd:PWMUDB:status_2\/main_1          macrocell6      2536   4826  999991265  RISE       1
\pwm_snd:PWMUDB:status_2\/q               macrocell6      3350   8176  999991265  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2253  10428  999991265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 3241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      7221

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3241  RISE       1
\random:sC8:PRSdp:u0\/cs_addr_0   datapathcell1   2770   3980   3241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PIXEL:Sync:ctrl_reg\/control_0
Path End       : cydff_1/main_0
Capture Clock  : cydff_1/clock_0
Path slack     : 7483p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#8 vs. VGA_CLK:R#2)   15351
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   11841

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PIXEL:Sync:ctrl_reg\/busclk                                controlcell6        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PIXEL:Sync:ctrl_reg\/control_0  controlcell6   2050   2050   7483  RISE       1
cydff_1/main_0                   macrocell19    2308   4358   7483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
cydff_1/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \random:ClkSp:CtrlReg\/control_0
Path End       : \random:sC8:PRSdp:u0\/clk_en
Capture Clock  : \random:sC8:PRSdp:u0\/clock
Path slack     : 9265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   15351
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     13251

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3986
-------------------------------------   ---- 
End-of-path arrival time (ps)           3986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:ClkSp:CtrlReg\/clock                                controlcell1        0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\random:ClkSp:CtrlReg\/control_0  controlcell1    1210   1210   3241  RISE       1
\random:sC8:PRSdp:u0\/clk_en      datapathcell1   2776   3986   9265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\random:sC8:PRSdp:u0\/clock                                 datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 15660p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -2850
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27852

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0   count7cell      1940   1940  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_4  macrocell2      3996   5936  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2      3350   9286  15660  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   2905  12191  15660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:RxStsReg\/status_6
Capture Clock  : \spi_oled:BSPIM:RxStsReg\/clock
Path slack     : 17130p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13072
-------------------------------------   ----- 
End-of-path arrival time (ps)           13072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell     1940   1940  15660  RISE       1
\spi_oled:BSPIM:rx_status_6\/main_4  macrocell5     5460   7400  17130  RISE       1
\spi_oled:BSPIM:rx_status_6\/q       macrocell5     3350  10750  17130  RISE       1
\spi_oled:BSPIM:RxStsReg\/status_6   statusicell2   2321  13072  17130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:RxStsReg\/clock                            statusicell2        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:TxStsReg\/status_3
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 17274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0   count7cell     1940   1940  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/main_4  macrocell2     3996   5936  15660  RISE       1
\spi_oled:BSPIM:load_rx_data\/q       macrocell2     3350   9286  15660  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_3    statusicell1   3641  12927  17274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:TxStsReg\/status_0
Capture Clock  : \spi_oled:BSPIM:TxStsReg\/clock
Path slack     : 18172p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                        -500
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     30202

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12030
-------------------------------------   ----- 
End-of-path arrival time (ps)           12030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q           macrocell23    1250   1250  18172  RISE       1
\spi_oled:BSPIM:tx_status_0\/main_0  macrocell3     5107   6357  18172  RISE       1
\spi_oled:BSPIM:tx_status_0\/q       macrocell3     3350   9707  18172  RISE       1
\spi_oled:BSPIM:TxStsReg\/status_0   statusicell1   2323  12030  18172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:TxStsReg\/clock                            statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_1
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 18726p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8466
-------------------------------------   ---- 
End-of-path arrival time (ps)           8466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q        macrocell24   1250   1250  18647  RISE       1
\spi_oled:BSPIM:ld_ident\/main_1  macrocell27   7216   8466  18726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16002/main_2
Capture Clock  : Net_16002/clock_0
Path slack     : 19284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell24   1250   1250  18647  RISE       1
Net_16002/main_2            macrocell20   6657   7907  19284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19439p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q            macrocell23     1250   1250  18172  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   4003   5253  19439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_2\/main_8
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 19487p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19487  RISE       1
\spi_oled:BSPIM:state_2\/main_8              macrocell23     4125   7705  19487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_16001/main_4
Capture Clock  : Net_16001/clock_0
Path slack     : 19526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  19526  RISE       1
Net_16001/main_4                    macrocell22     2305   7665  19526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:load_cond\/main_7
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 19621p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  15660  RISE       1
\spi_oled:BSPIM:load_cond\/main_7    macrocell26   5631   7571  19621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:ld_ident\/main_7
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 19631p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7561
-------------------------------------   ---- 
End-of-path arrival time (ps)           7561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  15660  RISE       1
\spi_oled:BSPIM:ld_ident\/main_7     macrocell27   5621   7561  19631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16003/main_2
Capture Clock  : Net_16003/clock_0
Path slack     : 19710p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell24   1250   1250  18647  RISE       1
Net_16003/main_2            macrocell21   6231   7481  19710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_1
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 19710p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7481
-------------------------------------   ---- 
End-of-path arrival time (ps)           7481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q         macrocell24   1250   1250  18647  RISE       1
\spi_oled:BSPIM:load_cond\/main_1  macrocell26   6231   7481  19710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_1\/main_7
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 19791p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7400
-------------------------------------   ---- 
End-of-path arrival time (ps)           7400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  15660  RISE       1
\spi_oled:BSPIM:state_1\/main_7      macrocell24   5460   7400  19791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 19885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q            macrocell24     1250   1250  18647  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   3557   4807  19885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : Net_16001/main_7
Capture Clock  : Net_16001/clock_0
Path slack     : 19948p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7244
-------------------------------------   ---- 
End-of-path arrival time (ps)           7244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15996  RISE       1
Net_16001/main_7                     macrocell22   5304   7244  19948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_1\/main_5
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 19955p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15996  RISE       1
\spi_oled:BSPIM:state_1\/main_5      macrocell24   5297   7237  19955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:load_cond\/main_5
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 19960p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15996  RISE       1
\spi_oled:BSPIM:load_cond\/main_5    macrocell26   5292   7232  19960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:ld_ident\/main_5
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 19970p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15996  RISE       1
\spi_oled:BSPIM:ld_ident\/main_5     macrocell27   5281   7221  19970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \spi_oled:BSPIM:sR8:Dp:u0\/clock
Path slack     : 20070p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -6010
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     24692

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q            macrocell25     1250   1250  18826  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   3372   4622  20070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_1\/main_8
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 20077p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19487  RISE       1
\spi_oled:BSPIM:state_1\/main_8              macrocell24     3535   7115  20077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \spi_oled:BSPIM:state_0\/main_3
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 20362p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  19487  RISE       1
\spi_oled:BSPIM:state_0\/main_3              macrocell25     3250   6830  20362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : \spi_oled:BSPIM:state_2\/main_7
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 20700p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  15660  RISE       1
\spi_oled:BSPIM:state_2\/main_7      macrocell23   4552   6492  20700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16002/main_3
Capture Clock  : Net_16002/clock_0
Path slack     : 20752p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell25   1250   1250  18826  RISE       1
Net_16002/main_3            macrocell20   5190   6440  20752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16003/main_3
Capture Clock  : Net_16003/clock_0
Path slack     : 20846p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell25   1250   1250  18826  RISE       1
Net_16003/main_3            macrocell21   5096   6346  20846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_2
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 20846p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q         macrocell25   1250   1250  18826  RISE       1
\spi_oled:BSPIM:load_cond\/main_2  macrocell26   5096   6346  20846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_2
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 20861p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q        macrocell25   1250   1250  18826  RISE       1
\spi_oled:BSPIM:ld_ident\/main_2  macrocell27   5080   6330  20861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_2
Path End       : \spi_oled:BSPIM:state_2\/main_5
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21037p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_2  count7cell    1940   1940  15996  RISE       1
\spi_oled:BSPIM:state_2\/main_5      macrocell23   4215   6155  21037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_2\/main_1
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21310p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell24   1250   1250  18647  RISE       1
\spi_oled:BSPIM:state_2\/main_1  macrocell23   4632   5882  21310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_0
Path End       : Net_16001/main_9
Capture Clock  : Net_16001/clock_0
Path slack     : 21329p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_0  count7cell    1940   1940  15660  RISE       1
Net_16001/main_9                     macrocell22   3923   5863  21329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_1
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 21330p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q          macrocell24   1250   1250  18647  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_1  macrocell28   4612   5862  21330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : Net_16001/main_8
Capture Clock  : Net_16001/clock_0
Path slack     : 21363p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16866  RISE       1
Net_16001/main_8                     macrocell22   3889   5829  21363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_1\/main_6
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 21372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16866  RISE       1
\spi_oled:BSPIM:state_1\/main_6      macrocell24   3880   5820  21372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:load_cond\/main_6
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 21418p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5773
-------------------------------------   ---- 
End-of-path arrival time (ps)           5773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16866  RISE       1
\spi_oled:BSPIM:load_cond\/main_6    macrocell26   3833   5773  21418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:ld_ident\/main_6
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21431p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16866  RISE       1
\spi_oled:BSPIM:ld_ident\/main_6     macrocell27   3821   5761  21431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : Net_16001/main_5
Capture Clock  : Net_16001/clock_0
Path slack     : 21508p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16839  RISE       1
Net_16001/main_5                     macrocell22   3744   5684  21508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_1\/main_3
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 21525p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16839  RISE       1
\spi_oled:BSPIM:state_1\/main_3      macrocell24   3727   5667  21525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : Net_16001/main_6
Capture Clock  : Net_16001/clock_0
Path slack     : 21530p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5662
-------------------------------------   ---- 
End-of-path arrival time (ps)           5662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17035  RISE       1
Net_16001/main_6                     macrocell22   3722   5662  21530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_1\/main_4
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 21546p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17035  RISE       1
\spi_oled:BSPIM:state_1\/main_4      macrocell24   3705   5645  21546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:load_cond\/main_3
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 21566p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16839  RISE       1
\spi_oled:BSPIM:load_cond\/main_3    macrocell26   3686   5626  21566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:ld_ident\/main_3
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21575p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16839  RISE       1
\spi_oled:BSPIM:ld_ident\/main_3     macrocell27   3677   5617  21575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:load_cond\/main_4
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 21596p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17035  RISE       1
\spi_oled:BSPIM:load_cond\/main_4    macrocell26   3656   5596  21596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:ld_ident\/main_4
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 21614p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17035  RISE       1
\spi_oled:BSPIM:ld_ident\/main_4     macrocell27   3638   5578  21614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : Net_16001/main_10
Capture Clock  : Net_16001/clock_0
Path slack     : 21617p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q  macrocell27   1250   1250  21617  RISE       1
Net_16001/main_10            macrocell22   4325   5575  21617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:state_1\/main_9
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 21625p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q      macrocell27   1250   1250  21617  RISE       1
\spi_oled:BSPIM:state_1\/main_9  macrocell24   4316   5566  21625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_2
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 21677p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q          macrocell25   1250   1250  18826  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_2  macrocell28   4265   5515  21677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16001/main_1
Capture Clock  : Net_16001/clock_0
Path slack     : 21919p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell23   1250   1250  18172  RISE       1
Net_16001/main_1            macrocell22   4023   5273  21919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_2\/main_2
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 21923p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell25   1250   1250  18826  RISE       1
\spi_oled:BSPIM:state_2\/main_2  macrocell23   4019   5269  21923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_0\/main_0
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 21931p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell23   1250   1250  18172  RISE       1
\spi_oled:BSPIM:state_0\/main_0  macrocell25   4011   5261  21931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_1\/main_0
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 21935p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell23   1250   1250  18172  RISE       1
\spi_oled:BSPIM:state_1\/main_0  macrocell24   4007   5257  21935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16002/main_1
Capture Clock  : Net_16002/clock_0
Path slack     : 22107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell23   1250   1250  18172  RISE       1
Net_16002/main_1            macrocell20   3835   5085  22107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : Net_16003/main_1
Capture Clock  : Net_16003/clock_0
Path slack     : 22111p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q  macrocell23   1250   1250  18172  RISE       1
Net_16003/main_1            macrocell21   3831   5081  22111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell21         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_0
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 22111p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q         macrocell23   1250   1250  18172  RISE       1
\spi_oled:BSPIM:load_cond\/main_0  macrocell26   3831   5081  22111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_0
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 22145p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q        macrocell23   1250   1250  18172  RISE       1
\spi_oled:BSPIM:ld_ident\/main_0  macrocell27   3797   5047  22145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16003/q
Path End       : Net_16003/main_0
Capture Clock  : Net_16003/clock_0
Path slack     : 22164p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell21         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16003/q       macrocell21   1250   1250  22164  RISE       1
Net_16003/main_0  macrocell21   3777   5027  22164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16003/clock_0                                          macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16002/q
Path End       : Net_16002/main_0
Capture Clock  : Net_16002/clock_0
Path slack     : 22176p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell20         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16002/q       macrocell20   1250   1250  22176  RISE       1
Net_16002/main_0  macrocell20   3766   5016  22176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16002/clock_0                                          macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_0\/main_1
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 22386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell24   1250   1250  18647  RISE       1
\spi_oled:BSPIM:state_0\/main_1  macrocell25   3556   4806  22386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_4
Path End       : \spi_oled:BSPIM:state_2\/main_3
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22445p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_4  count7cell    1940   1940  16839  RISE       1
\spi_oled:BSPIM:state_2\/main_3      macrocell23   2807   4747  22445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_16001/q
Path End       : Net_16001/main_0
Capture Clock  : Net_16001/clock_0
Path slack     : 22449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_16001/q       macrocell22   1250   1250  22449  RISE       1
Net_16001/main_0  macrocell22   3492   4742  22449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_1
Path End       : \spi_oled:BSPIM:state_2\/main_6
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22462p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_1  count7cell    1940   1940  16866  RISE       1
\spi_oled:BSPIM:state_2\/main_6      macrocell23   2789   4729  22462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : Net_16001/main_2
Capture Clock  : Net_16001/clock_0
Path slack     : 22514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q  macrocell24   1250   1250  18647  RISE       1
Net_16001/main_2            macrocell22   3428   4678  22514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_1\/q
Path End       : \spi_oled:BSPIM:state_1\/main_1
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_1\/q       macrocell24   1250   1250  18647  RISE       1
\spi_oled:BSPIM:state_1\/main_1  macrocell24   3421   4671  22521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:BitCounter\/enable
Capture Clock  : \spi_oled:BSPIM:BitCounter\/clock
Path slack     : 22552p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -4060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     26642

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4089
-------------------------------------   ---- 
End-of-path arrival time (ps)           4089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell28   1250   1250  22552  RISE       1
\spi_oled:BSPIM:BitCounter\/enable  count7cell    2839   4089  22552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : Net_16001/main_3
Capture Clock  : Net_16001/clock_0
Path slack     : 22577p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q  macrocell25   1250   1250  18826  RISE       1
Net_16001/main_3            macrocell22   3364   4614  22577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_16001/clock_0                                          macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_0\/main_2
Capture Clock  : \spi_oled:BSPIM:state_0\/clock_0
Path slack     : 22578p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell25   1250   1250  18826  RISE       1
\spi_oled:BSPIM:state_0\/main_2  macrocell25   3364   4614  22578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:BitCounter\/count_3
Path End       : \spi_oled:BSPIM:state_2\/main_4
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:BitCounter\/count_3  count7cell    1940   1940  17035  RISE       1
\spi_oled:BSPIM:state_2\/main_4      macrocell23   2608   4548  22643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:state_2\/main_9
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 22722p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q      macrocell27   1250   1250  21617  RISE       1
\spi_oled:BSPIM:state_2\/main_9  macrocell23   3220   4470  22722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_0\/q
Path End       : \spi_oled:BSPIM:state_1\/main_2
Capture Clock  : \spi_oled:BSPIM:state_1\/clock_0
Path slack     : 22838p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_0\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_0\/q       macrocell25   1250   1250  18826  RISE       1
\spi_oled:BSPIM:state_1\/main_2  macrocell24   3103   4353  22838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:cnt_enable\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_3
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 23118p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:cnt_enable\/q       macrocell28   1250   1250  22552  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_3  macrocell28   2824   4074  23118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:state_2\/main_0
Capture Clock  : \spi_oled:BSPIM:state_2\/clock_0
Path slack     : 23359p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q       macrocell23   1250   1250  18172  RISE       1
\spi_oled:BSPIM:state_2\/main_0  macrocell23   2583   3833  23359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:state_2\/q
Path End       : \spi_oled:BSPIM:cnt_enable\/main_0
Capture Clock  : \spi_oled:BSPIM:cnt_enable\/clock_0
Path slack     : 23361p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:state_2\/q          macrocell23   1250   1250  18172  RISE       1
\spi_oled:BSPIM:cnt_enable\/main_0  macrocell28   2581   3831  23361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:cnt_enable\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:load_cond\/q
Path End       : \spi_oled:BSPIM:load_cond\/main_8
Capture Clock  : \spi_oled:BSPIM:load_cond\/clock_0
Path slack     : 23632p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:load_cond\/q       macrocell26   1250   1250  23632  RISE       1
\spi_oled:BSPIM:load_cond\/main_8  macrocell26   2310   3560  23632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:load_cond\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \spi_oled:BSPIM:ld_ident\/q
Path End       : \spi_oled:BSPIM:ld_ident\/main_8
Capture Clock  : \spi_oled:BSPIM:ld_ident\/clock_0
Path slack     : 23641p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (spi_oled_IntClock:R#1 vs. spi_oled_IntClock:R#2)   30702
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     27192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\spi_oled:BSPIM:ld_ident\/q       macrocell27   1250   1250  21617  RISE       1
\spi_oled:BSPIM:ld_ident\/main_8  macrocell27   2301   3551  23641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\spi_oled:BSPIM:ld_ident\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 107155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 118577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11422
-------------------------------------   ----- 
End-of-path arrival time (ps)           11422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2792   6292  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11422  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11422  107155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 110448p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2799   6299  110448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 110455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  107155  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2792   6292  110455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 111013p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  108258  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4484   5734  111013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 111558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  108258  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3939   5189  111558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111789p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  111789  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2668   4958  111789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 111881p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  111881  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2576   4866  111881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 112033p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                             macrocell12   1250   1250  112033  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_0  macrocell14   6014   7264  112033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_923/q
Path End       : \VSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 112044p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7253
-------------------------------------   ---- 
End-of-path arrival time (ps)           7253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_923/q                        macrocell12   1250   1250  112033  RISE       1
\VSYNC:PWMUDB:trig_last\/main_0  macrocell13   6003   7253  112044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  112175  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2282   4572  112175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112611p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q        macrocell17     1250   1250  112611  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2886   4136  112611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \HORIZ:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112882p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q        macrocell8      1250   1250  112882  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2615   3865  112882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 112943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 116747

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3804
-------------------------------------   ---- 
End-of-path arrival time (ps)           3804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q        macrocell14     1250   1250  112943  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2554   3804  112943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_923/main_1
Capture Clock  : Net_923/clock_0
Path slack     : 113258p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  113258  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  113258  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  113258  RISE       1
Net_923/main_1                        macrocell12     2289   6039  113258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VSYNC:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 113554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                             macrocell9     1250   1250  113554  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell4   5903   7153  113554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \VSYNC:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 113554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell9      1250   1250  113554  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clk_en  datapathcell5   5903   7153  113554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:trig_last\/clk_en
Capture Clock  : \VSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 113554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                       macrocell9    1250   1250  113554  RISE       1
\VSYNC:PWMUDB:trig_last\/clk_en  macrocell13   5903   7153  113554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 113554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell9    1250   1250  113554  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clk_en  macrocell14   5903   7153  113554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_1730/clk_en
Capture Clock  : Net_1730/clock_0
Path slack     : 113554p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7153
-------------------------------------   ---- 
End-of-path arrival time (ps)           7153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1700/q       macrocell9    1250   1250  113554  RISE       1
Net_1730/clk_en  macrocell15   5903   7153  113554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:trig_last\/main_0
Capture Clock  : \HSYNC:PWMUDB:trig_last\/clock_0
Path slack     : 113630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                        macrocell10   1250   1250  113630  RISE       1
\HSYNC:PWMUDB:trig_last\/main_0  macrocell16   4417   5667  113630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_584/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 113630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5667
-------------------------------------   ---- 
End-of-path arrival time (ps)           5667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
Net_584/q                             macrocell10   1250   1250  113630  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_0  macrocell17   4417   5667  113630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114299p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell5   2290   2290  111789  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_4  macrocell14     2708   4998  114299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_4
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 114425p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/z0_comb   datapathcell6   2290   2290  111881  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_4  macrocell17     2582   4872  114425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1700/main_2
Capture Clock  : Net_1700/clock_0
Path slack     : 114481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  114481  RISE       1
Net_1700/main_2                       macrocell9      2306   4816  114481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:runmode_enable\/q
Path End       : Net_923/main_0
Capture Clock  : Net_923/clock_0
Path slack     : 114531p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\VERT:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  108258  RISE       1
Net_923/main_0                  macrocell12   3516   4766  114531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1700/main_1
Capture Clock  : Net_1700/clock_0
Path slack     : 114687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell2   2300   2300  114687  RISE       1
Net_1700/main_1                       macrocell9      2310   4610  114687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1731/main_1
Capture Clock  : Net_1731/clock_0
Path slack     : 114694p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  114694  RISE       1
Net_1731/main_1                       macrocell18     2303   4603  114694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_1730/main_1
Capture Clock  : Net_1730/clock_0
Path slack     : 114749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  114749  RISE       1
Net_1730/main_1                       macrocell15     2248   4548  114749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114933p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell9      1250   1250  113554  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell3   4524   5774  114933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115145p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  115145  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_1      macrocell17    2943   4153  115145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115166p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q       macrocell17   1250   1250  112611  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_3  macrocell17   2881   4131  115166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1731/main_0
Capture Clock  : Net_1731/clock_0
Path slack     : 115172p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  112611  RISE       1
Net_1731/main_0                  macrocell18   2875   4125  115172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1731/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_1700/main_0
Capture Clock  : Net_1700/clock_0
Path slack     : 115444p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  112882  RISE       1
Net_1700/main_0                  macrocell9    2603   3853  115444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:runmode_enable\/q
Path End       : Net_584/main_0
Capture Clock  : Net_584/clock_0
Path slack     : 115444p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:runmode_enable\/q  macrocell8    1250   1250  112882  RISE       1
Net_584/main_0                   macrocell10   2603   3853  115444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_584/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_3
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q       macrocell14   1250   1250  112943  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_3  macrocell14   2542   3792  115505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:runmode_enable\/q
Path End       : Net_1730/main_0
Capture Clock  : Net_1730/clock_0
Path slack     : 115505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  112943  RISE       1
Net_1730/main_0                  macrocell15   2542   3792  115505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1730/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HSYNC:PWMUDB:trig_last\/q
Path End       : \HSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \HSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115753p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:trig_last\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\HSYNC:PWMUDB:trig_last\/q            macrocell16   1250   1250  115753  RISE       1
\HSYNC:PWMUDB:runmode_enable\/main_2  macrocell17   2294   3544  115753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HORIZ:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HORIZ:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HORIZ:PWMUDB:runmode_enable\/clock_0
Path slack     : 115764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\HORIZ:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  115764  RISE       1
\HORIZ:PWMUDB:runmode_enable\/main_0      macrocell8     2323   3533  115764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HORIZ:PWMUDB:runmode_enable\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VERT:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VERT:PWMUDB:runmode_enable\/main_0
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 115764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\VERT:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  115764  RISE       1
\VERT:PWMUDB:runmode_enable\/main_0      macrocell11    2323   3533  115764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:trig_last\/q
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_2
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115818p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:trig_last\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:trig_last\/q            macrocell13   1250   1250  115818  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_2  macrocell14   2229   3479  115818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VSYNC:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \VSYNC:PWMUDB:runmode_enable\/main_1
Capture Clock  : \VSYNC:PWMUDB:runmode_enable\/clock_0
Path slack     : 115827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 119297

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3470
-------------------------------------   ---- 
End-of-path arrival time (ps)           3470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\VSYNC:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  115827  RISE       1
\VSYNC:PWMUDB:runmode_enable\/main_1      macrocell14    2260   3470  115827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VSYNC:PWMUDB:runmode_enable\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \VERT:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 115938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1700/q                            macrocell9     1250   1250  113554  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   3519   4769  115938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \VERT:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 115938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1700/q                          macrocell9      1250   1250  113554  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell4   3519   4769  115938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:sP16:pwmdp:u1\/clock                          datapathcell4       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : \VERT:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \VERT:PWMUDB:runmode_enable\/clock_0
Path slack     : 115938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
Net_1700/q                           macrocell9    1250   1250  113554  RISE       1
\VERT:PWMUDB:runmode_enable\/clk_en  macrocell11   3519   4769  115938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VERT:PWMUDB:runmode_enable\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1700/q
Path End       : Net_923/clk_en
Capture Clock  : Net_923/clock_0
Path slack     : 115938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (VGA_CLK:R#1 vs. VGA_CLK:R#2)   122807
- Setup time                                    -2100
--------------------------------------------   ------ 
End-of-path required time (ps)                 120707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1700/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_1700/q      macrocell9    1250   1250  113554  RISE       1
Net_923/clk_en  macrocell12   3519   4769  115938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_923/clock_0                                            macrocell12         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_snd:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwm_snd:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999991265p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000001693

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10428
-------------------------------------   ----- 
End-of-path arrival time (ps)           10428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  999991265  RISE       1
\pwm_snd:PWMUDB:status_2\/main_1          macrocell6      2536   4826  999991265  RISE       1
\pwm_snd:PWMUDB:status_2\/q               macrocell6      3350   8176  999991265  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2253  10428  999991265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999991322p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996133

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT      slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  999991265  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2521   4811  999991322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:runmode_enable\/q
Path End       : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999991903p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -6060
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996133

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:runmode_enable\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT      slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:runmode_enable\/q        macrocell29     1250   1250  999991903  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   2980   4230  999991903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm_snd:PWMUDB:prevCompare1\/main_1
Capture Clock  : \pwm_snd:PWMUDB:prevCompare1\/clock_0
Path slack     : 999993910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  999993910  RISE       1
\pwm_snd:PWMUDB:prevCompare1\/main_1    macrocell30     2263   4773  999993910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:prevCompare1\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwm_snd:PWMUDB:status_0\/main_2
Capture Clock  : \pwm_snd:PWMUDB:status_0\/clock_0
Path slack     : 999993910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  999993910  RISE       1
\pwm_snd:PWMUDB:status_0\/main_2        macrocell31     2263   4773  999993910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_16102/main_2
Capture Clock  : Net_16102/clock_0
Path slack     : 999993910p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  999993910  RISE       1
Net_16102/main_2                        macrocell32     2263   4773  999993910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_16102/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \pwm_snd:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwm_snd:PWMUDB:prevCompare1\/clock_0
Path slack     : 999994123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   2300   2300  999994123  RISE       1
\pwm_snd:PWMUDB:prevCompare1\/main_0    macrocell30     2260   4560  999994123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:prevCompare1\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \pwm_snd:PWMUDB:status_0\/main_1
Capture Clock  : \pwm_snd:PWMUDB:status_0\/clock_0
Path slack     : 999994123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   2300   2300  999994123  RISE       1
\pwm_snd:PWMUDB:status_0\/main_1        macrocell31     2260   4560  999994123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_16102/main_1
Capture Clock  : Net_16102/clock_0
Path slack     : 999994123p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell8   2300   2300  999994123  RISE       1
Net_16102/main_1                        macrocell32     2260   4560  999994123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_16102/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:runmode_enable\/q
Path End       : Net_16102/main_0
Capture Clock  : Net_16102/clock_0
Path slack     : 999994457p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:runmode_enable\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  999991903  RISE       1
Net_16102/main_0                   macrocell32   2976   4226  999994457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_16102/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwm_snd:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwm_snd:PWMUDB:runmode_enable\/clock_0
Path slack     : 999995200p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:genblk1:ctrlreg\/clock                     controlcell7        0      0  RISE       1

Data path
pin name                                    model name    delay     AT      slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  999995200  RISE       1
\pwm_snd:PWMUDB:runmode_enable\/main_0      macrocell29    2273   3483  999995200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:runmode_enable\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:prevCompare1\/q
Path End       : \pwm_snd:PWMUDB:status_0\/main_0
Capture Clock  : \pwm_snd:PWMUDB:status_0\/clock_0
Path slack     : 999995203p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999998683

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:prevCompare1\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT      slack  edge  Fanout
--------------------------------  -----------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  999995203  RISE       1
\pwm_snd:PWMUDB:status_0\/main_0  macrocell31   2230   3480  999995203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:status_0\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwm_snd:PWMUDB:status_0\/q
Path End       : \pwm_snd:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwm_snd:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999998180p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (clk_snd:R#1 vs. clk_snd:R#2)   1000002193
- Setup time                                         -500
--------------------------------------------   ---------- 
End-of-path required time (ps)                 1000001693

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:status_0\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                                  model name    delay     AT      slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ---------  ----  ------
\pwm_snd:PWMUDB:status_0\/q               macrocell31    1250   1250  999998180  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2263   3513  999998180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\pwm_snd:PWMUDB:genblk8:stsreg\/clock                      statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

