{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711111923890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711111923890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 09:52:03 2024 " "Processing started: Fri Mar 22 09:52:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711111923890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711111923890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gesture_recognition -c gesture_recognition " "Command: quartus_map --read_settings_files=on --write_settings_files=off gesture_recognition -c gesture_recognition" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711111923890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711111924075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711111924097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711111924097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711111924099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711111924099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "segment7.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/segment7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711111924100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711111924100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file test_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_spi " "Found entity 1: test_spi" {  } { { "test_spi.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/test_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711111924101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711111924101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711111924114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex1_data top.v(29) " "Verilog HDL or VHDL warning at top.v(29): object \"hex1_data\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711111924116 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2_data top.v(30) " "Verilog HDL or VHDL warning at top.v(30): object \"hex2_data\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711111924116 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "count top.v(35) " "Verilog HDL warning at top.v(35): object count used but never assigned" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1711111924117 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mosi top.v(40) " "Verilog HDL Always Construct warning at top.v(40): variable \"mosi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924117 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sck top.v(41) " "Verilog HDL Always Construct warning at top.v(41): variable \"sck\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924117 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ss top.v(42) " "Verilog HDL Always Construct warning at top.v(42): variable \"ss\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924117 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count top.v(43) " "Verilog HDL Always Construct warning at top.v(43): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924117 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count top.v(44) " "Verilog HDL Always Construct warning at top.v(44): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924117 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count top.v(45) " "Verilog HDL Always Construct warning at top.v(45): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924118 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_received top.v(57) " "Verilog HDL Always Construct warning at top.v(57): variable \"data_received\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924118 "|top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_received top.v(58) " "Verilog HDL Always Construct warning at top.v(58): variable \"data_received\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1711111924118 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_to_send top.v(48) " "Verilog HDL Always Construct warning at top.v(48): inferring latch(es) for variable \"data_to_send\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711111924118 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "count 0 top.v(35) " "Net \"count\" at top.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led8 top.v(27) " "Output port \"led8\" at top.v(27) has no driver" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[0\] top.v(56) " "Inferred latch for \"data_to_send\[0\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[1\] top.v(56) " "Inferred latch for \"data_to_send\[1\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[2\] top.v(56) " "Inferred latch for \"data_to_send\[2\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[3\] top.v(56) " "Inferred latch for \"data_to_send\[3\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[4\] top.v(56) " "Inferred latch for \"data_to_send\[4\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[5\] top.v(56) " "Inferred latch for \"data_to_send\[5\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[6\] top.v(56) " "Inferred latch for \"data_to_send\[6\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_send\[7\] top.v(56) " "Inferred latch for \"data_to_send\[7\]\" at top.v(56)" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711111924119 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 segment7:segment_seven_0 " "Elaborating entity \"segment7\" for hierarchy \"segment7:segment_seven_0\"" {  } { { "top.v" "segment_seven_0" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711111924125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi\"" {  } { { "top.v" "spi" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711111924126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711111924344 "|top|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711111924344 "|top|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711111924344 "|top|led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/gusta/Documents/Doutorado_UFRN/FPGA/gesture_recognition/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711111924344 "|top|led8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711111924344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711111924391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711111924560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711111924560 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711111924579 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711111924579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711111924579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711111924579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711111924590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 09:52:04 2024 " "Processing ended: Fri Mar 22 09:52:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711111924590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711111924590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711111924590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711111924590 ""}
