// Seed: 1963956448
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output supply0 id_1;
  assign id_1 = -1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd50,
    parameter id_8 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  output wire id_2;
  output wire id_1;
  logic [id_6 : 1] _id_8;
  wire id_9;
  assign id_4[id_8] = 1 ? -1 : id_9 >= -1;
endmodule
