

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Mon Feb 23 00:30:02 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |        Modules       | Issue|      |       Latency       | Iteration|         |  Trip |          |           |           |             |             |     |
    |        & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +----------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |+ top_kernel*         |     -|  0.00|    65901|  6.590e+05|         -|    65793|      -|  dataflow|  128 (29%)|  180 (50%)|  23392 (16%)|  34701 (49%)|    -|
    | + entry_proc         |     -|  5.45|        0|      0.000|         -|        0|      -|        no|          -|          -|      3 (~0%)|     29 (~0%)|    -|
    | + read_input         |     -|  0.00|    65547|  6.555e+05|         -|    65536|      -|    rewind|          -|          -|    129 (~0%)|    132 (~0%)|    -|
    |  o VITIS_LOOP_531_1  |     -|  7.30|    65545|  6.554e+05|        11|        1|  65536|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_1    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_2    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_3    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_4    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_5    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_6    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_7    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_8    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_9    |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_10   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_11   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_12   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_13   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_14   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_15   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_16   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_17   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_18   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_19   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_20   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_21   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_22   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_23   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_24   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_25   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_26   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_27   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_28   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage_29   |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    549 (~0%)|    1033 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + stencil_stage      |     -|  0.44|    65797|  6.580e+05|         -|    65793|      -|    rewind|    2 (~0%)|     6 (1%)|    548 (~0%)|    1024 (1%)|    -|
    |  o VITIS_LOOP_548_1  |     -|  7.30|    65795|  6.580e+05|         4|        1|  65793|       yes|          -|          -|            -|            -|    -|
    | + write_output       |     -|  0.00|    65545|  6.554e+05|         -|    65536|      -|    rewind|          -|          -|    187 (~0%)|    179 (~0%)|    -|
    |  o VITIS_LOOP_594_1  |     -|  7.30|    65543|  6.554e+05|         9|        1|  65536|       yes|          -|          -|            -|            -|    -|
    +----------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem1 | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_in_1   | 0x10   | 32    | W      | Data signal of A_in              |                                                                      |
| s_axi_control | A_in_2   | 0x14   | 32    | W      | Data signal of A_in              |                                                                      |
| s_axi_control | A_out_1  | 0x1c   | 32    | W      | Data signal of A_out             |                                                                      |
| s_axi_control | A_out_2  | 0x20   | 32    | W      | Data signal of A_out             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| A_in     | in        | ap_fixed<24, 8, AP_RND, AP_SAT, 0> const * |
| A_out    | out       | ap_fixed<24, 8, AP_RND, AP_SAT, 0>*        |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                           |
+----------+---------------+-----------+----------+-----------------------------------+
| A_in     | m_axi_gmem0   | interface |          | channel=0                         |
| A_in     | s_axi_control | register  | offset   | name=A_in_1 offset=0x10 range=32  |
| A_in     | s_axi_control | register  | offset   | name=A_in_2 offset=0x14 range=32  |
| A_out    | m_axi_gmem1   | interface |          | channel=0                         |
| A_out    | s_axi_control | register  | offset   | name=A_out_1 offset=0x1c range=32 |
| A_out    | s_axi_control | register  | offset   | name=A_out_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+-----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------+----------------+
| HW Interface | Direction | Length | Width | Loop             | Loop Location  |
+--------------+-----------+--------+-------+------------------+----------------+
| m_axi_gmem0  | read      | 65536  | 32    | VITIS_LOOP_531_1 | top.cpp:531:23 |
| m_axi_gmem1  | write     | 65536  | 32    | VITIS_LOOP_594_1 | top.cpp:594:23 |
+--------------+-----------+--------+-------+------------------+----------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop             | Loop Location  | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | in       | top.cpp:533:7   | read      | Widen Fail   |        | VITIS_LOOP_531_1 | top.cpp:531:23 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | in       | top.cpp:533:7   | read      | Inferred     | 65536  | VITIS_LOOP_531_1 | top.cpp:531:23 |            |                                                                                                       |
| m_axi_gmem1  | out      | top.cpp:596:20  | write     | Widen Fail   |        | VITIS_LOOP_594_1 | top.cpp:594:23 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | out      | top.cpp:596:20  | write     | Inferred     | 65536  | VITIS_LOOP_594_1 | top.cpp:594:23 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+-----------------+--------+----------+---------+
| Name                         | DSP | Pragma | Variable        | Op     | Impl     | Latency |
+------------------------------+-----+--------+-----------------+--------+----------+---------+
| + top_kernel                 | 180 |        |                 |        |          |         |
|  + read_input                | 0   |        |                 |        |          |         |
|    i_fu_109_p2               |     |        | i               | add    | fabric   | 0       |
|    icmp_ln531_fu_115_p2      |     |        | icmp_ln531      | seteq  | auto     | 0       |
|  + stencil_stage_1           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_256_fu_301_p2       |     |        | empty_256       | seteq  | auto     | 0       |
|    empty_257_fu_307_p2       |     |        | empty_257       | or     | auto     | 0       |
|    empty_258_fu_313_p2       |     |        | empty_258       | seteq  | auto     | 0       |
|    empty_259_fu_319_p2       |     |        | empty_259       | seteq  | auto     | 0       |
|    empty_260_fu_325_p2       |     |        | empty_260       | or     | auto     | 0       |
|    empty_261_fu_372_p2       |     |        | empty_261       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_262_fu_430_p2       |     |        | empty_262       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U7    | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U6    | 3   |        | mul_ln525_29    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_57_fu_543_p2    |     |        | add_ln525_57    | add    | fabric   | 0       |
|    out_57_fu_581_p2          |     |        | out_57          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_29_fu_604_p2     |     |        | or_ln525_29     | or     | auto     | 0       |
|    xor_ln525_57_fu_610_p2    |     |        | xor_ln525_57    | xor    | auto     | 0       |
|    xor_ln525_58_fu_615_p2    |     |        | xor_ln525_58    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_58_fu_633_p3          |     |        | out_58          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_57_fu_735_p2   |     |        | icmp_ln526_57   | seteq  | auto     | 0       |
|    icmp_ln526_58_fu_741_p2   |     |        | icmp_ln526_58   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_113_fu_755_p2   |     |        | xor_ln526_113   | xor    | auto     | 0       |
|    and_ln526_141_fu_761_p2   |     |        | and_ln526_141   | and    | auto     | 0       |
|    select_ln526_85_fu_767_p3 |     |        | select_ln526_85 | select | auto_sel | 0       |
|    and_ln526_142_fu_775_p2   |     |        | and_ln526_142   | and    | auto     | 0       |
|    xor_ln526_114_fu_781_p2   |     |        | xor_ln526_114   | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_115_fu_793_p2   |     |        | xor_ln526_115   | xor    | auto     | 0       |
|    and_ln526_143_fu_799_p2   |     |        | and_ln526_143   | and    | auto     | 0       |
|    and_ln526_144_fu_805_p2   |     |        | and_ln526_144   | and    | auto     | 0       |
|    or_ln526_30_fu_811_p2     |     |        | or_ln526_30     | or     | auto     | 0       |
|    xor_ln526_116_fu_817_p2   |     |        | xor_ln526_116   | xor    | auto     | 0       |
|    and_ln526_145_fu_823_p2   |     |        | and_ln526_145   | and    | auto     | 0       |
|    select_ln526_86_fu_829_p3 |     |        | select_ln526_86 | select | auto_sel | 0       |
|    or_ln526_29_fu_837_p2     |     |        | or_ln526_29     | or     | auto     | 0       |
|    select_ln526_87_fu_843_p3 |     |        | select_ln526_87 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_2           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_179_fu_301_p2       |     |        | empty_179       | seteq  | auto     | 0       |
|    empty_180_fu_307_p2       |     |        | empty_180       | or     | auto     | 0       |
|    empty_181_fu_313_p2       |     |        | empty_181       | seteq  | auto     | 0       |
|    empty_182_fu_319_p2       |     |        | empty_182       | seteq  | auto     | 0       |
|    empty_183_fu_325_p2       |     |        | empty_183       | or     | auto     | 0       |
|    empty_184_fu_372_p2       |     |        | empty_184       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_185_fu_430_p2       |     |        | empty_185       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U14   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U13   | 3   |        | mul_ln525_18    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_35_fu_543_p2    |     |        | add_ln525_35    | add    | fabric   | 0       |
|    out_35_fu_581_p2          |     |        | out_35          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_18_fu_604_p2     |     |        | or_ln525_18     | or     | auto     | 0       |
|    xor_ln525_35_fu_610_p2    |     |        | xor_ln525_35    | xor    | auto     | 0       |
|    xor_ln525_36_fu_615_p2    |     |        | xor_ln525_36    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_36_fu_633_p3          |     |        | out_36          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_35_fu_735_p2   |     |        | icmp_ln526_35   | seteq  | auto     | 0       |
|    icmp_ln526_36_fu_741_p2   |     |        | icmp_ln526_36   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_69_fu_755_p2    |     |        | xor_ln526_69    | xor    | auto     | 0       |
|    and_ln526_86_fu_761_p2    |     |        | and_ln526_86    | and    | auto     | 0       |
|    select_ln526_52_fu_767_p3 |     |        | select_ln526_52 | select | auto_sel | 0       |
|    and_ln526_87_fu_775_p2    |     |        | and_ln526_87    | and    | auto     | 0       |
|    xor_ln526_70_fu_781_p2    |     |        | xor_ln526_70    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_71_fu_793_p2    |     |        | xor_ln526_71    | xor    | auto     | 0       |
|    and_ln526_88_fu_799_p2    |     |        | and_ln526_88    | and    | auto     | 0       |
|    and_ln526_89_fu_805_p2    |     |        | and_ln526_89    | and    | auto     | 0       |
|    or_ln526_19_fu_811_p2     |     |        | or_ln526_19     | or     | auto     | 0       |
|    xor_ln526_72_fu_817_p2    |     |        | xor_ln526_72    | xor    | auto     | 0       |
|    and_ln526_90_fu_823_p2    |     |        | and_ln526_90    | and    | auto     | 0       |
|    select_ln526_53_fu_829_p3 |     |        | select_ln526_53 | select | auto_sel | 0       |
|    or_ln526_18_fu_837_p2     |     |        | or_ln526_18     | or     | auto     | 0       |
|    select_ln526_54_fu_843_p3 |     |        | select_ln526_54 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_3           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_102_fu_301_p2       |     |        | empty_102       | seteq  | auto     | 0       |
|    empty_103_fu_307_p2       |     |        | empty_103       | or     | auto     | 0       |
|    empty_104_fu_313_p2       |     |        | empty_104       | seteq  | auto     | 0       |
|    empty_105_fu_319_p2       |     |        | empty_105       | seteq  | auto     | 0       |
|    empty_106_fu_325_p2       |     |        | empty_106       | or     | auto     | 0       |
|    empty_107_fu_372_p2       |     |        | empty_107       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_108_fu_430_p2       |     |        | empty_108       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U18   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U17   | 3   |        | mul_ln525_7     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_13_fu_543_p2    |     |        | add_ln525_13    | add    | fabric   | 0       |
|    out_13_fu_581_p2          |     |        | out_13          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_7_fu_604_p2      |     |        | or_ln525_7      | or     | auto     | 0       |
|    xor_ln525_13_fu_610_p2    |     |        | xor_ln525_13    | xor    | auto     | 0       |
|    xor_ln525_14_fu_615_p2    |     |        | xor_ln525_14    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_14_fu_633_p3          |     |        | out_14          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_13_fu_735_p2   |     |        | icmp_ln526_13   | seteq  | auto     | 0       |
|    icmp_ln526_14_fu_741_p2   |     |        | icmp_ln526_14   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_25_fu_755_p2    |     |        | xor_ln526_25    | xor    | auto     | 0       |
|    and_ln526_31_fu_761_p2    |     |        | and_ln526_31    | and    | auto     | 0       |
|    select_ln526_19_fu_767_p3 |     |        | select_ln526_19 | select | auto_sel | 0       |
|    and_ln526_32_fu_775_p2    |     |        | and_ln526_32    | and    | auto     | 0       |
|    xor_ln526_26_fu_781_p2    |     |        | xor_ln526_26    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_27_fu_793_p2    |     |        | xor_ln526_27    | xor    | auto     | 0       |
|    and_ln526_33_fu_799_p2    |     |        | and_ln526_33    | and    | auto     | 0       |
|    and_ln526_34_fu_805_p2    |     |        | and_ln526_34    | and    | auto     | 0       |
|    or_ln526_8_fu_811_p2      |     |        | or_ln526_8      | or     | auto     | 0       |
|    xor_ln526_28_fu_817_p2    |     |        | xor_ln526_28    | xor    | auto     | 0       |
|    and_ln526_35_fu_823_p2    |     |        | and_ln526_35    | and    | auto     | 0       |
|    select_ln526_20_fu_829_p3 |     |        | select_ln526_20 | select | auto_sel | 0       |
|    or_ln526_7_fu_837_p2      |     |        | or_ln526_7      | or     | auto     | 0       |
|    select_ln526_21_fu_843_p3 |     |        | select_ln526_21 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_4           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_95_fu_301_p2        |     |        | empty_95        | seteq  | auto     | 0       |
|    empty_96_fu_307_p2        |     |        | empty_96        | or     | auto     | 0       |
|    empty_97_fu_313_p2        |     |        | empty_97        | seteq  | auto     | 0       |
|    empty_98_fu_319_p2        |     |        | empty_98        | seteq  | auto     | 0       |
|    empty_99_fu_325_p2        |     |        | empty_99        | or     | auto     | 0       |
|    empty_100_fu_372_p2       |     |        | empty_100       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_101_fu_430_p2       |     |        | empty_101       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U22   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U21   | 3   |        | mul_ln525_6     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_11_fu_543_p2    |     |        | add_ln525_11    | add    | fabric   | 0       |
|    out_11_fu_581_p2          |     |        | out_11          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_6_fu_604_p2      |     |        | or_ln525_6      | or     | auto     | 0       |
|    xor_ln525_11_fu_610_p2    |     |        | xor_ln525_11    | xor    | auto     | 0       |
|    xor_ln525_12_fu_615_p2    |     |        | xor_ln525_12    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_12_fu_633_p3          |     |        | out_12          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_11_fu_735_p2   |     |        | icmp_ln526_11   | seteq  | auto     | 0       |
|    icmp_ln526_12_fu_741_p2   |     |        | icmp_ln526_12   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_21_fu_755_p2    |     |        | xor_ln526_21    | xor    | auto     | 0       |
|    and_ln526_26_fu_761_p2    |     |        | and_ln526_26    | and    | auto     | 0       |
|    select_ln526_16_fu_767_p3 |     |        | select_ln526_16 | select | auto_sel | 0       |
|    and_ln526_27_fu_775_p2    |     |        | and_ln526_27    | and    | auto     | 0       |
|    xor_ln526_22_fu_781_p2    |     |        | xor_ln526_22    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_23_fu_793_p2    |     |        | xor_ln526_23    | xor    | auto     | 0       |
|    and_ln526_28_fu_799_p2    |     |        | and_ln526_28    | and    | auto     | 0       |
|    and_ln526_29_fu_805_p2    |     |        | and_ln526_29    | and    | auto     | 0       |
|    or_ln526_7_fu_811_p2      |     |        | or_ln526_7      | or     | auto     | 0       |
|    xor_ln526_24_fu_817_p2    |     |        | xor_ln526_24    | xor    | auto     | 0       |
|    and_ln526_30_fu_823_p2    |     |        | and_ln526_30    | and    | auto     | 0       |
|    select_ln526_17_fu_829_p3 |     |        | select_ln526_17 | select | auto_sel | 0       |
|    or_ln526_6_fu_837_p2      |     |        | or_ln526_6      | or     | auto     | 0       |
|    select_ln526_18_fu_843_p3 |     |        | select_ln526_18 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_5           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_88_fu_301_p2        |     |        | empty_88        | seteq  | auto     | 0       |
|    empty_89_fu_307_p2        |     |        | empty_89        | or     | auto     | 0       |
|    empty_90_fu_313_p2        |     |        | empty_90        | seteq  | auto     | 0       |
|    empty_91_fu_319_p2        |     |        | empty_91        | seteq  | auto     | 0       |
|    empty_92_fu_325_p2        |     |        | empty_92        | or     | auto     | 0       |
|    empty_93_fu_372_p2        |     |        | empty_93        | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_94_fu_430_p2        |     |        | empty_94        | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U26   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U25   | 3   |        | mul_ln525_5     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_9_fu_543_p2     |     |        | add_ln525_9     | add    | fabric   | 0       |
|    out_9_fu_581_p2           |     |        | out_9           | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_5_fu_604_p2      |     |        | or_ln525_5      | or     | auto     | 0       |
|    xor_ln525_9_fu_610_p2     |     |        | xor_ln525_9     | xor    | auto     | 0       |
|    xor_ln525_10_fu_615_p2    |     |        | xor_ln525_10    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_10_fu_633_p3          |     |        | out_10          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_9_fu_735_p2    |     |        | icmp_ln526_9    | seteq  | auto     | 0       |
|    icmp_ln526_10_fu_741_p2   |     |        | icmp_ln526_10   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_17_fu_755_p2    |     |        | xor_ln526_17    | xor    | auto     | 0       |
|    and_ln526_21_fu_761_p2    |     |        | and_ln526_21    | and    | auto     | 0       |
|    select_ln526_13_fu_767_p3 |     |        | select_ln526_13 | select | auto_sel | 0       |
|    and_ln526_22_fu_775_p2    |     |        | and_ln526_22    | and    | auto     | 0       |
|    xor_ln526_18_fu_781_p2    |     |        | xor_ln526_18    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_19_fu_793_p2    |     |        | xor_ln526_19    | xor    | auto     | 0       |
|    and_ln526_23_fu_799_p2    |     |        | and_ln526_23    | and    | auto     | 0       |
|    and_ln526_24_fu_805_p2    |     |        | and_ln526_24    | and    | auto     | 0       |
|    or_ln526_6_fu_811_p2      |     |        | or_ln526_6      | or     | auto     | 0       |
|    xor_ln526_20_fu_817_p2    |     |        | xor_ln526_20    | xor    | auto     | 0       |
|    and_ln526_25_fu_823_p2    |     |        | and_ln526_25    | and    | auto     | 0       |
|    select_ln526_14_fu_829_p3 |     |        | select_ln526_14 | select | auto_sel | 0       |
|    or_ln526_5_fu_837_p2      |     |        | or_ln526_5      | or     | auto     | 0       |
|    select_ln526_15_fu_843_p3 |     |        | select_ln526_15 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_6           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_81_fu_301_p2        |     |        | empty_81        | seteq  | auto     | 0       |
|    empty_82_fu_307_p2        |     |        | empty_82        | or     | auto     | 0       |
|    empty_83_fu_313_p2        |     |        | empty_83        | seteq  | auto     | 0       |
|    empty_84_fu_319_p2        |     |        | empty_84        | seteq  | auto     | 0       |
|    empty_85_fu_325_p2        |     |        | empty_85        | or     | auto     | 0       |
|    empty_86_fu_372_p2        |     |        | empty_86        | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_87_fu_430_p2        |     |        | empty_87        | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U30   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U29   | 3   |        | mul_ln525_4     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_7_fu_543_p2     |     |        | add_ln525_7     | add    | fabric   | 0       |
|    out_7_fu_581_p2           |     |        | out_7           | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_4_fu_604_p2      |     |        | or_ln525_4      | or     | auto     | 0       |
|    xor_ln525_7_fu_610_p2     |     |        | xor_ln525_7     | xor    | auto     | 0       |
|    xor_ln525_8_fu_615_p2     |     |        | xor_ln525_8     | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_8_fu_633_p3           |     |        | out_8           | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_7_fu_735_p2    |     |        | icmp_ln526_7    | seteq  | auto     | 0       |
|    icmp_ln526_8_fu_741_p2    |     |        | icmp_ln526_8    | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_13_fu_755_p2    |     |        | xor_ln526_13    | xor    | auto     | 0       |
|    and_ln526_16_fu_761_p2    |     |        | and_ln526_16    | and    | auto     | 0       |
|    select_ln526_10_fu_767_p3 |     |        | select_ln526_10 | select | auto_sel | 0       |
|    and_ln526_17_fu_775_p2    |     |        | and_ln526_17    | and    | auto     | 0       |
|    xor_ln526_14_fu_781_p2    |     |        | xor_ln526_14    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_15_fu_793_p2    |     |        | xor_ln526_15    | xor    | auto     | 0       |
|    and_ln526_18_fu_799_p2    |     |        | and_ln526_18    | and    | auto     | 0       |
|    and_ln526_19_fu_805_p2    |     |        | and_ln526_19    | and    | auto     | 0       |
|    or_ln526_5_fu_811_p2      |     |        | or_ln526_5      | or     | auto     | 0       |
|    xor_ln526_16_fu_817_p2    |     |        | xor_ln526_16    | xor    | auto     | 0       |
|    and_ln526_20_fu_823_p2    |     |        | and_ln526_20    | and    | auto     | 0       |
|    select_ln526_11_fu_829_p3 |     |        | select_ln526_11 | select | auto_sel | 0       |
|    or_ln526_4_fu_837_p2      |     |        | or_ln526_4      | or     | auto     | 0       |
|    select_ln526_12_fu_843_p3 |     |        | select_ln526_12 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_7           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_74_fu_301_p2        |     |        | empty_74        | seteq  | auto     | 0       |
|    empty_75_fu_307_p2        |     |        | empty_75        | or     | auto     | 0       |
|    empty_76_fu_313_p2        |     |        | empty_76        | seteq  | auto     | 0       |
|    empty_77_fu_319_p2        |     |        | empty_77        | seteq  | auto     | 0       |
|    empty_78_fu_325_p2        |     |        | empty_78        | or     | auto     | 0       |
|    empty_79_fu_372_p2        |     |        | empty_79        | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_80_fu_430_p2        |     |        | empty_80        | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U34   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U33   | 3   |        | mul_ln525_3     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_5_fu_543_p2     |     |        | add_ln525_5     | add    | fabric   | 0       |
|    out_5_fu_581_p2           |     |        | out_5           | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_3_fu_604_p2      |     |        | or_ln525_3      | or     | auto     | 0       |
|    xor_ln525_5_fu_610_p2     |     |        | xor_ln525_5     | xor    | auto     | 0       |
|    xor_ln525_6_fu_615_p2     |     |        | xor_ln525_6     | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_6_fu_633_p3           |     |        | out_6           | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_5_fu_735_p2    |     |        | icmp_ln526_5    | seteq  | auto     | 0       |
|    icmp_ln526_6_fu_741_p2    |     |        | icmp_ln526_6    | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_9_fu_755_p2     |     |        | xor_ln526_9     | xor    | auto     | 0       |
|    and_ln526_11_fu_761_p2    |     |        | and_ln526_11    | and    | auto     | 0       |
|    select_ln526_7_fu_767_p3  |     |        | select_ln526_7  | select | auto_sel | 0       |
|    and_ln526_12_fu_775_p2    |     |        | and_ln526_12    | and    | auto     | 0       |
|    xor_ln526_10_fu_781_p2    |     |        | xor_ln526_10    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_11_fu_793_p2    |     |        | xor_ln526_11    | xor    | auto     | 0       |
|    and_ln526_13_fu_799_p2    |     |        | and_ln526_13    | and    | auto     | 0       |
|    and_ln526_14_fu_805_p2    |     |        | and_ln526_14    | and    | auto     | 0       |
|    or_ln526_4_fu_811_p2      |     |        | or_ln526_4      | or     | auto     | 0       |
|    xor_ln526_12_fu_817_p2    |     |        | xor_ln526_12    | xor    | auto     | 0       |
|    and_ln526_15_fu_823_p2    |     |        | and_ln526_15    | and    | auto     | 0       |
|    select_ln526_8_fu_829_p3  |     |        | select_ln526_8  | select | auto_sel | 0       |
|    or_ln526_3_fu_837_p2      |     |        | or_ln526_3      | or     | auto     | 0       |
|    select_ln526_9_fu_843_p3  |     |        | select_ln526_9  | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_8           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_67_fu_301_p2        |     |        | empty_67        | seteq  | auto     | 0       |
|    empty_68_fu_307_p2        |     |        | empty_68        | or     | auto     | 0       |
|    empty_69_fu_313_p2        |     |        | empty_69        | seteq  | auto     | 0       |
|    empty_70_fu_319_p2        |     |        | empty_70        | seteq  | auto     | 0       |
|    empty_71_fu_325_p2        |     |        | empty_71        | or     | auto     | 0       |
|    empty_72_fu_372_p2        |     |        | empty_72        | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_73_fu_430_p2        |     |        | empty_73        | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U38   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U37   | 3   |        | mul_ln525_2     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_3_fu_543_p2     |     |        | add_ln525_3     | add    | fabric   | 0       |
|    out_3_fu_581_p2           |     |        | out_3           | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_2_fu_604_p2      |     |        | or_ln525_2      | or     | auto     | 0       |
|    xor_ln525_3_fu_610_p2     |     |        | xor_ln525_3     | xor    | auto     | 0       |
|    xor_ln525_4_fu_615_p2     |     |        | xor_ln525_4     | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_4_fu_633_p3           |     |        | out_4           | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_3_fu_735_p2    |     |        | icmp_ln526_3    | seteq  | auto     | 0       |
|    icmp_ln526_4_fu_741_p2    |     |        | icmp_ln526_4    | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_5_fu_755_p2     |     |        | xor_ln526_5     | xor    | auto     | 0       |
|    and_ln526_6_fu_761_p2     |     |        | and_ln526_6     | and    | auto     | 0       |
|    select_ln526_4_fu_767_p3  |     |        | select_ln526_4  | select | auto_sel | 0       |
|    and_ln526_7_fu_775_p2     |     |        | and_ln526_7     | and    | auto     | 0       |
|    xor_ln526_6_fu_781_p2     |     |        | xor_ln526_6     | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_7_fu_793_p2     |     |        | xor_ln526_7     | xor    | auto     | 0       |
|    and_ln526_8_fu_799_p2     |     |        | and_ln526_8     | and    | auto     | 0       |
|    and_ln526_9_fu_805_p2     |     |        | and_ln526_9     | and    | auto     | 0       |
|    or_ln526_3_fu_811_p2      |     |        | or_ln526_3      | or     | auto     | 0       |
|    xor_ln526_8_fu_817_p2     |     |        | xor_ln526_8     | xor    | auto     | 0       |
|    and_ln526_10_fu_823_p2    |     |        | and_ln526_10    | and    | auto     | 0       |
|    select_ln526_5_fu_829_p3  |     |        | select_ln526_5  | select | auto_sel | 0       |
|    or_ln526_2_fu_837_p2      |     |        | or_ln526_2      | or     | auto     | 0       |
|    select_ln526_6_fu_843_p3  |     |        | select_ln526_6  | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_9           | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_60_fu_301_p2        |     |        | empty_60        | seteq  | auto     | 0       |
|    empty_61_fu_307_p2        |     |        | empty_61        | or     | auto     | 0       |
|    empty_62_fu_313_p2        |     |        | empty_62        | seteq  | auto     | 0       |
|    empty_63_fu_319_p2        |     |        | empty_63        | seteq  | auto     | 0       |
|    empty_64_fu_325_p2        |     |        | empty_64        | or     | auto     | 0       |
|    empty_65_fu_372_p2        |     |        | empty_65        | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_66_fu_430_p2        |     |        | empty_66        | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U42   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U41   | 3   |        | mul_ln525_1     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_1_fu_543_p2     |     |        | add_ln525_1     | add    | fabric   | 0       |
|    out_1_fu_581_p2           |     |        | out_1           | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_1_fu_604_p2      |     |        | or_ln525_1      | or     | auto     | 0       |
|    xor_ln525_1_fu_610_p2     |     |        | xor_ln525_1     | xor    | auto     | 0       |
|    xor_ln525_2_fu_615_p2     |     |        | xor_ln525_2     | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_2_fu_633_p3           |     |        | out_2           | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_1_fu_735_p2    |     |        | icmp_ln526_1    | seteq  | auto     | 0       |
|    icmp_ln526_2_fu_741_p2    |     |        | icmp_ln526_2    | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_1_fu_755_p2     |     |        | xor_ln526_1     | xor    | auto     | 0       |
|    and_ln526_1_fu_761_p2     |     |        | and_ln526_1     | and    | auto     | 0       |
|    select_ln526_1_fu_767_p3  |     |        | select_ln526_1  | select | auto_sel | 0       |
|    and_ln526_2_fu_775_p2     |     |        | and_ln526_2     | and    | auto     | 0       |
|    xor_ln526_2_fu_781_p2     |     |        | xor_ln526_2     | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_3_fu_793_p2     |     |        | xor_ln526_3     | xor    | auto     | 0       |
|    and_ln526_3_fu_799_p2     |     |        | and_ln526_3     | and    | auto     | 0       |
|    and_ln526_4_fu_805_p2     |     |        | and_ln526_4     | and    | auto     | 0       |
|    or_ln526_2_fu_811_p2      |     |        | or_ln526_2      | or     | auto     | 0       |
|    xor_ln526_4_fu_817_p2     |     |        | xor_ln526_4     | xor    | auto     | 0       |
|    and_ln526_5_fu_823_p2     |     |        | and_ln526_5     | and    | auto     | 0       |
|    select_ln526_2_fu_829_p3  |     |        | select_ln526_2  | select | auto_sel | 0       |
|    or_ln526_1_fu_837_p2      |     |        | or_ln526_1      | or     | auto     | 0       |
|    select_ln526_3_fu_843_p3  |     |        | select_ln526_3  | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_10          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_249_fu_301_p2       |     |        | empty_249       | seteq  | auto     | 0       |
|    empty_250_fu_307_p2       |     |        | empty_250       | or     | auto     | 0       |
|    empty_251_fu_313_p2       |     |        | empty_251       | seteq  | auto     | 0       |
|    empty_252_fu_319_p2       |     |        | empty_252       | seteq  | auto     | 0       |
|    empty_253_fu_325_p2       |     |        | empty_253       | or     | auto     | 0       |
|    empty_254_fu_372_p2       |     |        | empty_254       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_255_fu_430_p2       |     |        | empty_255       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U46   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U45   | 3   |        | mul_ln525_28    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_55_fu_543_p2    |     |        | add_ln525_55    | add    | fabric   | 0       |
|    out_55_fu_581_p2          |     |        | out_55          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_28_fu_604_p2     |     |        | or_ln525_28     | or     | auto     | 0       |
|    xor_ln525_55_fu_610_p2    |     |        | xor_ln525_55    | xor    | auto     | 0       |
|    xor_ln525_56_fu_615_p2    |     |        | xor_ln525_56    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_56_fu_633_p3          |     |        | out_56          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_55_fu_735_p2   |     |        | icmp_ln526_55   | seteq  | auto     | 0       |
|    icmp_ln526_56_fu_741_p2   |     |        | icmp_ln526_56   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_109_fu_755_p2   |     |        | xor_ln526_109   | xor    | auto     | 0       |
|    and_ln526_136_fu_761_p2   |     |        | and_ln526_136   | and    | auto     | 0       |
|    select_ln526_82_fu_767_p3 |     |        | select_ln526_82 | select | auto_sel | 0       |
|    and_ln526_137_fu_775_p2   |     |        | and_ln526_137   | and    | auto     | 0       |
|    xor_ln526_110_fu_781_p2   |     |        | xor_ln526_110   | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_111_fu_793_p2   |     |        | xor_ln526_111   | xor    | auto     | 0       |
|    and_ln526_138_fu_799_p2   |     |        | and_ln526_138   | and    | auto     | 0       |
|    and_ln526_139_fu_805_p2   |     |        | and_ln526_139   | and    | auto     | 0       |
|    or_ln526_29_fu_811_p2     |     |        | or_ln526_29     | or     | auto     | 0       |
|    xor_ln526_112_fu_817_p2   |     |        | xor_ln526_112   | xor    | auto     | 0       |
|    and_ln526_140_fu_823_p2   |     |        | and_ln526_140   | and    | auto     | 0       |
|    select_ln526_83_fu_829_p3 |     |        | select_ln526_83 | select | auto_sel | 0       |
|    or_ln526_28_fu_837_p2     |     |        | or_ln526_28     | or     | auto     | 0       |
|    select_ln526_84_fu_843_p3 |     |        | select_ln526_84 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_11          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_242_fu_301_p2       |     |        | empty_242       | seteq  | auto     | 0       |
|    empty_243_fu_307_p2       |     |        | empty_243       | or     | auto     | 0       |
|    empty_244_fu_313_p2       |     |        | empty_244       | seteq  | auto     | 0       |
|    empty_245_fu_319_p2       |     |        | empty_245       | seteq  | auto     | 0       |
|    empty_246_fu_325_p2       |     |        | empty_246       | or     | auto     | 0       |
|    empty_247_fu_372_p2       |     |        | empty_247       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_248_fu_430_p2       |     |        | empty_248       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U50   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U49   | 3   |        | mul_ln525_27    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_53_fu_543_p2    |     |        | add_ln525_53    | add    | fabric   | 0       |
|    out_53_fu_581_p2          |     |        | out_53          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_27_fu_604_p2     |     |        | or_ln525_27     | or     | auto     | 0       |
|    xor_ln525_53_fu_610_p2    |     |        | xor_ln525_53    | xor    | auto     | 0       |
|    xor_ln525_54_fu_615_p2    |     |        | xor_ln525_54    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_54_fu_633_p3          |     |        | out_54          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_53_fu_735_p2   |     |        | icmp_ln526_53   | seteq  | auto     | 0       |
|    icmp_ln526_54_fu_741_p2   |     |        | icmp_ln526_54   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_105_fu_755_p2   |     |        | xor_ln526_105   | xor    | auto     | 0       |
|    and_ln526_131_fu_761_p2   |     |        | and_ln526_131   | and    | auto     | 0       |
|    select_ln526_79_fu_767_p3 |     |        | select_ln526_79 | select | auto_sel | 0       |
|    and_ln526_132_fu_775_p2   |     |        | and_ln526_132   | and    | auto     | 0       |
|    xor_ln526_106_fu_781_p2   |     |        | xor_ln526_106   | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_107_fu_793_p2   |     |        | xor_ln526_107   | xor    | auto     | 0       |
|    and_ln526_133_fu_799_p2   |     |        | and_ln526_133   | and    | auto     | 0       |
|    and_ln526_134_fu_805_p2   |     |        | and_ln526_134   | and    | auto     | 0       |
|    or_ln526_28_fu_811_p2     |     |        | or_ln526_28     | or     | auto     | 0       |
|    xor_ln526_108_fu_817_p2   |     |        | xor_ln526_108   | xor    | auto     | 0       |
|    and_ln526_135_fu_823_p2   |     |        | and_ln526_135   | and    | auto     | 0       |
|    select_ln526_80_fu_829_p3 |     |        | select_ln526_80 | select | auto_sel | 0       |
|    or_ln526_27_fu_837_p2     |     |        | or_ln526_27     | or     | auto     | 0       |
|    select_ln526_81_fu_843_p3 |     |        | select_ln526_81 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_12          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_235_fu_301_p2       |     |        | empty_235       | seteq  | auto     | 0       |
|    empty_236_fu_307_p2       |     |        | empty_236       | or     | auto     | 0       |
|    empty_237_fu_313_p2       |     |        | empty_237       | seteq  | auto     | 0       |
|    empty_238_fu_319_p2       |     |        | empty_238       | seteq  | auto     | 0       |
|    empty_239_fu_325_p2       |     |        | empty_239       | or     | auto     | 0       |
|    empty_240_fu_372_p2       |     |        | empty_240       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_241_fu_430_p2       |     |        | empty_241       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U54   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U53   | 3   |        | mul_ln525_26    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_51_fu_543_p2    |     |        | add_ln525_51    | add    | fabric   | 0       |
|    out_51_fu_581_p2          |     |        | out_51          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_26_fu_604_p2     |     |        | or_ln525_26     | or     | auto     | 0       |
|    xor_ln525_51_fu_610_p2    |     |        | xor_ln525_51    | xor    | auto     | 0       |
|    xor_ln525_52_fu_615_p2    |     |        | xor_ln525_52    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_52_fu_633_p3          |     |        | out_52          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_51_fu_735_p2   |     |        | icmp_ln526_51   | seteq  | auto     | 0       |
|    icmp_ln526_52_fu_741_p2   |     |        | icmp_ln526_52   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_101_fu_755_p2   |     |        | xor_ln526_101   | xor    | auto     | 0       |
|    and_ln526_126_fu_761_p2   |     |        | and_ln526_126   | and    | auto     | 0       |
|    select_ln526_76_fu_767_p3 |     |        | select_ln526_76 | select | auto_sel | 0       |
|    and_ln526_127_fu_775_p2   |     |        | and_ln526_127   | and    | auto     | 0       |
|    xor_ln526_102_fu_781_p2   |     |        | xor_ln526_102   | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_103_fu_793_p2   |     |        | xor_ln526_103   | xor    | auto     | 0       |
|    and_ln526_128_fu_799_p2   |     |        | and_ln526_128   | and    | auto     | 0       |
|    and_ln526_129_fu_805_p2   |     |        | and_ln526_129   | and    | auto     | 0       |
|    or_ln526_27_fu_811_p2     |     |        | or_ln526_27     | or     | auto     | 0       |
|    xor_ln526_104_fu_817_p2   |     |        | xor_ln526_104   | xor    | auto     | 0       |
|    and_ln526_130_fu_823_p2   |     |        | and_ln526_130   | and    | auto     | 0       |
|    select_ln526_77_fu_829_p3 |     |        | select_ln526_77 | select | auto_sel | 0       |
|    or_ln526_26_fu_837_p2     |     |        | or_ln526_26     | or     | auto     | 0       |
|    select_ln526_78_fu_843_p3 |     |        | select_ln526_78 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_13          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_228_fu_301_p2       |     |        | empty_228       | seteq  | auto     | 0       |
|    empty_229_fu_307_p2       |     |        | empty_229       | or     | auto     | 0       |
|    empty_230_fu_313_p2       |     |        | empty_230       | seteq  | auto     | 0       |
|    empty_231_fu_319_p2       |     |        | empty_231       | seteq  | auto     | 0       |
|    empty_232_fu_325_p2       |     |        | empty_232       | or     | auto     | 0       |
|    empty_233_fu_372_p2       |     |        | empty_233       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_234_fu_430_p2       |     |        | empty_234       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U58   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U57   | 3   |        | mul_ln525_25    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_49_fu_543_p2    |     |        | add_ln525_49    | add    | fabric   | 0       |
|    out_49_fu_581_p2          |     |        | out_49          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_25_fu_604_p2     |     |        | or_ln525_25     | or     | auto     | 0       |
|    xor_ln525_49_fu_610_p2    |     |        | xor_ln525_49    | xor    | auto     | 0       |
|    xor_ln525_50_fu_615_p2    |     |        | xor_ln525_50    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_50_fu_633_p3          |     |        | out_50          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_49_fu_735_p2   |     |        | icmp_ln526_49   | seteq  | auto     | 0       |
|    icmp_ln526_50_fu_741_p2   |     |        | icmp_ln526_50   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_97_fu_755_p2    |     |        | xor_ln526_97    | xor    | auto     | 0       |
|    and_ln526_121_fu_761_p2   |     |        | and_ln526_121   | and    | auto     | 0       |
|    select_ln526_73_fu_767_p3 |     |        | select_ln526_73 | select | auto_sel | 0       |
|    and_ln526_122_fu_775_p2   |     |        | and_ln526_122   | and    | auto     | 0       |
|    xor_ln526_98_fu_781_p2    |     |        | xor_ln526_98    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_99_fu_793_p2    |     |        | xor_ln526_99    | xor    | auto     | 0       |
|    and_ln526_123_fu_799_p2   |     |        | and_ln526_123   | and    | auto     | 0       |
|    and_ln526_124_fu_805_p2   |     |        | and_ln526_124   | and    | auto     | 0       |
|    or_ln526_26_fu_811_p2     |     |        | or_ln526_26     | or     | auto     | 0       |
|    xor_ln526_100_fu_817_p2   |     |        | xor_ln526_100   | xor    | auto     | 0       |
|    and_ln526_125_fu_823_p2   |     |        | and_ln526_125   | and    | auto     | 0       |
|    select_ln526_74_fu_829_p3 |     |        | select_ln526_74 | select | auto_sel | 0       |
|    or_ln526_25_fu_837_p2     |     |        | or_ln526_25     | or     | auto     | 0       |
|    select_ln526_75_fu_843_p3 |     |        | select_ln526_75 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_14          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_221_fu_301_p2       |     |        | empty_221       | seteq  | auto     | 0       |
|    empty_222_fu_307_p2       |     |        | empty_222       | or     | auto     | 0       |
|    empty_223_fu_313_p2       |     |        | empty_223       | seteq  | auto     | 0       |
|    empty_224_fu_319_p2       |     |        | empty_224       | seteq  | auto     | 0       |
|    empty_225_fu_325_p2       |     |        | empty_225       | or     | auto     | 0       |
|    empty_226_fu_372_p2       |     |        | empty_226       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_227_fu_430_p2       |     |        | empty_227       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U62   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U61   | 3   |        | mul_ln525_24    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_47_fu_543_p2    |     |        | add_ln525_47    | add    | fabric   | 0       |
|    out_47_fu_581_p2          |     |        | out_47          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_24_fu_604_p2     |     |        | or_ln525_24     | or     | auto     | 0       |
|    xor_ln525_47_fu_610_p2    |     |        | xor_ln525_47    | xor    | auto     | 0       |
|    xor_ln525_48_fu_615_p2    |     |        | xor_ln525_48    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_48_fu_633_p3          |     |        | out_48          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_47_fu_735_p2   |     |        | icmp_ln526_47   | seteq  | auto     | 0       |
|    icmp_ln526_48_fu_741_p2   |     |        | icmp_ln526_48   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_93_fu_755_p2    |     |        | xor_ln526_93    | xor    | auto     | 0       |
|    and_ln526_116_fu_761_p2   |     |        | and_ln526_116   | and    | auto     | 0       |
|    select_ln526_70_fu_767_p3 |     |        | select_ln526_70 | select | auto_sel | 0       |
|    and_ln526_117_fu_775_p2   |     |        | and_ln526_117   | and    | auto     | 0       |
|    xor_ln526_94_fu_781_p2    |     |        | xor_ln526_94    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_95_fu_793_p2    |     |        | xor_ln526_95    | xor    | auto     | 0       |
|    and_ln526_118_fu_799_p2   |     |        | and_ln526_118   | and    | auto     | 0       |
|    and_ln526_119_fu_805_p2   |     |        | and_ln526_119   | and    | auto     | 0       |
|    or_ln526_25_fu_811_p2     |     |        | or_ln526_25     | or     | auto     | 0       |
|    xor_ln526_96_fu_817_p2    |     |        | xor_ln526_96    | xor    | auto     | 0       |
|    and_ln526_120_fu_823_p2   |     |        | and_ln526_120   | and    | auto     | 0       |
|    select_ln526_71_fu_829_p3 |     |        | select_ln526_71 | select | auto_sel | 0       |
|    or_ln526_24_fu_837_p2     |     |        | or_ln526_24     | or     | auto     | 0       |
|    select_ln526_72_fu_843_p3 |     |        | select_ln526_72 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_15          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_214_fu_301_p2       |     |        | empty_214       | seteq  | auto     | 0       |
|    empty_215_fu_307_p2       |     |        | empty_215       | or     | auto     | 0       |
|    empty_216_fu_313_p2       |     |        | empty_216       | seteq  | auto     | 0       |
|    empty_217_fu_319_p2       |     |        | empty_217       | seteq  | auto     | 0       |
|    empty_218_fu_325_p2       |     |        | empty_218       | or     | auto     | 0       |
|    empty_219_fu_372_p2       |     |        | empty_219       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_220_fu_430_p2       |     |        | empty_220       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U66   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U65   | 3   |        | mul_ln525_23    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_45_fu_543_p2    |     |        | add_ln525_45    | add    | fabric   | 0       |
|    out_45_fu_581_p2          |     |        | out_45          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_23_fu_604_p2     |     |        | or_ln525_23     | or     | auto     | 0       |
|    xor_ln525_45_fu_610_p2    |     |        | xor_ln525_45    | xor    | auto     | 0       |
|    xor_ln525_46_fu_615_p2    |     |        | xor_ln525_46    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_46_fu_633_p3          |     |        | out_46          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_45_fu_735_p2   |     |        | icmp_ln526_45   | seteq  | auto     | 0       |
|    icmp_ln526_46_fu_741_p2   |     |        | icmp_ln526_46   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_89_fu_755_p2    |     |        | xor_ln526_89    | xor    | auto     | 0       |
|    and_ln526_111_fu_761_p2   |     |        | and_ln526_111   | and    | auto     | 0       |
|    select_ln526_67_fu_767_p3 |     |        | select_ln526_67 | select | auto_sel | 0       |
|    and_ln526_112_fu_775_p2   |     |        | and_ln526_112   | and    | auto     | 0       |
|    xor_ln526_90_fu_781_p2    |     |        | xor_ln526_90    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_91_fu_793_p2    |     |        | xor_ln526_91    | xor    | auto     | 0       |
|    and_ln526_113_fu_799_p2   |     |        | and_ln526_113   | and    | auto     | 0       |
|    and_ln526_114_fu_805_p2   |     |        | and_ln526_114   | and    | auto     | 0       |
|    or_ln526_24_fu_811_p2     |     |        | or_ln526_24     | or     | auto     | 0       |
|    xor_ln526_92_fu_817_p2    |     |        | xor_ln526_92    | xor    | auto     | 0       |
|    and_ln526_115_fu_823_p2   |     |        | and_ln526_115   | and    | auto     | 0       |
|    select_ln526_68_fu_829_p3 |     |        | select_ln526_68 | select | auto_sel | 0       |
|    or_ln526_23_fu_837_p2     |     |        | or_ln526_23     | or     | auto     | 0       |
|    select_ln526_69_fu_843_p3 |     |        | select_ln526_69 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_16          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_207_fu_301_p2       |     |        | empty_207       | seteq  | auto     | 0       |
|    empty_208_fu_307_p2       |     |        | empty_208       | or     | auto     | 0       |
|    empty_209_fu_313_p2       |     |        | empty_209       | seteq  | auto     | 0       |
|    empty_210_fu_319_p2       |     |        | empty_210       | seteq  | auto     | 0       |
|    empty_211_fu_325_p2       |     |        | empty_211       | or     | auto     | 0       |
|    empty_212_fu_372_p2       |     |        | empty_212       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_213_fu_430_p2       |     |        | empty_213       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U70   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U69   | 3   |        | mul_ln525_22    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_43_fu_543_p2    |     |        | add_ln525_43    | add    | fabric   | 0       |
|    out_43_fu_581_p2          |     |        | out_43          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_22_fu_604_p2     |     |        | or_ln525_22     | or     | auto     | 0       |
|    xor_ln525_43_fu_610_p2    |     |        | xor_ln525_43    | xor    | auto     | 0       |
|    xor_ln525_44_fu_615_p2    |     |        | xor_ln525_44    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_44_fu_633_p3          |     |        | out_44          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_43_fu_735_p2   |     |        | icmp_ln526_43   | seteq  | auto     | 0       |
|    icmp_ln526_44_fu_741_p2   |     |        | icmp_ln526_44   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_85_fu_755_p2    |     |        | xor_ln526_85    | xor    | auto     | 0       |
|    and_ln526_106_fu_761_p2   |     |        | and_ln526_106   | and    | auto     | 0       |
|    select_ln526_64_fu_767_p3 |     |        | select_ln526_64 | select | auto_sel | 0       |
|    and_ln526_107_fu_775_p2   |     |        | and_ln526_107   | and    | auto     | 0       |
|    xor_ln526_86_fu_781_p2    |     |        | xor_ln526_86    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_87_fu_793_p2    |     |        | xor_ln526_87    | xor    | auto     | 0       |
|    and_ln526_108_fu_799_p2   |     |        | and_ln526_108   | and    | auto     | 0       |
|    and_ln526_109_fu_805_p2   |     |        | and_ln526_109   | and    | auto     | 0       |
|    or_ln526_23_fu_811_p2     |     |        | or_ln526_23     | or     | auto     | 0       |
|    xor_ln526_88_fu_817_p2    |     |        | xor_ln526_88    | xor    | auto     | 0       |
|    and_ln526_110_fu_823_p2   |     |        | and_ln526_110   | and    | auto     | 0       |
|    select_ln526_65_fu_829_p3 |     |        | select_ln526_65 | select | auto_sel | 0       |
|    or_ln526_22_fu_837_p2     |     |        | or_ln526_22     | or     | auto     | 0       |
|    select_ln526_66_fu_843_p3 |     |        | select_ln526_66 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_17          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_200_fu_301_p2       |     |        | empty_200       | seteq  | auto     | 0       |
|    empty_201_fu_307_p2       |     |        | empty_201       | or     | auto     | 0       |
|    empty_202_fu_313_p2       |     |        | empty_202       | seteq  | auto     | 0       |
|    empty_203_fu_319_p2       |     |        | empty_203       | seteq  | auto     | 0       |
|    empty_204_fu_325_p2       |     |        | empty_204       | or     | auto     | 0       |
|    empty_205_fu_372_p2       |     |        | empty_205       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_206_fu_430_p2       |     |        | empty_206       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U74   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U73   | 3   |        | mul_ln525_21    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_41_fu_543_p2    |     |        | add_ln525_41    | add    | fabric   | 0       |
|    out_41_fu_581_p2          |     |        | out_41          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_21_fu_604_p2     |     |        | or_ln525_21     | or     | auto     | 0       |
|    xor_ln525_41_fu_610_p2    |     |        | xor_ln525_41    | xor    | auto     | 0       |
|    xor_ln525_42_fu_615_p2    |     |        | xor_ln525_42    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_42_fu_633_p3          |     |        | out_42          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_41_fu_735_p2   |     |        | icmp_ln526_41   | seteq  | auto     | 0       |
|    icmp_ln526_42_fu_741_p2   |     |        | icmp_ln526_42   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_81_fu_755_p2    |     |        | xor_ln526_81    | xor    | auto     | 0       |
|    and_ln526_101_fu_761_p2   |     |        | and_ln526_101   | and    | auto     | 0       |
|    select_ln526_61_fu_767_p3 |     |        | select_ln526_61 | select | auto_sel | 0       |
|    and_ln526_102_fu_775_p2   |     |        | and_ln526_102   | and    | auto     | 0       |
|    xor_ln526_82_fu_781_p2    |     |        | xor_ln526_82    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_83_fu_793_p2    |     |        | xor_ln526_83    | xor    | auto     | 0       |
|    and_ln526_103_fu_799_p2   |     |        | and_ln526_103   | and    | auto     | 0       |
|    and_ln526_104_fu_805_p2   |     |        | and_ln526_104   | and    | auto     | 0       |
|    or_ln526_22_fu_811_p2     |     |        | or_ln526_22     | or     | auto     | 0       |
|    xor_ln526_84_fu_817_p2    |     |        | xor_ln526_84    | xor    | auto     | 0       |
|    and_ln526_105_fu_823_p2   |     |        | and_ln526_105   | and    | auto     | 0       |
|    select_ln526_62_fu_829_p3 |     |        | select_ln526_62 | select | auto_sel | 0       |
|    or_ln526_21_fu_837_p2     |     |        | or_ln526_21     | or     | auto     | 0       |
|    select_ln526_63_fu_843_p3 |     |        | select_ln526_63 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_18          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_193_fu_301_p2       |     |        | empty_193       | seteq  | auto     | 0       |
|    empty_194_fu_307_p2       |     |        | empty_194       | or     | auto     | 0       |
|    empty_195_fu_313_p2       |     |        | empty_195       | seteq  | auto     | 0       |
|    empty_196_fu_319_p2       |     |        | empty_196       | seteq  | auto     | 0       |
|    empty_197_fu_325_p2       |     |        | empty_197       | or     | auto     | 0       |
|    empty_198_fu_372_p2       |     |        | empty_198       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_199_fu_430_p2       |     |        | empty_199       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U78   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U77   | 3   |        | mul_ln525_20    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_39_fu_543_p2    |     |        | add_ln525_39    | add    | fabric   | 0       |
|    out_39_fu_581_p2          |     |        | out_39          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_20_fu_604_p2     |     |        | or_ln525_20     | or     | auto     | 0       |
|    xor_ln525_39_fu_610_p2    |     |        | xor_ln525_39    | xor    | auto     | 0       |
|    xor_ln525_40_fu_615_p2    |     |        | xor_ln525_40    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_40_fu_633_p3          |     |        | out_40          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_39_fu_735_p2   |     |        | icmp_ln526_39   | seteq  | auto     | 0       |
|    icmp_ln526_40_fu_741_p2   |     |        | icmp_ln526_40   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_77_fu_755_p2    |     |        | xor_ln526_77    | xor    | auto     | 0       |
|    and_ln526_96_fu_761_p2    |     |        | and_ln526_96    | and    | auto     | 0       |
|    select_ln526_58_fu_767_p3 |     |        | select_ln526_58 | select | auto_sel | 0       |
|    and_ln526_97_fu_775_p2    |     |        | and_ln526_97    | and    | auto     | 0       |
|    xor_ln526_78_fu_781_p2    |     |        | xor_ln526_78    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_79_fu_793_p2    |     |        | xor_ln526_79    | xor    | auto     | 0       |
|    and_ln526_98_fu_799_p2    |     |        | and_ln526_98    | and    | auto     | 0       |
|    and_ln526_99_fu_805_p2    |     |        | and_ln526_99    | and    | auto     | 0       |
|    or_ln526_21_fu_811_p2     |     |        | or_ln526_21     | or     | auto     | 0       |
|    xor_ln526_80_fu_817_p2    |     |        | xor_ln526_80    | xor    | auto     | 0       |
|    and_ln526_100_fu_823_p2   |     |        | and_ln526_100   | and    | auto     | 0       |
|    select_ln526_59_fu_829_p3 |     |        | select_ln526_59 | select | auto_sel | 0       |
|    or_ln526_20_fu_837_p2     |     |        | or_ln526_20     | or     | auto     | 0       |
|    select_ln526_60_fu_843_p3 |     |        | select_ln526_60 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_19          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_186_fu_301_p2       |     |        | empty_186       | seteq  | auto     | 0       |
|    empty_187_fu_307_p2       |     |        | empty_187       | or     | auto     | 0       |
|    empty_188_fu_313_p2       |     |        | empty_188       | seteq  | auto     | 0       |
|    empty_189_fu_319_p2       |     |        | empty_189       | seteq  | auto     | 0       |
|    empty_190_fu_325_p2       |     |        | empty_190       | or     | auto     | 0       |
|    empty_191_fu_372_p2       |     |        | empty_191       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_192_fu_430_p2       |     |        | empty_192       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U82   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U81   | 3   |        | mul_ln525_19    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_37_fu_543_p2    |     |        | add_ln525_37    | add    | fabric   | 0       |
|    out_37_fu_581_p2          |     |        | out_37          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_19_fu_604_p2     |     |        | or_ln525_19     | or     | auto     | 0       |
|    xor_ln525_37_fu_610_p2    |     |        | xor_ln525_37    | xor    | auto     | 0       |
|    xor_ln525_38_fu_615_p2    |     |        | xor_ln525_38    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_38_fu_633_p3          |     |        | out_38          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_37_fu_735_p2   |     |        | icmp_ln526_37   | seteq  | auto     | 0       |
|    icmp_ln526_38_fu_741_p2   |     |        | icmp_ln526_38   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_73_fu_755_p2    |     |        | xor_ln526_73    | xor    | auto     | 0       |
|    and_ln526_91_fu_761_p2    |     |        | and_ln526_91    | and    | auto     | 0       |
|    select_ln526_55_fu_767_p3 |     |        | select_ln526_55 | select | auto_sel | 0       |
|    and_ln526_92_fu_775_p2    |     |        | and_ln526_92    | and    | auto     | 0       |
|    xor_ln526_74_fu_781_p2    |     |        | xor_ln526_74    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_75_fu_793_p2    |     |        | xor_ln526_75    | xor    | auto     | 0       |
|    and_ln526_93_fu_799_p2    |     |        | and_ln526_93    | and    | auto     | 0       |
|    and_ln526_94_fu_805_p2    |     |        | and_ln526_94    | and    | auto     | 0       |
|    or_ln526_20_fu_811_p2     |     |        | or_ln526_20     | or     | auto     | 0       |
|    xor_ln526_76_fu_817_p2    |     |        | xor_ln526_76    | xor    | auto     | 0       |
|    and_ln526_95_fu_823_p2    |     |        | and_ln526_95    | and    | auto     | 0       |
|    select_ln526_56_fu_829_p3 |     |        | select_ln526_56 | select | auto_sel | 0       |
|    or_ln526_19_fu_837_p2     |     |        | or_ln526_19     | or     | auto     | 0       |
|    select_ln526_57_fu_843_p3 |     |        | select_ln526_57 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_20          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_172_fu_301_p2       |     |        | empty_172       | seteq  | auto     | 0       |
|    empty_173_fu_307_p2       |     |        | empty_173       | or     | auto     | 0       |
|    empty_174_fu_313_p2       |     |        | empty_174       | seteq  | auto     | 0       |
|    empty_175_fu_319_p2       |     |        | empty_175       | seteq  | auto     | 0       |
|    empty_176_fu_325_p2       |     |        | empty_176       | or     | auto     | 0       |
|    empty_177_fu_372_p2       |     |        | empty_177       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_178_fu_430_p2       |     |        | empty_178       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U86   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U85   | 3   |        | mul_ln525_17    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_33_fu_543_p2    |     |        | add_ln525_33    | add    | fabric   | 0       |
|    out_33_fu_581_p2          |     |        | out_33          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_17_fu_604_p2     |     |        | or_ln525_17     | or     | auto     | 0       |
|    xor_ln525_33_fu_610_p2    |     |        | xor_ln525_33    | xor    | auto     | 0       |
|    xor_ln525_34_fu_615_p2    |     |        | xor_ln525_34    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_34_fu_633_p3          |     |        | out_34          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_33_fu_735_p2   |     |        | icmp_ln526_33   | seteq  | auto     | 0       |
|    icmp_ln526_34_fu_741_p2   |     |        | icmp_ln526_34   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_65_fu_755_p2    |     |        | xor_ln526_65    | xor    | auto     | 0       |
|    and_ln526_81_fu_761_p2    |     |        | and_ln526_81    | and    | auto     | 0       |
|    select_ln526_49_fu_767_p3 |     |        | select_ln526_49 | select | auto_sel | 0       |
|    and_ln526_82_fu_775_p2    |     |        | and_ln526_82    | and    | auto     | 0       |
|    xor_ln526_66_fu_781_p2    |     |        | xor_ln526_66    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_67_fu_793_p2    |     |        | xor_ln526_67    | xor    | auto     | 0       |
|    and_ln526_83_fu_799_p2    |     |        | and_ln526_83    | and    | auto     | 0       |
|    and_ln526_84_fu_805_p2    |     |        | and_ln526_84    | and    | auto     | 0       |
|    or_ln526_18_fu_811_p2     |     |        | or_ln526_18     | or     | auto     | 0       |
|    xor_ln526_68_fu_817_p2    |     |        | xor_ln526_68    | xor    | auto     | 0       |
|    and_ln526_85_fu_823_p2    |     |        | and_ln526_85    | and    | auto     | 0       |
|    select_ln526_50_fu_829_p3 |     |        | select_ln526_50 | select | auto_sel | 0       |
|    or_ln526_17_fu_837_p2     |     |        | or_ln526_17     | or     | auto     | 0       |
|    select_ln526_51_fu_843_p3 |     |        | select_ln526_51 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_21          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_165_fu_301_p2       |     |        | empty_165       | seteq  | auto     | 0       |
|    empty_166_fu_307_p2       |     |        | empty_166       | or     | auto     | 0       |
|    empty_167_fu_313_p2       |     |        | empty_167       | seteq  | auto     | 0       |
|    empty_168_fu_319_p2       |     |        | empty_168       | seteq  | auto     | 0       |
|    empty_169_fu_325_p2       |     |        | empty_169       | or     | auto     | 0       |
|    empty_170_fu_372_p2       |     |        | empty_170       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_171_fu_430_p2       |     |        | empty_171       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U90   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U89   | 3   |        | mul_ln525_16    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_31_fu_543_p2    |     |        | add_ln525_31    | add    | fabric   | 0       |
|    out_31_fu_581_p2          |     |        | out_31          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_16_fu_604_p2     |     |        | or_ln525_16     | or     | auto     | 0       |
|    xor_ln525_31_fu_610_p2    |     |        | xor_ln525_31    | xor    | auto     | 0       |
|    xor_ln525_32_fu_615_p2    |     |        | xor_ln525_32    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_32_fu_633_p3          |     |        | out_32          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_31_fu_735_p2   |     |        | icmp_ln526_31   | seteq  | auto     | 0       |
|    icmp_ln526_32_fu_741_p2   |     |        | icmp_ln526_32   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_61_fu_755_p2    |     |        | xor_ln526_61    | xor    | auto     | 0       |
|    and_ln526_76_fu_761_p2    |     |        | and_ln526_76    | and    | auto     | 0       |
|    select_ln526_46_fu_767_p3 |     |        | select_ln526_46 | select | auto_sel | 0       |
|    and_ln526_77_fu_775_p2    |     |        | and_ln526_77    | and    | auto     | 0       |
|    xor_ln526_62_fu_781_p2    |     |        | xor_ln526_62    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_63_fu_793_p2    |     |        | xor_ln526_63    | xor    | auto     | 0       |
|    and_ln526_78_fu_799_p2    |     |        | and_ln526_78    | and    | auto     | 0       |
|    and_ln526_79_fu_805_p2    |     |        | and_ln526_79    | and    | auto     | 0       |
|    or_ln526_17_fu_811_p2     |     |        | or_ln526_17     | or     | auto     | 0       |
|    xor_ln526_64_fu_817_p2    |     |        | xor_ln526_64    | xor    | auto     | 0       |
|    and_ln526_80_fu_823_p2    |     |        | and_ln526_80    | and    | auto     | 0       |
|    select_ln526_47_fu_829_p3 |     |        | select_ln526_47 | select | auto_sel | 0       |
|    or_ln526_16_fu_837_p2     |     |        | or_ln526_16     | or     | auto     | 0       |
|    select_ln526_48_fu_843_p3 |     |        | select_ln526_48 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_22          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_158_fu_301_p2       |     |        | empty_158       | seteq  | auto     | 0       |
|    empty_159_fu_307_p2       |     |        | empty_159       | or     | auto     | 0       |
|    empty_160_fu_313_p2       |     |        | empty_160       | seteq  | auto     | 0       |
|    empty_161_fu_319_p2       |     |        | empty_161       | seteq  | auto     | 0       |
|    empty_162_fu_325_p2       |     |        | empty_162       | or     | auto     | 0       |
|    empty_163_fu_372_p2       |     |        | empty_163       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_164_fu_430_p2       |     |        | empty_164       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U94   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U93   | 3   |        | mul_ln525_15    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_29_fu_543_p2    |     |        | add_ln525_29    | add    | fabric   | 0       |
|    out_29_fu_581_p2          |     |        | out_29          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_15_fu_604_p2     |     |        | or_ln525_15     | or     | auto     | 0       |
|    xor_ln525_29_fu_610_p2    |     |        | xor_ln525_29    | xor    | auto     | 0       |
|    xor_ln525_30_fu_615_p2    |     |        | xor_ln525_30    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_30_fu_633_p3          |     |        | out_30          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_29_fu_735_p2   |     |        | icmp_ln526_29   | seteq  | auto     | 0       |
|    icmp_ln526_30_fu_741_p2   |     |        | icmp_ln526_30   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_57_fu_755_p2    |     |        | xor_ln526_57    | xor    | auto     | 0       |
|    and_ln526_71_fu_761_p2    |     |        | and_ln526_71    | and    | auto     | 0       |
|    select_ln526_43_fu_767_p3 |     |        | select_ln526_43 | select | auto_sel | 0       |
|    and_ln526_72_fu_775_p2    |     |        | and_ln526_72    | and    | auto     | 0       |
|    xor_ln526_58_fu_781_p2    |     |        | xor_ln526_58    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_59_fu_793_p2    |     |        | xor_ln526_59    | xor    | auto     | 0       |
|    and_ln526_73_fu_799_p2    |     |        | and_ln526_73    | and    | auto     | 0       |
|    and_ln526_74_fu_805_p2    |     |        | and_ln526_74    | and    | auto     | 0       |
|    or_ln526_16_fu_811_p2     |     |        | or_ln526_16     | or     | auto     | 0       |
|    xor_ln526_60_fu_817_p2    |     |        | xor_ln526_60    | xor    | auto     | 0       |
|    and_ln526_75_fu_823_p2    |     |        | and_ln526_75    | and    | auto     | 0       |
|    select_ln526_44_fu_829_p3 |     |        | select_ln526_44 | select | auto_sel | 0       |
|    or_ln526_15_fu_837_p2     |     |        | or_ln526_15     | or     | auto     | 0       |
|    select_ln526_45_fu_843_p3 |     |        | select_ln526_45 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_23          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_151_fu_301_p2       |     |        | empty_151       | seteq  | auto     | 0       |
|    empty_152_fu_307_p2       |     |        | empty_152       | or     | auto     | 0       |
|    empty_153_fu_313_p2       |     |        | empty_153       | seteq  | auto     | 0       |
|    empty_154_fu_319_p2       |     |        | empty_154       | seteq  | auto     | 0       |
|    empty_155_fu_325_p2       |     |        | empty_155       | or     | auto     | 0       |
|    empty_156_fu_372_p2       |     |        | empty_156       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_157_fu_430_p2       |     |        | empty_157       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U98   | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U97   | 3   |        | mul_ln525_14    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_27_fu_543_p2    |     |        | add_ln525_27    | add    | fabric   | 0       |
|    out_27_fu_581_p2          |     |        | out_27          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_14_fu_604_p2     |     |        | or_ln525_14     | or     | auto     | 0       |
|    xor_ln525_27_fu_610_p2    |     |        | xor_ln525_27    | xor    | auto     | 0       |
|    xor_ln525_28_fu_615_p2    |     |        | xor_ln525_28    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_28_fu_633_p3          |     |        | out_28          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_27_fu_735_p2   |     |        | icmp_ln526_27   | seteq  | auto     | 0       |
|    icmp_ln526_28_fu_741_p2   |     |        | icmp_ln526_28   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_53_fu_755_p2    |     |        | xor_ln526_53    | xor    | auto     | 0       |
|    and_ln526_66_fu_761_p2    |     |        | and_ln526_66    | and    | auto     | 0       |
|    select_ln526_40_fu_767_p3 |     |        | select_ln526_40 | select | auto_sel | 0       |
|    and_ln526_67_fu_775_p2    |     |        | and_ln526_67    | and    | auto     | 0       |
|    xor_ln526_54_fu_781_p2    |     |        | xor_ln526_54    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_55_fu_793_p2    |     |        | xor_ln526_55    | xor    | auto     | 0       |
|    and_ln526_68_fu_799_p2    |     |        | and_ln526_68    | and    | auto     | 0       |
|    and_ln526_69_fu_805_p2    |     |        | and_ln526_69    | and    | auto     | 0       |
|    or_ln526_15_fu_811_p2     |     |        | or_ln526_15     | or     | auto     | 0       |
|    xor_ln526_56_fu_817_p2    |     |        | xor_ln526_56    | xor    | auto     | 0       |
|    and_ln526_70_fu_823_p2    |     |        | and_ln526_70    | and    | auto     | 0       |
|    select_ln526_41_fu_829_p3 |     |        | select_ln526_41 | select | auto_sel | 0       |
|    or_ln526_14_fu_837_p2     |     |        | or_ln526_14     | or     | auto     | 0       |
|    select_ln526_42_fu_843_p3 |     |        | select_ln526_42 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_24          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_144_fu_301_p2       |     |        | empty_144       | seteq  | auto     | 0       |
|    empty_145_fu_307_p2       |     |        | empty_145       | or     | auto     | 0       |
|    empty_146_fu_313_p2       |     |        | empty_146       | seteq  | auto     | 0       |
|    empty_147_fu_319_p2       |     |        | empty_147       | seteq  | auto     | 0       |
|    empty_148_fu_325_p2       |     |        | empty_148       | or     | auto     | 0       |
|    empty_149_fu_372_p2       |     |        | empty_149       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_150_fu_430_p2       |     |        | empty_150       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U102  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U101  | 3   |        | mul_ln525_13    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_25_fu_543_p2    |     |        | add_ln525_25    | add    | fabric   | 0       |
|    out_25_fu_581_p2          |     |        | out_25          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_13_fu_604_p2     |     |        | or_ln525_13     | or     | auto     | 0       |
|    xor_ln525_25_fu_610_p2    |     |        | xor_ln525_25    | xor    | auto     | 0       |
|    xor_ln525_26_fu_615_p2    |     |        | xor_ln525_26    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_26_fu_633_p3          |     |        | out_26          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_25_fu_735_p2   |     |        | icmp_ln526_25   | seteq  | auto     | 0       |
|    icmp_ln526_26_fu_741_p2   |     |        | icmp_ln526_26   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_49_fu_755_p2    |     |        | xor_ln526_49    | xor    | auto     | 0       |
|    and_ln526_61_fu_761_p2    |     |        | and_ln526_61    | and    | auto     | 0       |
|    select_ln526_37_fu_767_p3 |     |        | select_ln526_37 | select | auto_sel | 0       |
|    and_ln526_62_fu_775_p2    |     |        | and_ln526_62    | and    | auto     | 0       |
|    xor_ln526_50_fu_781_p2    |     |        | xor_ln526_50    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_51_fu_793_p2    |     |        | xor_ln526_51    | xor    | auto     | 0       |
|    and_ln526_63_fu_799_p2    |     |        | and_ln526_63    | and    | auto     | 0       |
|    and_ln526_64_fu_805_p2    |     |        | and_ln526_64    | and    | auto     | 0       |
|    or_ln526_14_fu_811_p2     |     |        | or_ln526_14     | or     | auto     | 0       |
|    xor_ln526_52_fu_817_p2    |     |        | xor_ln526_52    | xor    | auto     | 0       |
|    and_ln526_65_fu_823_p2    |     |        | and_ln526_65    | and    | auto     | 0       |
|    select_ln526_38_fu_829_p3 |     |        | select_ln526_38 | select | auto_sel | 0       |
|    or_ln526_13_fu_837_p2     |     |        | or_ln526_13     | or     | auto     | 0       |
|    select_ln526_39_fu_843_p3 |     |        | select_ln526_39 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_25          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_137_fu_301_p2       |     |        | empty_137       | seteq  | auto     | 0       |
|    empty_138_fu_307_p2       |     |        | empty_138       | or     | auto     | 0       |
|    empty_139_fu_313_p2       |     |        | empty_139       | seteq  | auto     | 0       |
|    empty_140_fu_319_p2       |     |        | empty_140       | seteq  | auto     | 0       |
|    empty_141_fu_325_p2       |     |        | empty_141       | or     | auto     | 0       |
|    empty_142_fu_372_p2       |     |        | empty_142       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_143_fu_430_p2       |     |        | empty_143       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U106  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U105  | 3   |        | mul_ln525_12    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_23_fu_543_p2    |     |        | add_ln525_23    | add    | fabric   | 0       |
|    out_23_fu_581_p2          |     |        | out_23          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_12_fu_604_p2     |     |        | or_ln525_12     | or     | auto     | 0       |
|    xor_ln525_23_fu_610_p2    |     |        | xor_ln525_23    | xor    | auto     | 0       |
|    xor_ln525_24_fu_615_p2    |     |        | xor_ln525_24    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_24_fu_633_p3          |     |        | out_24          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_23_fu_735_p2   |     |        | icmp_ln526_23   | seteq  | auto     | 0       |
|    icmp_ln526_24_fu_741_p2   |     |        | icmp_ln526_24   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_45_fu_755_p2    |     |        | xor_ln526_45    | xor    | auto     | 0       |
|    and_ln526_56_fu_761_p2    |     |        | and_ln526_56    | and    | auto     | 0       |
|    select_ln526_34_fu_767_p3 |     |        | select_ln526_34 | select | auto_sel | 0       |
|    and_ln526_57_fu_775_p2    |     |        | and_ln526_57    | and    | auto     | 0       |
|    xor_ln526_46_fu_781_p2    |     |        | xor_ln526_46    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_47_fu_793_p2    |     |        | xor_ln526_47    | xor    | auto     | 0       |
|    and_ln526_58_fu_799_p2    |     |        | and_ln526_58    | and    | auto     | 0       |
|    and_ln526_59_fu_805_p2    |     |        | and_ln526_59    | and    | auto     | 0       |
|    or_ln526_13_fu_811_p2     |     |        | or_ln526_13     | or     | auto     | 0       |
|    xor_ln526_48_fu_817_p2    |     |        | xor_ln526_48    | xor    | auto     | 0       |
|    and_ln526_60_fu_823_p2    |     |        | and_ln526_60    | and    | auto     | 0       |
|    select_ln526_35_fu_829_p3 |     |        | select_ln526_35 | select | auto_sel | 0       |
|    or_ln526_12_fu_837_p2     |     |        | or_ln526_12     | or     | auto     | 0       |
|    select_ln526_36_fu_843_p3 |     |        | select_ln526_36 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_26          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_130_fu_301_p2       |     |        | empty_130       | seteq  | auto     | 0       |
|    empty_131_fu_307_p2       |     |        | empty_131       | or     | auto     | 0       |
|    empty_132_fu_313_p2       |     |        | empty_132       | seteq  | auto     | 0       |
|    empty_133_fu_319_p2       |     |        | empty_133       | seteq  | auto     | 0       |
|    empty_134_fu_325_p2       |     |        | empty_134       | or     | auto     | 0       |
|    empty_135_fu_372_p2       |     |        | empty_135       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_136_fu_430_p2       |     |        | empty_136       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U110  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U109  | 3   |        | mul_ln525_11    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_21_fu_543_p2    |     |        | add_ln525_21    | add    | fabric   | 0       |
|    out_21_fu_581_p2          |     |        | out_21          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_11_fu_604_p2     |     |        | or_ln525_11     | or     | auto     | 0       |
|    xor_ln525_21_fu_610_p2    |     |        | xor_ln525_21    | xor    | auto     | 0       |
|    xor_ln525_22_fu_615_p2    |     |        | xor_ln525_22    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_22_fu_633_p3          |     |        | out_22          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_21_fu_735_p2   |     |        | icmp_ln526_21   | seteq  | auto     | 0       |
|    icmp_ln526_22_fu_741_p2   |     |        | icmp_ln526_22   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_41_fu_755_p2    |     |        | xor_ln526_41    | xor    | auto     | 0       |
|    and_ln526_51_fu_761_p2    |     |        | and_ln526_51    | and    | auto     | 0       |
|    select_ln526_31_fu_767_p3 |     |        | select_ln526_31 | select | auto_sel | 0       |
|    and_ln526_52_fu_775_p2    |     |        | and_ln526_52    | and    | auto     | 0       |
|    xor_ln526_42_fu_781_p2    |     |        | xor_ln526_42    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_43_fu_793_p2    |     |        | xor_ln526_43    | xor    | auto     | 0       |
|    and_ln526_53_fu_799_p2    |     |        | and_ln526_53    | and    | auto     | 0       |
|    and_ln526_54_fu_805_p2    |     |        | and_ln526_54    | and    | auto     | 0       |
|    or_ln526_12_fu_811_p2     |     |        | or_ln526_12     | or     | auto     | 0       |
|    xor_ln526_44_fu_817_p2    |     |        | xor_ln526_44    | xor    | auto     | 0       |
|    and_ln526_55_fu_823_p2    |     |        | and_ln526_55    | and    | auto     | 0       |
|    select_ln526_32_fu_829_p3 |     |        | select_ln526_32 | select | auto_sel | 0       |
|    or_ln526_11_fu_837_p2     |     |        | or_ln526_11     | or     | auto     | 0       |
|    select_ln526_33_fu_843_p3 |     |        | select_ln526_33 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_27          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_123_fu_301_p2       |     |        | empty_123       | seteq  | auto     | 0       |
|    empty_124_fu_307_p2       |     |        | empty_124       | or     | auto     | 0       |
|    empty_125_fu_313_p2       |     |        | empty_125       | seteq  | auto     | 0       |
|    empty_126_fu_319_p2       |     |        | empty_126       | seteq  | auto     | 0       |
|    empty_127_fu_325_p2       |     |        | empty_127       | or     | auto     | 0       |
|    empty_128_fu_372_p2       |     |        | empty_128       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_129_fu_430_p2       |     |        | empty_129       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U114  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U113  | 3   |        | mul_ln525_10    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_19_fu_543_p2    |     |        | add_ln525_19    | add    | fabric   | 0       |
|    out_19_fu_581_p2          |     |        | out_19          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_10_fu_604_p2     |     |        | or_ln525_10     | or     | auto     | 0       |
|    xor_ln525_19_fu_610_p2    |     |        | xor_ln525_19    | xor    | auto     | 0       |
|    xor_ln525_20_fu_615_p2    |     |        | xor_ln525_20    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_20_fu_633_p3          |     |        | out_20          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_19_fu_735_p2   |     |        | icmp_ln526_19   | seteq  | auto     | 0       |
|    icmp_ln526_20_fu_741_p2   |     |        | icmp_ln526_20   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_37_fu_755_p2    |     |        | xor_ln526_37    | xor    | auto     | 0       |
|    and_ln526_46_fu_761_p2    |     |        | and_ln526_46    | and    | auto     | 0       |
|    select_ln526_28_fu_767_p3 |     |        | select_ln526_28 | select | auto_sel | 0       |
|    and_ln526_47_fu_775_p2    |     |        | and_ln526_47    | and    | auto     | 0       |
|    xor_ln526_38_fu_781_p2    |     |        | xor_ln526_38    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_39_fu_793_p2    |     |        | xor_ln526_39    | xor    | auto     | 0       |
|    and_ln526_48_fu_799_p2    |     |        | and_ln526_48    | and    | auto     | 0       |
|    and_ln526_49_fu_805_p2    |     |        | and_ln526_49    | and    | auto     | 0       |
|    or_ln526_11_fu_811_p2     |     |        | or_ln526_11     | or     | auto     | 0       |
|    xor_ln526_40_fu_817_p2    |     |        | xor_ln526_40    | xor    | auto     | 0       |
|    and_ln526_50_fu_823_p2    |     |        | and_ln526_50    | and    | auto     | 0       |
|    select_ln526_29_fu_829_p3 |     |        | select_ln526_29 | select | auto_sel | 0       |
|    or_ln526_10_fu_837_p2     |     |        | or_ln526_10     | or     | auto     | 0       |
|    select_ln526_30_fu_843_p3 |     |        | select_ln526_30 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_28          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_116_fu_301_p2       |     |        | empty_116       | seteq  | auto     | 0       |
|    empty_117_fu_307_p2       |     |        | empty_117       | or     | auto     | 0       |
|    empty_118_fu_313_p2       |     |        | empty_118       | seteq  | auto     | 0       |
|    empty_119_fu_319_p2       |     |        | empty_119       | seteq  | auto     | 0       |
|    empty_120_fu_325_p2       |     |        | empty_120       | or     | auto     | 0       |
|    empty_121_fu_372_p2       |     |        | empty_121       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_122_fu_430_p2       |     |        | empty_122       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U118  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U117  | 3   |        | mul_ln525_9     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_17_fu_543_p2    |     |        | add_ln525_17    | add    | fabric   | 0       |
|    out_17_fu_581_p2          |     |        | out_17          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_9_fu_604_p2      |     |        | or_ln525_9      | or     | auto     | 0       |
|    xor_ln525_17_fu_610_p2    |     |        | xor_ln525_17    | xor    | auto     | 0       |
|    xor_ln525_18_fu_615_p2    |     |        | xor_ln525_18    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_18_fu_633_p3          |     |        | out_18          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_17_fu_735_p2   |     |        | icmp_ln526_17   | seteq  | auto     | 0       |
|    icmp_ln526_18_fu_741_p2   |     |        | icmp_ln526_18   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_33_fu_755_p2    |     |        | xor_ln526_33    | xor    | auto     | 0       |
|    and_ln526_41_fu_761_p2    |     |        | and_ln526_41    | and    | auto     | 0       |
|    select_ln526_25_fu_767_p3 |     |        | select_ln526_25 | select | auto_sel | 0       |
|    and_ln526_42_fu_775_p2    |     |        | and_ln526_42    | and    | auto     | 0       |
|    xor_ln526_34_fu_781_p2    |     |        | xor_ln526_34    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_35_fu_793_p2    |     |        | xor_ln526_35    | xor    | auto     | 0       |
|    and_ln526_43_fu_799_p2    |     |        | and_ln526_43    | and    | auto     | 0       |
|    and_ln526_44_fu_805_p2    |     |        | and_ln526_44    | and    | auto     | 0       |
|    or_ln526_10_fu_811_p2     |     |        | or_ln526_10     | or     | auto     | 0       |
|    xor_ln526_36_fu_817_p2    |     |        | xor_ln526_36    | xor    | auto     | 0       |
|    and_ln526_45_fu_823_p2    |     |        | and_ln526_45    | and    | auto     | 0       |
|    select_ln526_26_fu_829_p3 |     |        | select_ln526_26 | select | auto_sel | 0       |
|    or_ln526_9_fu_837_p2      |     |        | or_ln526_9      | or     | auto     | 0       |
|    select_ln526_27_fu_843_p3 |     |        | select_ln526_27 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage_29          | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_109_fu_301_p2       |     |        | empty_109       | seteq  | auto     | 0       |
|    empty_110_fu_307_p2       |     |        | empty_110       | or     | auto     | 0       |
|    empty_111_fu_313_p2       |     |        | empty_111       | seteq  | auto     | 0       |
|    empty_112_fu_319_p2       |     |        | empty_112       | seteq  | auto     | 0       |
|    empty_113_fu_325_p2       |     |        | empty_113       | or     | auto     | 0       |
|    empty_114_fu_372_p2       |     |        | empty_114       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_115_fu_430_p2       |     |        | empty_115       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U122  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U121  | 3   |        | mul_ln525_8     | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_15_fu_543_p2    |     |        | add_ln525_15    | add    | fabric   | 0       |
|    out_15_fu_581_p2          |     |        | out_15          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_8_fu_604_p2      |     |        | or_ln525_8      | or     | auto     | 0       |
|    xor_ln525_15_fu_610_p2    |     |        | xor_ln525_15    | xor    | auto     | 0       |
|    xor_ln525_16_fu_615_p2    |     |        | xor_ln525_16    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_16_fu_633_p3          |     |        | out_16          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_15_fu_735_p2   |     |        | icmp_ln526_15   | seteq  | auto     | 0       |
|    icmp_ln526_16_fu_741_p2   |     |        | icmp_ln526_16   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_29_fu_755_p2    |     |        | xor_ln526_29    | xor    | auto     | 0       |
|    and_ln526_36_fu_761_p2    |     |        | and_ln526_36    | and    | auto     | 0       |
|    select_ln526_22_fu_767_p3 |     |        | select_ln526_22 | select | auto_sel | 0       |
|    and_ln526_37_fu_775_p2    |     |        | and_ln526_37    | and    | auto     | 0       |
|    xor_ln526_30_fu_781_p2    |     |        | xor_ln526_30    | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_31_fu_793_p2    |     |        | xor_ln526_31    | xor    | auto     | 0       |
|    and_ln526_38_fu_799_p2    |     |        | and_ln526_38    | and    | auto     | 0       |
|    and_ln526_39_fu_805_p2    |     |        | and_ln526_39    | and    | auto     | 0       |
|    or_ln526_9_fu_811_p2      |     |        | or_ln526_9      | or     | auto     | 0       |
|    xor_ln526_32_fu_817_p2    |     |        | xor_ln526_32    | xor    | auto     | 0       |
|    and_ln526_40_fu_823_p2    |     |        | and_ln526_40    | and    | auto     | 0       |
|    select_ln526_23_fu_829_p3 |     |        | select_ln526_23 | select | auto_sel | 0       |
|    or_ln526_8_fu_837_p2      |     |        | or_ln526_8      | or     | auto     | 0       |
|    select_ln526_24_fu_843_p3 |     |        | select_ln526_24 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + stencil_stage             | 6   |        |                 |        |          |         |
|    k_fu_263_p2               |     |        | k               | add    | fabric   | 0       |
|    icmp_ln577_fu_269_p2      |     |        | icmp_ln577      | setgt  | auto     | 0       |
|    out_idx_fu_275_p2         |     |        | out_idx         | add    | fabric   | 0       |
|    empty_fu_295_p2           |     |        | empty           | seteq  | auto     | 0       |
|    empty_263_fu_301_p2       |     |        | empty_263       | seteq  | auto     | 0       |
|    empty_264_fu_307_p2       |     |        | empty_264       | or     | auto     | 0       |
|    empty_265_fu_313_p2       |     |        | empty_265       | seteq  | auto     | 0       |
|    empty_266_fu_319_p2       |     |        | empty_266       | seteq  | auto     | 0       |
|    empty_267_fu_325_p2       |     |        | empty_267       | or     | auto     | 0       |
|    empty_268_fu_372_p2       |     |        | empty_268       | add    | fabric   | 0       |
|    add_ln523_fu_382_p2       |     |        | add_ln523       | add    | fabric   | 0       |
|    sum_axis_fu_412_p2        |     |        | sum_axis        | add    | fabric   | 0       |
|    empty_269_fu_430_p2       |     |        | empty_269       | add    | fabric   | 0       |
|    add_ln524_fu_440_p2       |     |        | add_ln524       | add    | fabric   | 0       |
|    sum_diag_fu_470_p2        |     |        | sum_diag        | add    | fabric   | 0       |
|    mul_39s_26ns_65_1_1_U126  | 3   |        | mul_ln525       | mul    | auto     | 0       |
|    mul_39s_24ns_63_1_1_U125  | 3   |        | mul_ln525_30    | mul    | auto     | 0       |
|    add_ln525_fu_533_p2       |     |        | add_ln525       | add    | fabric   | 0       |
|    add_ln525_59_fu_543_p2    |     |        | add_ln525_59    | add    | fabric   | 0       |
|    out_59_fu_581_p2          |     |        | out_59          | add    | fabric   | 0       |
|    xor_ln525_fu_599_p2       |     |        | xor_ln525       | xor    | auto     | 0       |
|    or_ln525_30_fu_604_p2     |     |        | or_ln525_30     | or     | auto     | 0       |
|    xor_ln525_59_fu_610_p2    |     |        | xor_ln525_59    | xor    | auto     | 0       |
|    xor_ln525_60_fu_615_p2    |     |        | xor_ln525_60    | xor    | auto     | 0       |
|    or_ln525_fu_621_p2        |     |        | or_ln525        | or     | auto     | 0       |
|    and_ln525_fu_627_p2       |     |        | and_ln525       | and    | auto     | 0       |
|    out_60_fu_633_p3          |     |        | out_60          | select | auto_sel | 0       |
|    add_ln526_fu_679_p2       |     |        | add_ln526       | add    | fabric   | 0       |
|    xor_ln526_fu_693_p2       |     |        | xor_ln526       | xor    | auto     | 0       |
|    and_ln526_fu_699_p2       |     |        | and_ln526       | and    | auto     | 0       |
|    icmp_ln526_fu_721_p2      |     |        | icmp_ln526      | seteq  | auto     | 0       |
|    icmp_ln526_59_fu_735_p2   |     |        | icmp_ln526_59   | seteq  | auto     | 0       |
|    icmp_ln526_60_fu_741_p2   |     |        | icmp_ln526_60   | seteq  | auto     | 0       |
|    select_ln526_fu_747_p3    |     |        | select_ln526    | select | auto_sel | 0       |
|    xor_ln526_117_fu_755_p2   |     |        | xor_ln526_117   | xor    | auto     | 0       |
|    and_ln526_146_fu_761_p2   |     |        | and_ln526_146   | and    | auto     | 0       |
|    select_ln526_88_fu_767_p3 |     |        | select_ln526_88 | select | auto_sel | 0       |
|    and_ln526_147_fu_775_p2   |     |        | and_ln526_147   | and    | auto     | 0       |
|    xor_ln526_118_fu_781_p2   |     |        | xor_ln526_118   | xor    | auto     | 0       |
|    or_ln526_fu_787_p2        |     |        | or_ln526        | or     | auto     | 0       |
|    xor_ln526_119_fu_793_p2   |     |        | xor_ln526_119   | xor    | auto     | 0       |
|    and_ln526_148_fu_799_p2   |     |        | and_ln526_148   | and    | auto     | 0       |
|    and_ln526_149_fu_805_p2   |     |        | and_ln526_149   | and    | auto     | 0       |
|    or_ln526_31_fu_811_p2     |     |        | or_ln526_31     | or     | auto     | 0       |
|    xor_ln526_120_fu_817_p2   |     |        | xor_ln526_120   | xor    | auto     | 0       |
|    and_ln526_150_fu_823_p2   |     |        | and_ln526_150   | and    | auto     | 0       |
|    select_ln526_89_fu_829_p3 |     |        | select_ln526_89 | select | auto_sel | 0       |
|    or_ln526_30_fu_837_p2     |     |        | or_ln526_30     | or     | auto     | 0       |
|    select_ln526_90_fu_843_p3 |     |        | select_ln526_90 | select | auto_sel | 0       |
|    icmp_ln548_fu_331_p2      |     |        | icmp_ln548      | seteq  | auto     | 0       |
|  + write_output              | 0   |        |                 |        |          |         |
|    i_fu_130_p2               |     |        | i               | add    | fabric   | 0       |
|    icmp_ln594_fu_136_p2      |     |        | icmp_ln594      | seteq  | auto     | 0       |
+------------------------------+-----+--------+-----------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+---------------------+---------------+-------------+------+------+--------+---------------+--------+---------+------------------+
| Name                | Usage         | Type        | BRAM | URAM | Pragma | Variable      | Impl   | Latency | Bitwidth, Depth, |
|                     |               |             |      |      |        |               |        |         | Banks            |
+---------------------+---------------+-------------+------+------+--------+---------------+--------+---------+------------------+
| + top_kernel        |               |             | 128  | 0    |        |               |        |         |                  |
|   control_s_axi_U   | interface     | s_axilite   |      |      |        |               |        |         |                  |
|   gmem0_m_axi_U     | interface     | m_axi       | 2    |      |        |               |        |         |                  |
|   gmem1_m_axi_U     | interface     | m_axi       |      |      |        |               |        |         |                  |
|   A_out_c_U         | fifo channel  | scalar prop | 4    |      |        | A_out_c       | memory | 0       | 64, 33, 1        |
|   inter_strm_U      | fifo channel  | stream      | 2    |      |        | inter_strm    | memory | 0       | 24, 512, 1       |
|   inter_strm_1_U    | fifo channel  | stream      | 2    |      |        | inter_strm_1  | memory | 0       | 24, 512, 1       |
|   inter_strm_2_U    | fifo channel  | stream      | 2    |      |        | inter_strm_2  | memory | 0       | 24, 512, 1       |
|   inter_strm_3_U    | fifo channel  | stream      | 2    |      |        | inter_strm_3  | memory | 0       | 24, 512, 1       |
|   inter_strm_4_U    | fifo channel  | stream      | 2    |      |        | inter_strm_4  | memory | 0       | 24, 512, 1       |
|   inter_strm_5_U    | fifo channel  | stream      | 2    |      |        | inter_strm_5  | memory | 0       | 24, 512, 1       |
|   inter_strm_6_U    | fifo channel  | stream      | 2    |      |        | inter_strm_6  | memory | 0       | 24, 512, 1       |
|   inter_strm_7_U    | fifo channel  | stream      | 2    |      |        | inter_strm_7  | memory | 0       | 24, 512, 1       |
|   inter_strm_8_U    | fifo channel  | stream      | 2    |      |        | inter_strm_8  | memory | 0       | 24, 512, 1       |
|   inter_strm_9_U    | fifo channel  | stream      | 2    |      |        | inter_strm_9  | memory | 0       | 24, 512, 1       |
|   inter_strm_10_U   | fifo channel  | stream      | 2    |      |        | inter_strm_10 | memory | 0       | 24, 512, 1       |
|   inter_strm_11_U   | fifo channel  | stream      | 2    |      |        | inter_strm_11 | memory | 0       | 24, 512, 1       |
|   inter_strm_12_U   | fifo channel  | stream      | 2    |      |        | inter_strm_12 | memory | 0       | 24, 512, 1       |
|   inter_strm_13_U   | fifo channel  | stream      | 2    |      |        | inter_strm_13 | memory | 0       | 24, 512, 1       |
|   inter_strm_14_U   | fifo channel  | stream      | 2    |      |        | inter_strm_14 | memory | 0       | 24, 512, 1       |
|   inter_strm_15_U   | fifo channel  | stream      | 2    |      |        | inter_strm_15 | memory | 0       | 24, 512, 1       |
|   inter_strm_16_U   | fifo channel  | stream      | 2    |      |        | inter_strm_16 | memory | 0       | 24, 512, 1       |
|   inter_strm_17_U   | fifo channel  | stream      | 2    |      |        | inter_strm_17 | memory | 0       | 24, 512, 1       |
|   inter_strm_18_U   | fifo channel  | stream      | 2    |      |        | inter_strm_18 | memory | 0       | 24, 512, 1       |
|   inter_strm_19_U   | fifo channel  | stream      | 2    |      |        | inter_strm_19 | memory | 0       | 24, 512, 1       |
|   inter_strm_20_U   | fifo channel  | stream      | 2    |      |        | inter_strm_20 | memory | 0       | 24, 512, 1       |
|   inter_strm_21_U   | fifo channel  | stream      | 2    |      |        | inter_strm_21 | memory | 0       | 24, 512, 1       |
|   inter_strm_22_U   | fifo channel  | stream      | 2    |      |        | inter_strm_22 | memory | 0       | 24, 512, 1       |
|   inter_strm_23_U   | fifo channel  | stream      | 2    |      |        | inter_strm_23 | memory | 0       | 24, 512, 1       |
|   inter_strm_24_U   | fifo channel  | stream      | 2    |      |        | inter_strm_24 | memory | 0       | 24, 512, 1       |
|   inter_strm_25_U   | fifo channel  | stream      | 2    |      |        | inter_strm_25 | memory | 0       | 24, 512, 1       |
|   inter_strm_26_U   | fifo channel  | stream      | 2    |      |        | inter_strm_26 | memory | 0       | 24, 512, 1       |
|   inter_strm_27_U   | fifo channel  | stream      | 2    |      |        | inter_strm_27 | memory | 0       | 24, 512, 1       |
|   inter_strm_28_U   | fifo channel  | stream      | 2    |      |        | inter_strm_28 | memory | 0       | 24, 512, 1       |
|   inter_strm_29_U   | fifo channel  | stream      | 2    |      |        | inter_strm_29 | memory | 0       | 24, 512, 1       |
|   inter_strm_30_U   | fifo channel  | stream      | 2    |      |        | inter_strm_30 | memory | 0       | 24, 512, 1       |
|  + stencil_stage_1  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_2  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_3  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_4  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_5  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_6  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_7  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_8  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_9  |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_10 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_11 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_12 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_13 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_14 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_15 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_16 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_17 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_18 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_19 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_20 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_21 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_22 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_23 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_24 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_25 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_26 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_27 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_28 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage_29 |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
|  + stencil_stage    |               |             | 2    | 0    |        |               |        |         |                  |
|    line_buf_U       | ram_s2p array |             | 1    |      |        | line_buf      | auto   | 1       | 24, 256, 1       |
|    line_buf_1_U     | ram_s2p array |             | 1    |      |        | line_buf_1    | auto   | 1       | 24, 256, 1       |
+---------------------+---------------+-------------+------+------+--------+---------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                  | Messages                                                                                                                                                                           |
+----------+---------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | top.cpp:610 in top_kernel | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+--------------------------------------------+----------------------------------------+
| Type            | Options                                    | Location                               |
+-----------------+--------------------------------------------+----------------------------------------+
| PIPELINE        | ii=1                                       | top.cpp:532 in read_input              |
| ARRAY_PARTITION | variable=line_buf dim=1 complete           | top.cpp:541 in stencil_stage, line_buf |
| ARRAY_PARTITION | variable=window complete                   | top.cpp:543 in stencil_stage, window   |
| PIPELINE        | ii=1                                       | top.cpp:549 in stencil_stage           |
| PIPELINE        | ii=1                                       | top.cpp:595 in write_output            |
| INTERFACE       | m_axi port=A_in offset=slave bundle=gmem0  | top.cpp:602 in top_kernel, A_in        |
| INTERFACE       | m_axi port=A_out offset=slave bundle=gmem1 | top.cpp:603 in top_kernel, A_out       |
| INTERFACE       | s_axilite port=return                      | top.cpp:604 in top_kernel, return      |
| STREAM          | variable=inter_strm depth=512              | top.cpp:608 in top_kernel, inter_strm  |
| UNROLL          |                                            | top.cpp:614 in top_kernel              |
+-----------------+--------------------------------------------+----------------------------------------+


