############################################################################################# 
# SPDX-License-Identifier: GPL-2.0 
# Nuvoton IGPS: Image Generation And Programming Scripts For Arbel BMC 
# Copyright (C) 2024 Nuvoton Technologies All Rights Reserved 
# 
# External Register Table. 
# 
# Format: 
#       Register; Module index; Register index; field; value_to_write; reset; delay_exp_us 
# 
# Table will be executed by TIP FW L1 before bl31 execution
# Regs and fields must match 'versions\npcm8xx.chip' registers file of NPCM8XX (same as DS). 
# 
# Reset match INTCR2 upper 9 bits. For PORST only execution write 0x100. For any reset 0x1FF. 
# bit 8: PORST 
# bit 7: CORST 
# bit 6: WD0 
# bit 5: SW1 
# bit 4: SW2 
# bit 3: SW3 
# bit 2: TIPRST 
# bit 1: WD1 
# bit 0: WD2 
# 
# Examples: WD resets only: 0x43, SW resets only: 0x38, PORST only 0x100, CORST only: 0x80
# 
# delay[us] =>  (2 ^ delay - 1). 
# All numbers are in hex format only except delay. 
############################################################################################# 
# Register  , Module index, Register index, field   , value_to_write, reset, delay_exp_us
RLOCKR1     ,0            ,0              ,PLL0LK   ,1              ,0x1FF ,0
RLOCKR1     ,0            ,0              ,PLL1LK   ,1              ,0x1FF ,0
RLOCKR1     ,0            ,0              ,PLL2LK   ,1              ,0x1FF ,0
WD0RCRLK    ,0            ,0              ,MCLK     ,1              ,0x100 ,0
WD1RCRLK    ,0            ,0              ,MCLK     ,1              ,0x100 ,0
WD2RCRLK    ,0            ,0              ,MCLK     ,1              ,0x100 ,0
SWRSTC1LK   ,0            ,0              ,MCLK     ,1              ,0x100 ,0
SWRSTC2LK   ,0            ,0              ,MCLK     ,1              ,0x100 ,0
SWRSTC3LK   ,0            ,0              ,MCLK     ,1              ,0x100 ,0
TIPRSTCLK   ,0            ,0              ,MCLK     ,1              ,0x100 ,0
CORSTCLK    ,0            ,0              ,MCLK     ,1              ,0x100 ,0
TIPRSTCLK   ,0            ,0              ,MCLK     ,1              ,0x100 ,0
IPSRSTDIS1  ,0            ,0              ,MCLK     ,1              ,0x100 ,0
FLOCKR1     ,0            ,0              ,LKGPO2SLK,1              ,0x1FF ,0
FLOCKR2    ,0            ,0              ,CRHEN    ,1              ,0x100 ,0
FLOCKR2    ,0            ,0              ,CRHENLK  ,1              ,0x1FF ,0
FLOCKR2     ,0            ,0              ,S0CSELK  ,1              ,0x1FF ,0
FLOCKR2     ,0            ,0              ,S3CSELK  ,1              ,0x1FF ,0
FLOCKR2     ,0            ,0              ,S1CSELK  ,1              ,0x1FF ,0
RLOCKR1     ,0            ,0              ,0        ,0x0008C204     ,0x1FF ,0
