<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>Holoseat - /trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr/iox16c4.h - Open Design Engine</title>
<meta name="description" content="Redmine" />
<meta name="keywords" content="issue,bug,tracker" />
<meta name="csrf-param" content="authenticity_token"/>
<meta name="csrf-token" content="dzzFcpth1f8cPbivO+rke8vKdtnvojeLZL6CNQegpc0="/>
<link rel='shortcut icon' href='../../../../../../../../../../../../../../../favicon.ico%3F1359925685' />
<link href="../../../../../../../../../../../../../../../stylesheets/application.css%3F1359925542.css" media="all" rel="stylesheet" type="text/css" />

<script src="../../../../../../../../../../../../../../../javascripts/prototype.js%3F1359925542" type="text/javascript"></script>
<script src="../../../../../../../../../../../../../../../javascripts/effects.js%3F1359925542" type="text/javascript"></script>
<script src="../../../../../../../../../../../../../../../javascripts/dragdrop.js%3F1359925542" type="text/javascript"></script>
<script src="../../../../../../../../../../../../../../../javascripts/controls.js%3F1359925542" type="text/javascript"></script>
<script src="../../../../../../../../../../../../../../../javascripts/application.js%3F1359925542" type="text/javascript"></script>
<script type="text/javascript">
//<![CDATA[
Event.observe(window, 'load', function(){ new WarnLeavingUnsaved('The current page contains unsaved text that will be lost if you leave this page.'); });
//]]>
</script>

<!--[if IE 6]>
    <style type="text/css">
      * html body{ width: expression( document.documentElement.clientWidth < 900 ? '900px' : '100%' ); }
      body {behavior: url(/stylesheets/csshover.htc?1359925542);}
    </style>
<![endif]-->
<link href="../../../../../../../../../../../../../../../plugin_assets/redmine_legal/stylesheets/terms-of-service.css%3F1359925705.css" media="screen" rel="stylesheet" type="text/css" /><link href="../../../../../../../../../../../../../../../plugin_assets/redmine_legal/stylesheets/terms-of-service.css%3F1359925705.css" media="screen" rel="stylesheet" type="text/css" /><script src="../../../../../../../../../../../../../../../plugin_assets/redmine_legal/javascripts/jquery-1.4.2.min.js%3F1359925705" type="text/javascript"></script><script src="../../../../../../../../../../../../../../../plugin_assets/redmine_legal/javascripts/terms-of-service.js%3F1359925705" type="text/javascript"></script><script type="text/javascript">
//<![CDATA[
jQuery.noConflict();
//]]>
</script><script type="text/javascript">
//<![CDATA[
var contributors = [{"state":"accepted","name":"Chris McCord"},{"state":"accepted","name":"J. Simmons"},{"state":"accepted","name":"Greg Moran"},{"state":"accepted","name":"Julien Guigner"},{"state":"accepted","name":"Joshua Hohendorf"},{"state":"accepted","name":"Shaun Houlihan"},{"state":"accepted","name":"Cytron Technologies"},{"state":"accepted","name":"Lisa Englert"},{"state":"accepted","name":"Maria Kapaniri"},{"state":"accepted","name":"Craig Kief"},{"state":"accepted","name":"Philippe Chretien"},{"state":"accepted","name":"Jeremy Wright"},{"state":"accepted","name":"Ben Barnett"},{"state":"accepted","name":"Brian Zufelt"},{"state":"accepted","name":"Wilton Burke"},{"state":"accepted","name":"Maurice Perry"},{"state":"accepted","name":"Richard Wardlow"},{"state":"accepted","name":"Trenton Wilson"},{"state":"accepted","name":"Brandin Watson"},{"state":"accepted","name":"Trevor Law"},{"state":"accepted","name":"Dylan Cullertan"},{"state":"accepted","name":"Danny Horner"},{"state":"accepted","name":"Alfred Cochrane"},{"state":"accepted","name":"Ethan Chew"},{"state":"accepted","name":"Balazs Imri"},{"state":"accepted","name":"Gavin Hurlbut"},{"state":"accepted","name":"Andrew Starr"},{"state":"accepted","name":"Kevin Bouwkamp"},{"state":"accepted","name":"David Norris"},{"state":"accepted","name":"Juli Fowler"},{"state":"accepted","name":"Maureen Carruthers"},{"state":"accepted","name":"anju bajpai"},{"state":"accepted","name":"Cesare Montresor"},{"state":"accepted","name":"David Proctor"},{"state":"accepted","name":"Emanuele Lattanzi"},{"state":"accepted","name":"Adric Menning"},{"state":"accepted","name":"Dakota Vincent"},{"state":"accepted","name":"Aaron Harper"},{"state":"accepted","name":"Bryan  Gartner"},{"state":"accepted","name":"Bryan  Gartner"},{"state":"accepted","name":"Muhammad Imran"},{"state":"accepted","name":"fred bread"},{"state":"accepted","name":"Christopher Sigman"},{"state":"accepted","name":"Jack Linke"},{"state":"accepted","name":"Anton Marsden"},{"state":"accepted","name":"Blaze Sanders"},{"state":"accepted","name":"Daniel Connell"},{"state":"accepted","name":"Advabbari Advabbari"},{"state":"accepted","name":"Kasper Menten"},{"state":"accepted","name":"David Novak"},{"state":"accepted","name":"stephanie olivas"},{"state":"accepted","name":"Seth Alcorace"},{"state":"accepted","name":"Amanda Wozniak"},{"state":"accepted","name":"Juan Araya"},{"state":"accepted","name":"Elias Gustavsson"},{"state":"accepted","name":"James Clardy"},{"state":"accepted","name":"Greg Austic"},{"state":"accepted","name":"Robert Zegarac"},{"state":"accepted","name":"Dan Chay"},{"state":"accepted","name":"Reid Wender"},{"state":"accepted","name":"Mark Van Holstyn"},{"state":"accepted","name":"Yal\u00e7\u0131n Bilgin"},{"state":"accepted","name":"poulgegebpalk poulgegebpalk"},{"state":"accepted","name":"Tenzin Beck"},{"state":"accepted","name":"Derek Bever"},{"state":"accepted","name":"Roderick Read"},{"state":"accepted","name":"Carl Atnip"},{"state":"accepted","name":"Tory Decker"},{"state":"accepted","name":"David Syndergaard"},{"state":"accepted","name":"Ryan Pulkrabek"},{"state":"accepted","name":"Damien Hartmann"},{"state":"accepted","name":"Daniel de Kock"},{"state":"accepted","name":"Bryan Christian"},{"state":"accepted","name":"Meg Deppe"},{"state":"accepted","name":"Jonathan Brier"},{"state":"accepted","name":"yvminmzhi0 yvminmzhi0"},{"state":"accepted","name":"pheholeblase pheholeblase"},{"state":"accepted","name":"woconiboido woconiboido"},{"state":"accepted","name":"loeyuoxily loeyuoxily"},{"state":"accepted","name":"Aekjtd Aekjtd"},{"state":"accepted","name":"Aekvzc Aekvzc"},{"state":"accepted","name":"bpankzmxo bpankzmxo"},{"state":"accepted","name":"jjminpzhi1 jjminpzhi1"},{"state":"accepted","name":"Zachary Moser"},{"state":"accepted","name":"Charlie Fisher"},{"state":"accepted","name":"Sergey Nikitaev"},{"state":"accepted","name":"David McCoy"},{"state":"accepted","name":"Scott Janousek"},{"state":"accepted","name":"Ken Rother"},{"state":"accepted","name":"Marianawal Marianawal"},{"state":"accepted","name":"xhy2nflx3b1 xhy2nflx3b1"},{"state":"accepted","name":"Tim DeBenedictis"},{"state":"accepted","name":"Scott Cutler"},{"state":"accepted","name":"Charlie Bellows"},{"state":"accepted","name":"Mario Gomez"},{"state":"accepted","name":"hckydnjv hckydnjv"},{"state":"accepted","name":"joe abraham"},{"state":"accepted","name":"Steve Popenoe"},{"state":"accepted","name":"Mariaanawal Mariaanawal"},{"state":"accepted","name":"tonyokurxd tonyokurxd"},{"state":"accepted","name":"Vittaliywal Vittaliywal"},{"state":"accepted","name":"JC Durbin"},{"state":"accepted","name":"Mark Cote"},{"state":"accepted","name":"Richard Beda "},{"state":"accepted","name":"Glenn Dennis"},{"state":"accepted","name":"Debi-Lee Wilkinson"},{"state":"accepted","name":"Jorge Berrueta"},{"state":"accepted","name":"JC Jones"},{"state":"accepted","name":"VIJAY ADITYA"},{"state":"accepted","name":"GrourceDouche GrourceDouche"},{"state":"accepted","name":"BoloDromsoall BoloDromsoall"},{"state":"accepted","name":"Livaaniliaror Livaaniliaror"},{"state":"accepted","name":"Meredith Danowski"},{"state":"accepted","name":"Innovations Tech"},{"state":"accepted","name":"Oussema Harbi"},{"state":"accepted","name":"eduagrees eduagrees"},{"state":"accepted","name":"Will Nightingale"},{"state":"accepted","name":"Abraham Alonzo Velazquez"},{"state":"accepted","name":"Sean Logan"},{"state":"accepted","name":"Jim Davidson"},{"state":"accepted","name":"Nino Baraka"},{"state":"accepted","name":"Venko Curlin"},{"state":"accepted","name":"Theoryexerm Theoryexerm"},{"state":"accepted","name":"Dan TerAvest"},{"state":"accepted","name":"MarvinBob MarvinBob"},{"state":"accepted","name":"Charlie Tennessen"},{"state":"accepted","name":"FbRPTmajuX FbRPTmajuX"},{"state":"accepted","name":"Aciluence Aciluence"},{"state":"accepted","name":"Wragmaraino Wragmaraino"},{"state":"accepted","name":"hannah perner-wilson"},{"state":"accepted","name":"Matt Maier"},{"state":"accepted","name":"Eoin Ross"},{"state":"accepted","name":"Lance Gundersen"},{"state":"accepted","name":"Crystal Kolba"},{"state":"accepted","name":"DonaldDet DonaldDet"},{"state":"accepted","name":"Kevin Burgess"},{"state":"accepted","name":"JosephEt JosephEt"},{"state":"accepted","name":"Siddardha Garimella"},{"state":"accepted","name":"Bob Orchard"},{"state":"accepted","name":"Alex Van Atta"},{"state":"accepted","name":"Samer Najia"},{"state":"accepted","name":"Edwin Brown"},{"state":"accepted","name":"BRIAN BURKE JR"},{"state":"accepted","name":"sqeztx7n sqeztx7n"},{"state":"accepted","name":"Andruhashen Andruhashen"},{"state":"accepted","name":"Camdon Cady"},{"state":"accepted","name":"Parthenia Howse"},{"state":"accepted","name":"Magnus Madsen"},{"state":"accepted","name":"Jason Sanchez"},{"state":"accepted","name":"Samuelpa Samuelpa"},{"state":"accepted","name":"Steca Behrends"},{"state":"accepted","name":"Earl Wise"},{"state":"accepted","name":"TommyMl TommyMl"},{"state":"accepted","name":"IzolaMl IzolaMl"},{"state":"accepted","name":"Carlasoi Carlasoi"},{"state":"accepted","name":"Wouter Tebbens"},{"state":"accepted","name":"jinlong dang"},{"state":"accepted","name":"Arleen Sigmon"},{"state":"accepted","name":"ozan sere"},{"state":"accepted","name":"Parikshit Jadhav"},{"state":"accepted","name":"Thomas Bogue"},{"state":"accepted","name":"Barrett Hafner"},{"state":"accepted","name":"UMANG MURAWA"},{"state":"accepted","name":"B4j4 B4j4"},{"state":"accepted","name":"Bert ashton"},{"state":"accepted","name":"HardeyMi HardeyMi"},{"state":"accepted","name":"Marcunki Marcunki"},{"state":"accepted","name":"SnevenFugs SnevenFugs"},{"state":"accepted","name":"MonrisMi MonrisMi"},{"state":"accepted","name":"nbarrentic ken"},{"state":"accepted","name":"ortpaytonst ken"},{"state":"accepted","name":"Roneliosah Roneliosah"},{"state":"accepted","name":"umaheusi Holland"},{"state":"accepted","name":"Frank Shieh"},{"state":"accepted","name":"Nida Bullock"},{"state":"accepted","name":"CNSalibaWal CNSalibaWal"},{"state":"accepted","name":"mithamj Holland"},{"state":"accepted","name":"ywearymy ken"},{"state":"accepted","name":"yuphyd OLIVIER"},{"state":"accepted","name":"rkendorfb vigorda"},{"state":"accepted","name":"Alan Grimes"},{"state":"accepted","name":"siss Holland"},{"state":"accepted","name":"Ilana Prevost"},{"state":"accepted","name":"Katherine Maul"},{"state":"accepted","name":"Andres Roldan"},{"state":"accepted","name":"Blaine Thurlow"},{"state":"accepted","name":"mlsturmane OLIVIER"},{"state":"accepted","name":"rfambroughwi OLIVIER"},{"state":"accepted","name":"Angio1Beks Angio1Beks"},{"state":"accepted","name":"KinzoroW KinzoroW"},{"state":"accepted","name":"Coen van Wyk"},{"state":"accepted","name":"Aurora Hollis"},{"state":"accepted","name":"Rafaela Wilber"},{"state":"accepted","name":"Mattie Tarenorerer"},{"state":"accepted","name":"RoNema RoNema"},{"state":"accepted","name":"jibjabst jibjabst"},{"state":"accepted","name":"Manuela Welsh"},{"state":"accepted","name":"Julia Bobb"},{"state":"accepted","name":"Krystle Nellis"},{"state":"accepted","name":"Roman Duncan"},{"state":"accepted","name":"NikRex NikRex"},{"state":"accepted","name":"Felipe Medland"},{"state":"accepted","name":"Patrick Driskell"},{"state":"accepted","name":"Emil Leban"},{"state":"accepted","name":"Jim adams"},{"state":"accepted","name":"Benjamin Brink"},{"state":"accepted","name":"Michaelmirm Michaelmirm"},{"state":"accepted","name":"I M"},{"state":"accepted","name":"Rodger Johnston"},{"state":"accepted","name":"Catboymenbuh Catboymenbuh"},{"state":"accepted","name":"Natashamt Natashamt"},{"state":"accepted","name":"Martin Beekhuis"},{"state":"accepted","name":"Kyle Balling"},{"state":"accepted","name":"MilaRUSBix MilaRUSBix"},{"state":"accepted","name":"AlinarinZen AlinarinZen"},{"state":"accepted","name":"Katelyn Abby"},{"state":"accepted","name":"modsbyswsruer modsbyswsruer"},{"state":"accepted","name":"goha2001 goha2001"},{"state":"accepted","name":"Akvelnib Akvelnib"},{"state":"accepted","name":"carl vilbrandt"},{"state":"accepted","name":"Kenethpa Kenethpa"},{"state":"accepted","name":"ayman hajmousa"},{"state":"accepted","name":"Ingrid Velasquez"},{"state":"accepted","name":"Josh Sharpe"},{"state":"accepted","name":"Ray McCauley"},{"state":"accepted","name":"Brian James"},{"state":"accepted","name":"MariSmirmen MariSmirmen"},{"state":"accepted","name":"johan sebastian gil garz\u00f3n"},{"state":"accepted","name":"Ryan McKnight"},{"state":"accepted","name":"mamacaSr mamacaSr"},{"state":"accepted","name":"Will Stone"},{"state":"accepted","name":"Blaze Sanders"},{"state":"accepted","name":"Reed Lai"},{"state":"accepted","name":"Blibertsn Blibertsn"},{"state":"accepted","name":"giddambyMal giddambyMal"},{"state":"accepted","name":"FloydKeype FloydKeype"},{"state":"accepted","name":"Ronaldjal Ronaldjal"},{"state":"accepted","name":"regiacau regiacau"},{"state":"accepted","name":"laytlasTaws laytlasTaws"},{"state":"accepted","name":"John Doe"},{"state":"accepted","name":"Amber DeWitt"},{"state":"accepted","name":"GsaRankerNunty GsaRankerNunty"},{"state":"accepted","name":"Zacherywiz Zacherywiz"},{"state":"accepted","name":"ErnestLorry ErnestLorry"},{"state":"accepted","name":"GeorgySO GeorgySO"},{"state":"accepted","name":"VictorWABAK VictorWABAK"},{"state":"accepted","name":"Brent Shambaugh"},{"state":"accepted","name":"Envineeunucky Envineeunucky"},{"state":"accepted","name":"Bettyrix Bettyrix"},{"state":"accepted","name":"Robertneinc Robertneinc"},{"state":"accepted","name":"KragosOpict KragosOpict"},{"state":"accepted","name":"FloydCex FloydCex"},{"state":"accepted","name":"RuslDwesS RuslDwesS"},{"state":"accepted","name":"Robbligue Robbligue"},{"state":"accepted","name":"AlbertSom AlbertSom"},{"state":"accepted","name":"Austin Dial"},{"state":"accepted","name":"Cidessenak Cidessenak"},{"state":"accepted","name":"upiduhut upiduhut"},{"state":"accepted","name":"upvalarq upvalarq"},{"state":"accepted","name":"Lanashort Lanashort"},{"state":"accepted","name":"cippogyanfxis cippogyanfxis"},{"state":"accepted","name":"exawfikuna exawfikuna"},{"state":"accepted","name":"ijoxaibd ijoxaibd"},{"state":"accepted","name":"qucamoanus qucamoanus"},{"state":"accepted","name":"izotaqi izotaqi"},{"state":"accepted","name":"epodoem epodoem"},{"state":"accepted","name":"ifoxamojo ifoxamojo"},{"state":"accepted","name":"oqudeyefalou oqudeyefalou"},{"state":"accepted","name":"BrosNews BrosNews"},{"state":"accepted","name":"Serviceatk Serviceatk"},{"state":"accepted","name":"BrianAvark BrianAvark"},{"state":"accepted","name":"WinstonLar WinstonLar"},{"state":"accepted","name":"autohitcci autohitcci"},{"state":"accepted","name":"abookzzMr abookzzMr"},{"state":"accepted","name":"steklodelgei steklodelgei"},{"state":"accepted","name":"Aknabesr Aknabesr"},{"state":"accepted","name":"agrohimgfz agrohimgfz"},{"state":"accepted","name":"delmetchf delmetchf"},{"state":"accepted","name":"Randycough Randycough"},{"state":"accepted","name":"onlinerabota onlinerabota"},{"state":"accepted","name":"Ovseenkomn Ovseenkomn"},{"state":"accepted","name":"prodvijenieVK prodvijenieVK"},{"state":"accepted","name":"silkermdd silkermdd"},{"state":"accepted","name":"rabotaonline rabotaonline"},{"state":"accepted","name":"Davidmib Davidmib"},{"state":"accepted","name":"kapriolgxe kapriolgxe"},{"state":"accepted","name":"Asonnpex Asonnpex"},{"state":"accepted","name":"ThomasAgoda ThomasAgoda"},{"state":"accepted","name":"rentdresnci rentdresnci"},{"state":"accepted","name":"Zapendurce Zapendurce"},{"state":"accepted","name":"inetryconydot inetryconydot"},{"state":"accepted","name":"JasonGah JasonGah"},{"state":"accepted","name":"Patriotsyj Patriotsyj"},{"state":"accepted","name":"KostyaSew KostyaSew"},{"state":"accepted","name":"Maraendurce Maraendurce"},{"state":"accepted","name":"ronnykingK ronnykingK"},{"state":"accepted","name":"Crorromi Crorromi"},{"state":"accepted","name":"Prokofev2fum Prokofev2fum"},{"state":"accepted","name":"JamesSuics JamesSuics"},{"state":"accepted","name":"Jeremycof Jeremycof"},{"state":"accepted","name":"Matt Foster"},{"state":"accepted","name":"Katherine Hogue"},{"state":"accepted","name":"Dannybib Dannybib"},{"state":"accepted","name":"manju reddy"},{"state":"accepted","name":"bhagees reddy"},{"state":"accepted","name":"Desabap Desabap"},{"state":"accepted","name":"Skylar Hoffert"},{"state":"accepted","name":"Kyongbox Kyongbox"},{"state":"accepted","name":"StevenJOURO StevenJOURO"},{"state":"accepted","name":"GeraldOnevy GeraldOnevy"},{"state":"accepted","name":"SwimmerSew SwimmerSew"},{"state":"accepted","name":"Joshuaskedy Joshuaskedy"},{"state":"accepted","name":"JamesthymN JamesthymN"},{"state":"accepted","name":"BrianPaulk BrianPaulk"},{"state":"accepted","name":"Stephendub Stephendub"},{"state":"accepted","name":"CharlesErofe CharlesErofe"},{"state":"accepted","name":"Miltonned Miltonned"},{"state":"accepted","name":"Curtisviolf Curtisviolf"},{"state":"accepted","name":"Lys Dexia"},{"state":"accepted","name":"Monty Noblezada"},{"state":"accepted","name":"ReirdreDof ReirdreDof"},{"state":"accepted","name":"CaseyWaida CaseyWaida"},{"state":"accepted","name":"MashaEmi MashaEmi"},{"state":"accepted","name":"MashaViv MashaViv"},{"state":"accepted","name":"MashaHmo MashaHmo"},{"state":"accepted","name":"MashaQja MashaQja"},{"state":"accepted","name":"Juliefible Juliefible"},{"state":"accepted","name":"DanilVkv DanilVkv"},{"state":"accepted","name":"DanilVpm DanilVpm"},{"state":"accepted","name":"Roberthooda Roberthooda"},{"state":"accepted","name":"ADyncGypeTen ADyncGypeTen"},{"state":"accepted","name":"beneborse beneborse"},{"state":"accepted","name":"occhialiok occhialiok"},{"state":"accepted","name":"KuraTaum KuraTaum"},{"state":"accepted","name":"Tracy Aaker"},{"state":"accepted","name":"Rayan Caleb"},{"state":"accepted","name":"chris wiltse"},{"state":"accepted","name":"Amonmonakes Amonmonakes"},{"state":"accepted","name":"Ron Wild"},{"state":"accepted","name":"roogiefilBuh roogiefilBuh"},{"state":"accepted","name":"Debrahvem Debrahvem"},{"state":"accepted","name":"Deana Simpson"},{"state":"accepted","name":"Eileenpal Eileenpal"},{"state":"accepted","name":"Piyush Jain"},{"state":"accepted","name":"CherieQjt CherieQjt"},{"state":"accepted","name":"Shinawavy Shinawavy"},{"state":"accepted","name":"Aradganbycle Aradganbycle"},{"state":"accepted","name":"LorrieBoise LorrieBoise"},{"state":"accepted","name":"Angellvkdmr Angellvkdmr"},{"state":"accepted","name":"Rosiedus Rosiedus"},{"state":"accepted","name":"glenOa glenOa"},{"state":"accepted","name":"Danielsmomo Danielsmomo"},{"state":"accepted","name":"RichardAdots RichardAdots"},{"state":"accepted","name":"Clarafup Clarafup"},{"state":"accepted","name":"AdamAdurn AdamAdurn"},{"state":"accepted","name":"MSoygief MSoygief"},{"state":"accepted","name":"MichaelCycle MichaelCycle"},{"state":"accepted","name":"WilliamCat WilliamCat"},{"state":"accepted","name":"LeticiaSmono LeticiaSmono"},{"state":"accepted","name":"BettyBatty BettyBatty"},{"state":"accepted","name":"Kristended Kristended"},{"state":"accepted","name":"Chrisa Torain"},{"state":"accepted","name":"Alexander Muzhichkov"},{"state":"accepted","name":"Timmytum Timmytum"},{"state":"accepted","name":"ffflllpak ffflllpak"},{"state":"accepted","name":"Thomasdaurn Thomasdaurn"},{"state":"accepted","name":"MarfaMoxy MarfaMoxy"},{"state":"accepted","name":"Hanendurce Hanendurce"},{"state":"accepted","name":"GlennSig GlennSig"},{"state":"accepted","name":"Andryshish Andryshish"},{"state":"accepted","name":"AfroditaVax AfroditaVax"},{"state":"accepted","name":"Jakebon Jakebon"},{"state":"accepted","name":"Harrison Horne"},{"state":"accepted","name":"Jason Daniel"},{"state":"accepted","name":"IleanaPaips IleanaPaips"},{"state":"accepted","name":"JamesSmaRl JamesSmaRl"},{"state":"accepted","name":"Jamesacina Jamesacina"},{"state":"accepted","name":"Jermuth Jermuth"},{"state":"accepted","name":"SEOQuatt SEOQuatt"},{"state":"accepted","name":"Cathylic Cathylic"},{"state":"accepted","name":"Henrymup Henrymup"},{"state":"accepted","name":"YolSece YolSece"},{"state":"accepted","name":"charnosi charnosi"},{"state":"accepted","name":"Roberteduff Roberteduff"},{"state":"accepted","name":"Mary Henderson"},{"state":"accepted","name":"David Levin"},{"state":"accepted","name":"Darrylfruiz Darrylfruiz"},{"state":"accepted","name":"LarryGlori LarryGlori"},{"state":"accepted","name":"MelnMus MelnMus"},{"state":"accepted","name":"Josephtroro Josephtroro"},{"state":"accepted","name":"engladroW engladroW"},{"state":"accepted","name":"Adminlwam Adminlwam"},{"state":"accepted","name":"KryBoto KryBoto"},{"state":"accepted","name":"Brayden Torreggiani"},{"state":"accepted","name":"Waqas Razaq"},{"state":"accepted","name":"Jackstrove Jackstrove"},{"state":"accepted","name":"Hancough Hancough"},{"state":"accepted","name":"Silviaunush Silviaunush"},{"state":"accepted","name":"StephenAstek StephenAstek"},{"state":"accepted","name":"KennethDus KennethDus"},{"state":"accepted","name":"MichaelBuina MichaelBuina"},{"state":"accepted","name":"Charlessip Charlessip"},{"state":"accepted","name":"Aarondal Aarondal"},{"state":"accepted","name":"Jeffreylig Jeffreylig"},{"state":"accepted","name":"Stewartfulty Stewartfulty"},{"state":"accepted","name":"Joaendurce Joaendurce"},{"state":"accepted","name":"Dina Haines"},{"state":"accepted","name":"MiriamPut MiriamPut"},{"state":"accepted","name":"Becky  Thomas"},{"state":"accepted","name":"DomTarm DomTarm"},{"state":"accepted","name":"Kirwava Kirwava"},{"state":"accepted","name":"Russelflout Russelflout"},{"state":"accepted","name":"DenLene DenLene"},{"state":"accepted","name":"Michealvoigh Michealvoigh"},{"state":"accepted","name":"Marvinkiz Marvinkiz"},{"state":"accepted","name":"DennisPaima DennisPaima"},{"state":"accepted","name":"Anna R Grow"},{"state":"accepted","name":"DanielRourn DanielRourn"},{"state":"accepted","name":"Phillipzes Phillipzes"},{"state":"accepted","name":"Heather Donahue"},{"state":"accepted","name":"Stephen Walton"},{"state":"accepted","name":"Daniel Walton"},{"state":"accepted","name":"alice brant"},{"state":"accepted","name":"JefferyBiona JefferyBiona"},{"state":"accepted","name":"LarrycLers LarrycLers"},{"state":"accepted","name":"Matthew Stone"},{"state":"accepted","name":"Hayden roy"},{"state":"accepted","name":"Taylor Wilson"},{"state":"accepted","name":"Randallven Randallven"},{"state":"accepted","name":"Eddiefew Eddiefew"},{"state":"accepted","name":"JamesRot JamesRot"},{"state":"accepted","name":"Alison  Daewon"},{"state":"accepted","name":"Mandy Rose"},{"state":"accepted","name":"Ronald Thomas"},{"state":"accepted","name":"StevenFep StevenFep"},{"state":"accepted","name":"GuestNeiff GuestNeiff"},{"state":"accepted","name":"Tanya Pratt"},{"state":"accepted","name":"Sarah Taylor"},{"state":"accepted","name":"Campbell Damari"},{"state":"accepted","name":"Hannah Wilson"},{"state":"accepted","name":"Lauren Julie"},{"state":"accepted","name":"Thomaspandy Thomaspandy"},{"state":"accepted","name":"Danielbit Danielbit"},{"state":"accepted","name":"KiltersQ KiltersQ"},{"state":"accepted","name":"Lousug Lousug"},{"state":"accepted","name":"Charlotte David"},{"state":"accepted","name":"Brianteesk Brianteesk"},{"state":"accepted","name":"Luis Miller"},{"state":"accepted","name":"Tommy Preston"},{"state":"accepted","name":"Theodore Leigh"},{"state":"accepted","name":"Jackieei Jackieei"},{"state":"accepted","name":"Kellim Worthington"},{"state":"accepted","name":"Adilah Bisar"},{"state":"accepted","name":"Mariam  Cotter"},{"state":"accepted","name":"Herrod Cortez"},{"state":"accepted","name":"Jabir Sheikh"},{"state":"accepted","name":"Fredericka Nieves"},{"state":"accepted","name":"Maria  Martin"},{"state":"accepted","name":"AlfredLah AlfredLah"},{"state":"accepted","name":"STEWnuby STEWnuby"},{"state":"accepted","name":"Kelvinsog Kelvinsog"},{"state":"accepted","name":"Brielle Orr"},{"state":"accepted","name":"Dietrich Jaeger"},{"state":"accepted","name":"Sophie bell"},{"state":"accepted","name":"jack arron"},{"state":"accepted","name":"Google  Gravity"},{"state":"accepted","name":"Iutuantm Iutuantm"},{"state":"accepted","name":"Emwxslsu Emwxslsu"},{"state":"accepted","name":"Emiley Badler"},{"state":"accepted","name":"Myra Wilson"},{"state":"accepted","name":"sheeraz khatri"},{"state":"accepted","name":"Kiara Drake"},{"state":"accepted","name":"Cyrus Cline"},{"state":"accepted","name":"kuyojexa kuyojexa"},{"state":"accepted","name":"EROsmelark EROsmelark"},{"state":"accepted","name":"Alexandra Hawkins"},{"state":"accepted","name":"Opeese Mesere"},{"state":"accepted","name":"Richheany Richheany"},{"state":"accepted","name":"kristine stevart"},{"state":"accepted","name":"LeroyUnami LeroyUnami"},{"state":"accepted","name":"Robertfub Robertfub"},{"state":"accepted","name":"BennyTrisk BennyTrisk"},{"state":"accepted","name":"CameronWhila CameronWhila"},{"state":"accepted","name":"Kennethmox Kennethmox"},{"state":"accepted","name":"MarvinViery MarvinViery"},{"state":"accepted","name":"MatthewBycle MatthewBycle"},{"state":"accepted","name":"moi toi"},{"state":"accepted","name":"ValeraSEl ValeraSEl"},{"state":"accepted","name":"Maite Odonnell"},{"state":"accepted","name":"Amber  Angela"},{"state":"accepted","name":"MorrisBlulk MorrisBlulk"},{"state":"accepted","name":"Henryhow Henryhow"},{"state":"accepted","name":"Terrygok Terrygok"},{"state":"accepted","name":"KevinStava KevinStava"},{"state":"accepted","name":"Lasalle Lasalle"},{"state":"accepted","name":"Lasalle Lasalle"},{"state":"accepted","name":"Marlene Medina"},{"state":"accepted","name":"Renu Das"},{"state":"accepted","name":"Lynne Reyes"},{"state":"accepted","name":"Jacksstrove Jacksstrove"},{"state":"accepted","name":"Michelle Mclaughlin"},{"state":"accepted","name":"Nikolay Yurchenko"},{"state":"accepted","name":"Elke Iredale"},{"state":"accepted","name":"Rashad Snow"},{"state":"accepted","name":"Jamal Kerrigan"},{"state":"accepted","name":"Ajmer Wason"},{"state":"accepted","name":"Rex Kanode"},{"state":"accepted","name":"Gregory Tietjen"},{"state":"accepted","name":"pradeep ogen"},{"state":"accepted","name":"RonaldOwene RonaldOwene"},{"state":"accepted","name":"Zaiden John"},{"state":"accepted","name":"ICHoutsics ICHoutsics"},{"state":"accepted","name":"Ivanna Eden"},{"state":"accepted","name":"Ella Victor"},{"state":"accepted","name":"Sashabs Sashabs"},{"state":"accepted","name":"kaushal Vikas"},{"state":"accepted","name":"galdek galdek"},{"state":"accepted","name":"Adam Johnson"},{"state":"accepted","name":"liza lazlee"},{"state":"accepted","name":"xwndet xwndet"},{"state":"accepted","name":"lora beth"},{"state":"accepted","name":"Jesu Butler"},{"state":"accepted","name":"Lamar Craft"},{"state":"accepted","name":"Diana David"},{"state":"accepted","name":"Anna Martin"},{"state":"accepted","name":"Morgan Kevin"},{"state":"accepted","name":"kaliga kaliga"},{"state":"accepted","name":"karralu karralu"},{"state":"accepted","name":"Eden Conrad"},{"state":"accepted","name":"Elton Pennington"},{"state":"accepted","name":"Celeste Jalen"},{"state":"accepted","name":"Colette Kelley"},{"state":"accepted","name":"James Nelson"},{"state":"accepted","name":"Jonathan Mike"},{"state":"accepted","name":"felic felic"},{"state":"accepted","name":"BarbaraMex BarbaraMex"},{"state":"accepted","name":"SHARIQ KHATRI"},{"state":"accepted","name":"Ezekiel Rivas"},{"state":"accepted","name":"EdithRekly EdithRekly"},{"state":"accepted","name":"Karlesber Johsenne"},{"state":"accepted","name":"Gwendolyn Everett"},{"state":"accepted","name":"Simone Melton"},{"state":"accepted","name":"pioneer seo"},{"state":"accepted","name":"MatLigh MatLigh"},{"state":"accepted","name":"Christasox Christasox"},{"state":"accepted","name":"Darleneoptok Darleneoptok"},{"state":"accepted","name":"wiliammm jhone"},{"state":"accepted","name":"Sweety bangru"},{"state":"accepted","name":"RobertoCic RobertoCic"},{"state":"accepted","name":"rose clark"},{"state":"accepted","name":"natalia johnson"},{"state":"accepted","name":"gahndtqab Tyler"},{"state":"accepted","name":"Jade Davenport"},{"state":"accepted","name":"Lilia noll"},{"state":"accepted","name":"Rae Norton"},{"state":"accepted","name":"md sm"},{"state":"accepted","name":"amir ali"},{"state":"accepted","name":"John David"},{"state":"accepted","name":"RolandBrerb RolandBrerb"},{"state":"accepted","name":"Connietof Connietof"},{"state":"accepted","name":"cute chameli"},{"state":"accepted","name":"addineq addineq"},{"state":"accepted","name":"md Michael "},{"state":"accepted","name":"Julley Babes"},{"state":"accepted","name":"LanceelapS LanceelapS"},{"state":"accepted","name":"Douglasblose Douglasblose"},{"state":"accepted","name":"Joel James"},{"state":"accepted","name":"Pela09sn Pela09sn"},{"state":"accepted","name":"Peehu Sinha"},{"state":"accepted","name":"Verna Perry"},{"state":"accepted","name":"Cliffrhync Cliffrhync"},{"state":"accepted","name":"John Wan"},{"state":"accepted","name":"Eliza mpston"},{"state":"accepted","name":"EthelL Marquez"},{"state":"accepted","name":"Natasha Roy"},{"state":"accepted","name":"DavidKKUnami DavidKKUnami"},{"state":"accepted","name":"mucig sandcars"},{"state":"accepted","name":"Jade Upfield"},{"state":"accepted","name":"Stella Eden"},{"state":"accepted","name":"Ridley Roswell"},{"state":"accepted","name":"balofed amadamus"},{"state":"accepted","name":"eric bell"},{"state":"accepted","name":"Heng Leo"},{"state":"accepted","name":"kevin spear"},{"state":"accepted","name":"Alberta Martin"},{"state":"accepted","name":"Sherry Park"},{"state":"accepted","name":"Kylie Williams"},{"state":"accepted","name":"Jeffrey Hollister"},{"state":"accepted","name":"kathleen swafford"},{"state":"accepted","name":"Elisa Cunningham"},{"state":"accepted","name":"nathan john"},{"state":"accepted","name":"Paul Douglas"},{"state":"accepted","name":"Recwdsaj cwdsaj"},{"state":"accepted","name":"Douglas  Peterson"},{"state":"accepted","name":"JosephKep JosephKep"},{"state":"accepted","name":"Cara Buckley"},{"state":"accepted","name":"MacKenzie Giles"},{"state":"accepted","name":"TommieGlork TommieGlork"},{"state":"accepted","name":"Hectorrom Hectorrom"},{"state":"accepted","name":"Simon Baldwin"},{"state":"accepted","name":"Harvey Wade"},{"state":"accepted","name":"Carter Wine"},{"state":"accepted","name":"MarianPlamy MarianPlamy"},{"state":"accepted","name":"phoebe buffay"},{"state":"accepted","name":"alex philips"},{"state":"accepted","name":"Preeti Tyagi"},{"state":"accepted","name":"April Roman"},{"state":"accepted","name":"digitinc digitinc"},{"state":"accepted","name":"Clydeduedy Clydeduedy"},{"state":"accepted","name":"Adam Wess"},{"state":"accepted","name":"renuka singh"},{"state":"accepted","name":"Masum Rana"},{"state":"accepted","name":"Adam Wess"},{"state":"accepted","name":"tolikkk tolikkk"},{"state":"accepted","name":"Maggy Tanner"},{"state":"accepted","name":"jenny martin"},{"state":"accepted","name":"Vera Elliott"},{"state":"accepted","name":"Sivaji Raja"},{"state":"accepted","name":"Ronald Janson"},{"state":"accepted","name":"eliza beth"},{"state":"accepted","name":"FrankBar FrankBar"},{"state":"accepted","name":"rakesh ba"},{"state":"accepted","name":"Tashya Cunningham"},{"state":"accepted","name":"Leslie Warren"},{"state":"accepted","name":"Leo Daniels"},{"state":"accepted","name":"Larry Coleman"},{"state":"accepted","name":"ronald mak"},{"state":"accepted","name":"Joseph Parker"},{"state":"accepted","name":"GloriaReivY GloriaReivY"},{"state":"accepted","name":"BrensnanSt BrensnanSt"},{"state":"accepted","name":"Jacob Mason"},{"state":"accepted","name":"ShowJouby ShowJouby"},{"state":"accepted","name":"Denisefab Denisefab"},{"state":"accepted","name":"Charles Parish"},{"state":"accepted","name":"Anderson James"},{"state":"accepted","name":"r-z-r.ru r-z-r.ru"},{"state":"accepted","name":"Lance Robertson"},{"state":"accepted","name":"Anjali Batra"},{"state":"accepted","name":"Sherry Reilly"},{"state":"accepted","name":"Hanvi jobs"},{"state":"accepted","name":"Liam William"},{"state":"accepted","name":"Proxxxing Proxxxing"},{"state":"accepted","name":"KennethBow KennethBow"},{"state":"accepted","name":"Michaeljer Michaeljer"},{"state":"accepted","name":"karthik reddy"},{"state":"accepted","name":"KoldaktFG KoldaktFG"},{"state":"accepted","name":"writemyessayforme writemyessayforme"},{"state":"accepted","name":"Mary Callahan"},{"state":"accepted","name":"JerryLib JerryLib"},{"state":"accepted","name":"supereblanbaX supereblanbaX"},{"state":"accepted","name":"sochibearcep sochibearcep"},{"state":"accepted","name":"guluw-305l guluw-305l"},{"state":"accepted","name":"Francis Cortez"},{"state":"accepted","name":"FrancesGAilm FrancesGAilm"},{"state":"accepted","name":"Michelle Moon"},{"state":"accepted","name":"Ruby Moore"},{"state":"accepted","name":"raid.9509 raid.9509"},{"state":"accepted","name":"Chris  Paul"},{"state":"accepted","name":"RussellNOW RussellNOW"},{"state":"accepted","name":"Nehemiah Mike"},{"state":"accepted","name":"Maddison  Strehlow"},{"state":"accepted","name":"Nandini  Divekar"},{"state":"accepted","name":"Trevor John"},{"state":"accepted","name":"Kennethprolo Kennethprolo"},{"state":"accepted","name":"MichaelNer MichaelNer"},{"state":"accepted","name":"Marie Batz"},{"state":"accepted","name":"JessieDyday JessieDyday"},{"state":"accepted","name":"MichaelAnnep MichaelAnnep"},{"state":"accepted","name":"kahn ameen"},{"state":"accepted","name":"JamesDef JamesDef"},{"state":"accepted","name":"Keithdaype Keithdaype"},{"state":"accepted","name":"ImeldaLah ImeldaLah"},{"state":"accepted","name":"Rana Oconnor"},{"state":"accepted","name":"PhillipBiove PhillipBiove"},{"state":"accepted","name":"JanetGor JanetGor"},{"state":"accepted","name":"Jamesdop Jamesdop"},{"state":"accepted","name":"AraceliBoild AraceliBoild"},{"state":"accepted","name":"BrittVek BrittVek"},{"state":"accepted","name":"PrintableLah PrintableLah"},{"state":"accepted","name":"woodlab interiors"},{"state":"accepted","name":"Mumbai Escorts"},{"state":"accepted","name":"Devin Leo"},{"state":"accepted","name":"Mkt Bhavish"},{"state":"accepted","name":"Truman Ross"},{"state":"accepted","name":"Penny Ramirez"},{"state":"accepted","name":"spider goa"},{"state":"accepted","name":"Lappdo appdo"},{"state":"accepted","name":"Barbaratox Barbaratox"},{"state":"accepted","name":"CharlesShupt CharlesShupt"},{"state":"accepted","name":"JustinaAmulk JustinaAmulk"},{"state":"accepted","name":"Australioid Australioid"},{"state":"accepted","name":"Abbie Carson"},{"state":"accepted","name":"Naincy Kumari"},{"state":"accepted","name":"Keira Arnot"},{"state":"accepted","name":"Lydiathymn Lydiathymn"},{"state":"accepted","name":"Joseph Knudson"},{"state":"accepted","name":"Raymondvew Raymondvew"},{"state":"accepted","name":"Robertarita Robertarita"},{"state":"accepted","name":"Ishika Rajput"},{"state":"accepted","name":"Jiphu iphu"},{"state":"accepted","name":"Ruth Ruth"},{"state":"accepted","name":"briante briante"},{"state":"accepted","name":"WilliamVog WilliamVog"},{"state":"accepted","name":"Normanaich Normanaich"},{"state":"accepted","name":"HootieCat HootieCat"},{"state":"accepted","name":"Morrissmind Morrissmind"},{"state":"accepted","name":"Chris Coleman"},{"state":"accepted","name":"Edwardkerve Edwardkerve"},{"state":"accepted","name":"Simon Hoff"},{"state":"accepted","name":"Timothyvioge Timothyvioge"},{"state":"accepted","name":"Laveena methw"},{"state":"accepted","name":"Mathewpag Mathewpag"},{"state":"accepted","name":"Carmelojenda Carmelojenda"},{"state":"accepted","name":"Jessenia Ecker"},{"state":"accepted","name":"Sweeta Sehgal"},{"state":"accepted","name":"VidmCat VidmCat"},{"state":"accepted","name":"Roberthag Roberthag"},{"state":"accepted","name":"Sevens Overseas"},{"state":"accepted","name":"Carol Bryant"},{"state":"accepted","name":"Kerryaidew Kerryaidew"},{"state":"accepted","name":"Feederuhj Feederuhj"},{"state":"accepted","name":"Edgarjoign Edgarjoign"},{"state":"accepted","name":"Barbara Parker"},{"state":"accepted","name":"Cftrucestafe Cftrucestafe"},{"state":"accepted","name":"Jameshiecy Jameshiecy"},{"state":"accepted","name":"Keithcah Keithcah"},{"state":"accepted","name":"DustinwEm DustinwEm"},{"state":"accepted","name":"RickyArefe RickyArefe"},{"state":"accepted","name":"Johnniemum Johnniemum"},{"state":"accepted","name":"Anna John"},{"state":"accepted","name":"Rousseauite Rousseauite"},{"state":"accepted","name":"anil kumar"},{"state":"accepted","name":"JasonJeale JasonJeale"},{"state":"accepted","name":"judpharme4 judpharme4"},{"state":"accepted","name":"BennieWrato BennieWrato"},{"state":"accepted","name":"Michaelsweta Michaelsweta"},{"state":"accepted","name":"Squierwht Squierwht"},{"state":"accepted","name":"MFinnertow MFinnertow"},{"state":"accepted","name":"wallacenam wallacenam"},{"state":"accepted","name":"Weaponmob Weaponmob"},{"state":"accepted","name":"AltonNop AltonNop"},{"state":"accepted","name":"Charlesput Charlesput"},{"state":"accepted","name":"Augusthbt Augusthbt"},{"state":"accepted","name":"Ted Johnson"},{"state":"accepted","name":"Yamahauta Yamahauta"},{"state":"accepted","name":"Sightwpv Sightwpv"},{"state":"accepted","name":"Batteriesbva Batteriesbva"},{"state":"accepted","name":"Alinka94 Alinka94"},{"state":"accepted","name":"ZillisGiTly ZillisGiTly"},{"state":"accepted","name":"Batteryttw Batteryttw"},{"state":"accepted","name":"Rigidnev Rigidnev"},{"state":"accepted","name":"Flashpaqodx Flashpaqodx"},{"state":"accepted","name":"Generationoac Generationoac"},{"state":"accepted","name":"Universalkgg Universalkgg"},{"state":"accepted","name":"BreakCat BreakCat"},{"state":"accepted","name":"Infraredwbu Infraredwbu"},{"state":"accepted","name":"iAquaLinkxsj iAquaLinkxsj"},{"state":"accepted","name":"Premiumbji Premiumbji"},{"state":"accepted","name":"Glassoeg Glassoeg"},{"state":"accepted","name":"Premiumpnj Premiumpnj"},{"state":"accepted","name":"Matthewnep Matthewnep"},{"state":"accepted","name":"Juicerdhb Juicerdhb"},{"state":"accepted","name":"Telecasteryzb Telecasteryzb"},{"state":"accepted","name":"bling bling88"},{"state":"accepted","name":"Aprilson Aprilson"},{"state":"accepted","name":"Darrensuesy Darrensuesy"},{"state":"accepted","name":"Professionalcag Professionalcag"},{"state":"accepted","name":"Beaconevd Beaconevd"},{"state":"accepted","name":"JesseBub JesseBub"},{"state":"accepted","name":"Artisangyw Artisangyw"},{"state":"accepted","name":"Arabekjeapy Arabekjeapy"},{"state":"accepted","name":"Beaconmic Beaconmic"},{"state":"accepted","name":"ShawnSox ShawnSox"},{"state":"accepted","name":"Garminztzb Garminztzb"},{"state":"accepted","name":"Rachiohqo Rachiohqo"},{"state":"accepted","name":"Epiphoneelc Epiphoneelc"},{"state":"accepted","name":"RaymondDeway RaymondDeway"},{"state":"accepted","name":"Carpetggx Carpetggx"},{"state":"accepted","name":"Stanmoretvv Stanmoretvv"},{"state":"accepted","name":"Vintagefqq Vintagefqq"},{"state":"accepted","name":"Visiongqk Visiongqk"},{"state":"accepted","name":"Mojaveglg Mojaveglg"},{"state":"accepted","name":"Infraredblb Infraredblb"},{"state":"accepted","name":"Superchipshnl Superchipshnl"},{"state":"accepted","name":"pummy singh"},{"state":"accepted","name":"Testermgl Testermgl"},{"state":"accepted","name":"Milwaukeewpj Milwaukeewpj"},{"state":"accepted","name":"Leupoldpmn Leupoldpmn"},{"state":"accepted","name":"Squierttm Squierttm"},{"state":"accepted","name":"Sanderpoi Sanderpoi"},{"state":"accepted","name":"Humminbirdogu Humminbirdogu"},{"state":"accepted","name":"Humminbirdmqt Humminbirdmqt"},{"state":"accepted","name":"Extractionrzs Extractionrzs"},{"state":"accepted","name":"RainMachinejgh RainMachinejgh"},{"state":"accepted","name":"Securitybcs Securitybcs"},{"state":"accepted","name":"Feederlvx Feederlvx"},{"state":"accepted","name":"Dysonjmk Dysonjmk"},{"state":"accepted","name":"Feedermdm Feedermdm"},{"state":"accepted","name":"Edelbrockpgp Edelbrockpgp"},{"state":"accepted","name":"Superchipsuup Superchipsuup"},{"state":"accepted","name":"Jimmykab Jimmykab"},{"state":"accepted","name":"Keypadaqqk Keypadaqqk"},{"state":"accepted","name":"Seriesext Seriesext"},{"state":"accepted","name":"Antonioced Antonioced"},{"state":"accepted","name":"Xenrhync Xenrhync"},{"state":"accepted","name":"Pouringdso Pouringdso"},{"state":"accepted","name":"saba26 saba26"},{"state":"accepted","name":"Keypadaikj Keypadaikj"},{"state":"accepted","name":"Foamtsn Foamtsn"},{"state":"accepted","name":"Augustcfp Augustcfp"},{"state":"accepted","name":"Broncolmf Broncolmf"},{"state":"accepted","name":"Nespressotku Nespressotku"},{"state":"accepted","name":"Sprinkleryso Sprinkleryso"},{"state":"accepted","name":"Cutterwua Cutterwua"},{"state":"accepted","name":"Amazonnnrho Amazonnnrho"},{"state":"accepted","name":"Foamgpc Foamgpc"},{"state":"accepted","name":"AngelFah AngelFah"},{"state":"accepted","name":"Amazonnnvzh Amazonnnvzh"},{"state":"accepted","name":"Edelbrocklow Edelbrocklow"},{"state":"accepted","name":"Drywallbmd Drywallbmd"},{"state":"accepted","name":"Vintagejsx Vintagejsx"},{"state":"accepted","name":"RainMachineepa RainMachineepa"},{"state":"accepted","name":"CHIRPorf CHIRPorf"},{"state":"accepted","name":"Mojaveenx Mojaveenx"},{"state":"accepted","name":"Michaelspoma Michaelspoma"},{"state":"accepted","name":"Documentrkk Documentrkk"},{"state":"accepted","name":"Incipiovqk Incipiovqk"},{"state":"accepted","name":"Fortresszxd Fortresszxd"},{"state":"accepted","name":"Bonniesax Bonniesax"},{"state":"accepted","name":"panakrater panakrater"},{"state":"accepted","name":"kozlykasBN kozlykasBN"},{"state":"accepted","name":"Jaccintoaloks Jaccintoaloks"},{"state":"accepted","name":"KevinRoT KevinRoT"},{"state":"accepted","name":"flencher william"},{"state":"accepted","name":"Holographicjcr Holographicjcr"},{"state":"accepted","name":"Fortresslzh Fortresslzh"},{"state":"accepted","name":"Minelabkby Minelabkby"},{"state":"accepted","name":"Artisanlyt Artisanlyt"},{"state":"accepted","name":"Speakerroi Speakerroi"},{"state":"accepted","name":"Alex Juvion"},{"state":"accepted","name":"Arnottkom Arnottkom"},{"state":"accepted","name":"Squiernhg Squiernhg"},{"state":"accepted","name":"abbaktoums abbaktoums"},{"state":"accepted","name":"Blenderrdr Blenderrdr"},{"state":"accepted","name":"Zodiacvqc Zodiacvqc"},{"state":"accepted","name":"Vitamixkfi Vitamixkfi"},{"state":"accepted","name":"Dormandbv Dormandbv"},{"state":"accepted","name":"Alyssa Patterson"},{"state":"accepted","name":"Glassepi Glassepi"},{"state":"accepted","name":"Boschosn Boschosn"},{"state":"accepted","name":"Milwaukeelxp Milwaukeelxp"},{"state":"accepted","name":"Fendervmq Fendervmq"},{"state":"accepted","name":"Zodiacovq Zodiacovq"},{"state":"accepted","name":"Scannerpaq Scannerpaq"},{"state":"accepted","name":"Jack Ponting"},{"state":"accepted","name":"Ida wallace"},{"state":"accepted","name":"Drywallksw Drywallksw"},{"state":"accepted","name":"Garminzxet Garminzxet"},{"state":"accepted","name":"Visionoxi Visionoxi"},{"state":"accepted","name":"Vitamixqcr Vitamixqcr"},{"state":"accepted","name":"Rachiodsw Rachiodsw"},{"state":"accepted","name":"luckybargee luckybargee"},{"state":"accepted","name":"arbidool2 arbidool2"},{"state":"accepted","name":"Beaconxvb Beaconxvb"},{"state":"accepted","name":"Flexiblehfl Flexiblehfl"},{"state":"accepted","name":"Caroline Webb"},{"state":"accepted","name":"William Riley"},{"state":"accepted","name":"glyxovat2 glyxovat2"},{"state":"accepted","name":"Yamahappl Yamahappl"},{"state":"accepted","name":"aashevelev aashevelev"},{"state":"accepted","name":"shvetsova-n shvetsova-n"},{"state":"accepted","name":"oduyoneq oduyoneq"},{"state":"accepted","name":"apioubajeci apioubajeci"},{"state":"accepted","name":"Holographichwi Holographichwi"},{"state":"accepted","name":"skorpionilya2 skorpionilya2"},{"state":"accepted","name":"WilliamGlity WilliamGlity"},{"state":"accepted","name":"madlenka-lis madlenka-lis"},{"state":"accepted","name":"skor-pion2 skor-pion2"},{"state":"accepted","name":"altinayi altinayi"},{"state":"accepted","name":"Ruth F. Williams Ruth F. Williams"},{"state":"accepted","name":"poolbear2 poolbear2"},{"state":"accepted","name":"ksenyasyzran ksenyasyzran"},{"state":"accepted","name":"sliderxxl sliderxxl"},{"state":"accepted","name":"thuuthtgh2 thuuthtgh2"},{"state":"accepted","name":"vita-miti2 vita-miti2"},{"state":"accepted","name":"ludmila-pol ludmila-pol"},{"state":"accepted","name":"Mojavennm Mojavennm"},{"state":"accepted","name":"aucontbv aucontbv"},{"state":"accepted","name":"synochka2 synochka2"},{"state":"accepted","name":"Judy Waller"},{"state":"accepted","name":"Shermanaffob Shermanaffob"},{"state":"accepted","name":"Williamron Williamron"},{"state":"accepted","name":"TylerOpehege TylerOpehege"},{"state":"accepted","name":"YugulUnsurgy YugulUnsurgy"},{"state":"accepted","name":"aditi sharma"},{"state":"accepted","name":"rusinovsa rusinovsa"},{"state":"accepted","name":"Davidnix Davidnix"},{"state":"accepted","name":"obmenniks obmenniks"},{"state":"accepted","name":"Jossaseive Jossaseive"},{"state":"accepted","name":"Craigskepe Craigskepe"},{"state":"accepted","name":"MebelOxync MebelOxync"},{"state":"accepted","name":"skyreveryartet skyreveryartet"},{"state":"accepted","name":"Brucerhync Brucerhync"},{"state":"accepted","name":"CharlesSmisp CharlesSmisp"},{"state":"accepted","name":"patsykk11 patsykk11"},{"state":"accepted","name":"christineyy1 christineyy1"},{"state":"accepted","name":"hydraaduby hydraaduby"},{"state":"accepted","name":"CaseySox CaseySox"},{"state":"accepted","name":"Glennhew Glennhew"},{"state":"accepted","name":"IZRAELnelf IZRAELnelf"},{"state":"accepted","name":"Emily Brown"},{"state":"accepted","name":"andreafp11 andreafp11"},{"state":"accepted","name":"lanceew11 lanceew11"},{"state":"accepted","name":"carlawc60 carlawc60"},{"state":"accepted","name":"krisoo11 krisoo11"},{"state":"accepted","name":"prooknann prooknann"},{"state":"accepted","name":"caseyfi11 caseyfi11"},{"state":"accepted","name":"Stevenmig Stevenmig"},{"state":"accepted","name":"TiffanyPrits TiffanyPrits"},{"state":"accepted","name":"EnglkaroW EnglkaroW"},{"state":"accepted","name":"piterot piterot"},{"state":"accepted","name":"Denise Adams"},{"state":"accepted","name":"SawWqeuiNema SawWqeuiNema"},{"state":"accepted","name":"Pouringaqk Pouringaqk"},{"state":"accepted","name":"Edelbrockjjx Edelbrockjjx"},{"state":"accepted","name":"Alfred Allen"},{"state":"accepted","name":"Bluetoothdby Bluetoothdby"},{"state":"accepted","name":"Tobboarl Tobboarl"},{"state":"accepted","name":"iAquaLinkqse iAquaLinkqse"},{"state":"accepted","name":"XRumerTest XRumerTest"},{"state":"accepted","name":"Plasticgri Plasticgri"},{"state":"accepted","name":"Seriesyxh Seriesyxh"},{"state":"accepted","name":"Michaelbouro Michaelbouro"},{"state":"accepted","name":"Timothyacall Timothyacall"},{"state":"accepted","name":"rohit kumar"},{"state":"accepted","name":"Kathrynbox Kathrynbox"},{"state":"accepted","name":"AlinaTep AlinaTep"},{"state":"accepted","name":"Fortressljn Fortressljn"},{"state":"accepted","name":"Marshallemo Marshallemo"},{"state":"accepted","name":"Backlitwta Backlitwta"},{"state":"accepted","name":"Robertanels Robertanels"},{"state":"accepted","name":"attertalk attertalk"},{"state":"accepted","name":"RandySON RandySON"},{"state":"accepted","name":"brucezf11 brucezf11"},{"state":"accepted","name":"HazelLab HazelLab"},{"state":"accepted","name":"JorgeZet JorgeZet"},{"state":"accepted","name":"ultrasalKl ultrasalKl"},{"state":"accepted","name":"Aaronlat Aaronlat"},{"state":"accepted","name":"Josephkaf Josephkaf"},{"state":"accepted","name":"virgiliu60 virgiliu60"},{"state":"accepted","name":"Matthewskest Matthewskest"},{"state":"accepted","name":"MatthewCed MatthewCed"},{"state":"accepted","name":"Priya Rawat"},{"state":"accepted","name":"Carlosanigo Carlosanigo"},{"state":"accepted","name":"LoganWaf LoganWaf"},{"state":"accepted","name":"xoritHit xoritHit"},{"state":"accepted","name":"Dennisnus Dennisnus"},{"state":"accepted","name":"melvazc1 melvazc1"},{"state":"accepted","name":"Visionmic Visionmic"},{"state":"accepted","name":"Plastichmm Plastichmm"},{"state":"accepted","name":"Speakerwxy Speakerwxy"},{"state":"accepted","name":"Broncoatv Broncoatv"},{"state":"accepted","name":"Arnottxiz Arnottxiz"},{"state":"accepted","name":"Vortexmhn Vortexmhn"},{"state":"accepted","name":"VicenteToilm VicenteToilm"},{"state":"accepted","name":"Artisanale Artisanale"},{"state":"accepted","name":"Broncocta Broncocta"},{"state":"accepted","name":"Incipiohun Incipiohun"},{"state":"accepted","name":"Janvhi Kapoor"},{"state":"accepted","name":"bijfnaroW bijfnaroW"},{"state":"accepted","name":"RainMachineerg RainMachineerg"},{"state":"accepted","name":"Tinabusy Tinabusy"},{"state":"accepted","name":"nxzdlirl nxzdlirl"},{"state":"accepted","name":"Beaterdvd Beaterdvd"},{"state":"accepted","name":"Avalanchemsz Avalanchemsz"},{"state":"accepted","name":"Fortresscga Fortresscga"},{"state":"accepted","name":"Stanmoretqn Stanmoretqn"},{"state":"accepted","name":"Candyjpq Candyjpq"},{"state":"accepted","name":"timeblockHit timeblockHit"},{"state":"accepted","name":"Superchipsbpc Superchipsbpc"},{"state":"accepted","name":"Vortexpoz Vortexpoz"},{"state":"accepted","name":"Carpetzvl Carpetzvl"},{"state":"accepted","name":"BeJimmieJof BeJimmieJof"},{"state":"accepted","name":"Clamcasecwq Clamcasecwq"},{"state":"accepted","name":"Sofiyabini Sofiyabini"},{"state":"accepted","name":"corineos16 corineos16"},{"state":"accepted","name":"Ivangop Ivangop"},{"state":"accepted","name":"JeremyFluig JeremyFluig"},{"state":"accepted","name":"Rogerdah Rogerdah"},{"state":"accepted","name":"Feederfgr Feederfgr"},{"state":"accepted","name":"AbJemoConna AbJemoConna"},{"state":"accepted","name":"Charlieteari Charlieteari"},{"state":"accepted","name":"Vortexhlt Vortexhlt"},{"state":"accepted","name":"Dennissmure Dennissmure"},{"state":"accepted","name":"AngeiOpellepay AngeiOpellepay"},{"state":"accepted","name":"ObrabotkaOtKleschey ObrabotkaOtKleschey"},{"state":"accepted","name":"Blenderryz Blenderryz"},{"state":"accepted","name":"Ostrovnpn Ostrovnpn"},{"state":"accepted","name":"kathiejg16 kathiejg16"},{"state":"accepted","name":"victorng11 victorng11"},{"state":"accepted","name":"Jefferysit Jefferysit"},{"state":"accepted","name":"LouisCer LouisCer"},{"state":"accepted","name":"AnnuatoJuro AnnuatoJuro"},{"state":"accepted","name":"Ascentbmg Ascentbmg"},{"state":"accepted","name":"Elenadow Elenadow"},{"state":"accepted","name":"Furriongxl Furriongxl"},{"state":"accepted","name":"Sedasimem Sedasimem"},{"state":"accepted","name":"Joycenic Joycenic"},{"state":"accepted","name":"Danielpaddy Danielpaddy"},{"state":"accepted","name":"quickchaindon quickchaindon"},{"state":"accepted","name":"BillyStymn BillyStymn"},{"state":"accepted","name":"DvoetvroW DvoetvroW"},{"state":"accepted","name":"CCjoiva CCjoiva"},{"state":"accepted","name":"Tatiana_Mi Tatiana_Mi"},{"state":"accepted","name":"madelyngk16 madelyngk16"},{"state":"accepted","name":"AngelMib AngelMib"},{"state":"accepted","name":"AaronHat AaronHat"},{"state":"accepted","name":"Byronrex Byronrex"},{"state":"accepted","name":"Danielenupe Danielenupe"},{"state":"accepted","name":"tuyapiosi tuyapiosi"},{"state":"accepted","name":"kristineio69 kristineio69"},{"state":"accepted","name":"ScieddyPenRic ScieddyPenRic"},{"state":"accepted","name":"Flashpaqsdb Flashpaqsdb"},{"state":"accepted","name":"MaskZeriree MaskZeriree"},{"state":"accepted","name":"marquitagh4 marquitagh4"},{"state":"accepted","name":"kathieuz3 kathieuz3"},{"state":"accepted","name":"marysiasamoilova marysiasamoilova"},{"state":"accepted","name":"gwqxxahlvmd gwqxxahlvmd"},{"state":"accepted","name":"nxewvcvnvie nxewvcvnvie"},{"state":"accepted","name":"SusanJoirm SusanJoirm"},{"state":"accepted","name":"sheiladu69 sheiladu69"},{"state":"accepted","name":"bwizzcxkgkr bwizzcxkgkr"},{"state":"accepted","name":"myszwdhusdo myszwdhusdo"},{"state":"accepted","name":"RaymondCog RaymondCog"},{"state":"accepted","name":"MergadHow MergadHow"},{"state":"accepted","name":"Martyfoome Martyfoome"},{"state":"accepted","name":"RemususVX RemususVX"},{"state":"accepted","name":"iwlvwevrpgk iwlvwevrpgk"},{"state":"accepted","name":"bvmwvfzhcph bvmwvfzhcph"},{"state":"accepted","name":"pixelHit pixelHit"},{"state":"accepted","name":"Ansaisk Ansaisk"},{"state":"accepted","name":"KasSehaNema KasSehaNema"},{"state":"accepted","name":"bonitalx16 bonitalx16"},{"state":"accepted","name":"KevinEmage KevinEmage"},{"state":"accepted","name":"DJRobybak DJRobybak"},{"state":"accepted","name":"mariamTopreeply mariamTopreeply"},{"state":"accepted","name":"milanapronkova milanapronkova"},{"state":"accepted","name":"AllenKinue AllenKinue"},{"state":"accepted","name":"SidneyDwess SidneyDwess"},{"state":"accepted","name":"Nig8dorybare Nig8dorybare"},{"state":"accepted","name":"Ramonliz Ramonliz"},{"state":"accepted","name":"jillianow4 jillianow4"},{"state":"accepted","name":"Haigeoxergerb Haigeoxergerb"},{"state":"accepted","name":"MichaelAmobe MichaelAmobe"},{"state":"accepted","name":"Chesterwar Chesterwar"},{"state":"accepted","name":"raquelac60 raquelac60"},{"state":"accepted","name":"HaMikkeys432sd HaMikkeys432sd"},{"state":"accepted","name":"HilaasuIaa HilaasuIaa"},{"state":"accepted","name":"Sightxga Sightxga"},{"state":"accepted","name":"maryannelh4 maryannelh4"},{"state":"accepted","name":"karlatz69 karlatz69"},{"state":"accepted","name":"theresahd69 theresahd69"},{"state":"accepted","name":"AnthonyThilt AnthonyThilt"},{"state":"accepted","name":"Pouringvsm Pouringvsm"},{"state":"accepted","name":"DonaldCed DonaldCed"},{"state":"accepted","name":"SMttrustxf SMttrustxf"},{"state":"accepted","name":"gregosmo gregosmo"},{"state":"accepted","name":"AntoineKed AntoineKed"},{"state":"accepted","name":"KolyanPoups KolyanPoups"},{"state":"accepted","name":"Henrynum Henrynum"},{"state":"accepted","name":"nom nom"},{"state":"accepted","name":"ARIZONAnelf ARIZONAnelf"},{"state":"accepted","name":"carolzq2 carolzq2"},{"state":"accepted","name":"krisuw2 krisuw2"},{"state":"accepted","name":"bobol11 bobol11"},{"state":"accepted","name":"ntorrentpiso ntorrentpiso"},{"state":"accepted","name":"Alex John"},{"state":"accepted","name":"ChristianDat ChristianDat"},{"state":"accepted","name":"USI_ae USI_ae"},{"state":"accepted","name":"Henryidose Henryidose"},{"state":"accepted","name":"KeithHinly KeithHinly"},{"state":"accepted","name":"Jeffreyquins Jeffreyquins"},{"state":"accepted","name":"Speakerfao Speakerfao"},{"state":"accepted","name":"RonnieSop RonnieSop"},{"state":"accepted","name":"HowardToula HowardToula"},{"state":"accepted","name":"natalieaa11 natalieaa11"},{"state":"accepted","name":"rosalieqv4 rosalieqv4"},{"state":"accepted","name":"bahisbrear bahisbrear"},{"state":"accepted","name":"brazzfil brazzfil"},{"state":"accepted","name":"ZulusFed ZulusFed"},{"state":"accepted","name":"Brittdeedy Brittdeedy"},{"state":"accepted","name":"Sohel Parvez"},{"state":"accepted","name":"Davidcealp Davidcealp"},{"state":"accepted","name":"DonaldItaps DonaldItaps"},{"state":"accepted","name":"sopogsqwe sopogsqwe"},{"state":"accepted","name":"robertyc2 robertyc2"},{"state":"accepted","name":"tolyamextow tolyamextow"},{"state":"accepted","name":"Mary Montanez"},{"state":"accepted","name":"ilhamikinnmm ilhamikinnmm"},{"state":"accepted","name":"Brantkl Brantkl"},{"state":"accepted","name":"RomanosOG RomanosOG"},{"state":"accepted","name":"Robertdor Robertdor"},{"state":"accepted","name":"GalenFer GalenFer"},{"state":"accepted","name":"Michaelpar Michaelpar"},{"state":"accepted","name":"RobertHix RobertHix"},{"state":"accepted","name":"Jeffreynum Jeffreynum"},{"state":"accepted","name":"Syncontopay Syncontopay"},{"state":"accepted","name":"RidgeLex RidgeLex"},{"state":"accepted","name":"HerbertAwasp HerbertAwasp"},{"state":"accepted","name":"FrankAquab FrankAquab"},{"state":"accepted","name":"KattyGluk KattyGluk"},{"state":"accepted","name":"RainMachinehgs RainMachinehgs"},{"state":"accepted","name":"StephenDriva StephenDriva"},{"state":"accepted","name":"Nespressowed Nespressowed"},{"state":"accepted","name":"yandingo yandingo"},{"state":"accepted","name":"Monpreed Monpreed"},{"state":"accepted","name":"Blendermzg Blendermzg"},{"state":"accepted","name":"korpusHit korpusHit"},{"state":"accepted","name":"Viegulley Viegulley"},{"state":"accepted","name":"HNAlfred HNAlfred"},{"state":"accepted","name":"Darlawex Darlawex"},{"state":"accepted","name":"Squierplw Squierplw"},{"state":"accepted","name":"Boschfzn Boschfzn"},{"state":"accepted","name":"Jameshor Jameshor"},{"state":"accepted","name":"Vortexyvm Vortexyvm"},{"state":"accepted","name":"aolsjti aolsjti"},{"state":"accepted","name":"medartet medartet"},{"state":"accepted","name":"marshallnr11 marshallnr11"},{"state":"accepted","name":"John Smith"},{"state":"accepted","name":"oliviagu69 oliviagu69"},{"state":"accepted","name":"Jasonwes Jasonwes"},{"state":"accepted","name":"stroyOxync stroyOxync"},{"state":"accepted","name":"elbatf69 elbatf69"},{"state":"accepted","name":"Batteriesbxu Batteriesbxu"},{"state":"accepted","name":"BytovkaNN BytovkaNN"},{"state":"accepted","name":"AntonioSeele AntonioSeele"},{"state":"accepted","name":"Artisanwpu Artisanwpu"},{"state":"accepted","name":"nikkimy60 nikkimy60"},{"state":"accepted","name":"claricehz18 claricehz18"},{"state":"accepted","name":"masspiosi masspiosi"},{"state":"accepted","name":"Batteryuqz Batteryuqz"},{"state":"accepted","name":"Annotationsyyi Annotationsyyi"},{"state":"accepted","name":"JerryBoaky JerryBoaky"},{"state":"accepted","name":"Superchipsypn Superchipsypn"},{"state":"accepted","name":"iAquaLinkuqh iAquaLinkuqh"},{"state":"accepted","name":"Weaponlfd Weaponlfd"},{"state":"accepted","name":"paulineeo3 paulineeo3"},{"state":"accepted","name":"Kevinedica Kevinedica"},{"state":"accepted","name":"LucasphaNi LucasphaNi"},{"state":"accepted","name":"MoisesBoasp MoisesBoasp"},{"state":"accepted","name":"yandwolf yandwolf"},{"state":"accepted","name":"Manuellow Manuellow"},{"state":"accepted","name":"Piorkovskij58 Piorkovskij58"},{"state":"accepted","name":"yandsmot yandsmot"},{"state":"accepted","name":"Charlesorign Charlesorign"},{"state":"accepted","name":"hannahug1 hannahug1"},{"state":"accepted","name":"petercw4 petercw4"},{"state":"accepted","name":"Dannycoums Dannycoums"},{"state":"accepted","name":"JamesHek JamesHek"},{"state":"accepted","name":"rachelqc2 rachelqc2"},{"state":"accepted","name":"DonaldMO DonaldMO"},{"state":"accepted","name":"BrianSmomb BrianSmomb"},{"state":"accepted","name":"SlimeDiz SlimeDiz"},{"state":"accepted","name":"Kevinbor Kevinbor"},{"state":"accepted","name":"anitazg60 anitazg60"},{"state":"accepted","name":"Jamesquopy Jamesquopy"},{"state":"accepted","name":"amiliyazarip amiliyazarip"},{"state":"accepted","name":"deloriskp18 deloriskp18"},{"state":"accepted","name":"nihal khan"},{"state":"accepted","name":"MildredGet MildredGet"},{"state":"accepted","name":"nihal khan"},{"state":"accepted","name":"Charlierah Charlierah"},{"state":"accepted","name":"BBCltylmf BBCltylmf"},{"state":"accepted","name":"KuklaPinj903 KuklaPinj903"},{"state":"accepted","name":"gadanienn gadanienn"},{"state":"accepted","name":"ednaoq60 ednaoq60"},{"state":"accepted","name":"ThailandBrazy ThailandBrazy"},{"state":"accepted","name":"Mokronosov63 Mokronosov63"},{"state":"accepted","name":"ingridpg4 ingridpg4"},{"state":"accepted","name":"ErorostovHug ErorostovHug"},{"state":"accepted","name":"Geraldlooft Geraldlooft"},{"state":"accepted","name":"Lekarkin93 Lekarkin93"},{"state":"accepted","name":"Dysonler Dysonler"},{"state":"accepted","name":"webdolb webdolb"},{"state":"accepted","name":"madelinesh4 madelinesh4"},{"state":"accepted","name":"Fomenkov61 Fomenkov61"},{"state":"accepted","name":"terriezy1 terriezy1"},{"state":"accepted","name":"Marshallnfr Marshallnfr"},{"state":"accepted","name":"Leonelnam Leonelnam"},{"state":"accepted","name":"Thailandmom Thailandmom"},{"state":"accepted","name":"JeffreyGooky JeffreyGooky"},{"state":"accepted","name":"JamesAdavy JamesAdavy"},{"state":"accepted","name":"monicanq11 monicanq11"},{"state":"accepted","name":"Andyhok Andyhok"},{"state":"accepted","name":"Fenderpvb Fenderpvb"},{"state":"accepted","name":"shannonpl69 shannonpl69"},{"state":"accepted","name":"mandyif18 mandyif18"},{"state":"accepted","name":"Frolochkin64 Frolochkin64"},{"state":"accepted","name":"RickyTreme RickyTreme"},{"state":"accepted","name":"ninasemova ninasemova"},{"state":"accepted","name":"TNekitbka TNekitbka"},{"state":"accepted","name":"mildredcq60 mildredcq60"},{"state":"accepted","name":"Rashidov97 Rashidov97"},{"state":"accepted","name":"meblequowl meblequowl"},{"state":"accepted","name":"Tihonychev84 Tihonychev84"},{"state":"accepted","name":"Marina85Tal Marina85Tal"},{"state":"accepted","name":"CarolMaita CarolMaita"},{"state":"accepted","name":"Luchinin76 Luchinin76"},{"state":"accepted","name":"BriatCrelp BriatCrelp"},{"state":"accepted","name":"Karpushenkov80 Karpushenkov80"},{"state":"accepted","name":"gabrielvl1 gabrielvl1"},{"state":"accepted","name":"fullmacht fullmacht"},{"state":"accepted","name":"Jelektrincev74 Jelektrincev74"},{"state":"accepted","name":"lenoraoq3 lenoraoq3"},{"state":"accepted","name":"Kamynin67 Kamynin67"},{"state":"accepted","name":"Bobbiehiept Bobbiehiept"},{"state":"accepted","name":"mariettamb69 mariettamb69"},{"state":"accepted","name":"CecilFap CecilFap"},{"state":"accepted","name":"Pedr ometts"},{"state":"accepted","name":"Lavrenev63 Lavrenev63"},{"state":"accepted","name":"Spider Goa"},{"state":"accepted","name":"Thailand-Keymn Thailand-Keymn"},{"state":"accepted","name":"Illjuvcev99 Illjuvcev99"},{"state":"accepted","name":"barbrain18 barbrain18"},{"state":"accepted","name":"AgrouaSib AgrouaSib"},{"state":"accepted","name":"Jesustof Jesustof"},{"state":"accepted","name":"AnariTopreeply AnariTopreeply"},{"state":"accepted","name":"CarrieTug CarrieTug"},{"state":"accepted","name":"Erniestorm Erniestorm"},{"state":"accepted","name":"aisha paal"},{"state":"accepted","name":"CharlesUtila CharlesUtila"},{"state":"accepted","name":"AngeloSmeby AngeloSmeby"},{"state":"accepted","name":"EdwardIllib EdwardIllib"},{"state":"accepted","name":"Williamseede Williamseede"},{"state":"accepted","name":"EmmittHib EmmittHib"},{"state":"accepted","name":"forallzo forallzo"},{"state":"accepted","name":"Arsenkov75 Arsenkov75"},{"state":"accepted","name":"Greggodode Greggodode"},{"state":"accepted","name":"Wayday Wayday"},{"state":"accepted","name":"RogerTaw RogerTaw"},{"state":"accepted","name":"bradleyyq69 bradleyyq69"},{"state":"accepted","name":"RandallArize RandallArize"},{"state":"accepted","name":"Dobronozhenko60 Dobronozhenko60"},{"state":"accepted","name":"OlegParge OlegParge"},{"state":"accepted","name":"Volhonskij94 Volhonskij94"},{"state":"accepted","name":"Ankudimov77 Ankudimov77"},{"state":"accepted","name":"PassrewBrewduff PassrewBrewduff"},{"state":"accepted","name":"Vorobejchik82 Vorobejchik82"},{"state":"accepted","name":"lyamalinkova lyamalinkova"},{"state":"accepted","name":"Tailand-nelry Tailand-nelry"},{"state":"accepted","name":"Adsanblups Adsanblups"},{"state":"accepted","name":"GamesplayJah GamesplayJah"},{"state":"accepted","name":"Kennethabefe Kennethabefe"},{"state":"accepted","name":"Larioshin74 Larioshin74"},{"state":"accepted","name":"cathleenbb3 cathleenbb3"},{"state":"accepted","name":"MyDoors2018 MyDoors2018"},{"state":"accepted","name":"Petrjanin84 Petrjanin84"},{"state":"accepted","name":"LeonardElank LeonardElank"},{"state":"accepted","name":"Caroline Flack"},{"state":"accepted","name":"Jalevalov86 Jalevalov86"},{"state":"accepted","name":"triciaru2 triciaru2"},{"state":"accepted","name":"Efremceamy Efremceamy"},{"state":"accepted","name":"annetteta16 annetteta16"},{"state":"accepted","name":"Ljubjatin91 Ljubjatin91"},{"state":"accepted","name":"sample data"},{"state":"accepted","name":"stefaniesk3 stefaniesk3"},{"state":"accepted","name":"lizzierf16 lizzierf16"},{"state":"accepted","name":"Robertswona Robertswona"},{"state":"accepted","name":"Jeffreyagipt Jeffreyagipt"},{"state":"accepted","name":"Kate Fox"},{"state":"accepted","name":"BitcoinGes BitcoinGes"},{"state":"accepted","name":"Mogutnov59 Mogutnov59"},{"state":"accepted","name":"Aacstymn Aacstymn"},{"state":"accepted","name":"Travnikov50 Travnikov50"},{"state":"accepted","name":"Buturlakin94 Buturlakin94"},{"state":"accepted","name":"Gsmgeerok Gsmgeerok"},{"state":"accepted","name":"nevalg60 nevalg60"},{"state":"accepted","name":"Konstantinovskij82 Konstantinovskij82"},{"state":"accepted","name":"AlenchikMila AlenchikMila"},{"state":"accepted","name":"avtoOxync avtoOxync"},{"state":"accepted","name":"Pikaev88 Pikaev88"},{"state":"accepted","name":"Lauren Desouza"},{"state":"accepted","name":"Charlieses Charlieses"},{"state":"accepted","name":"Sahnin89 Sahnin89"},{"state":"accepted","name":"prognozhitprofi prognozhitprofi"},{"state":"accepted","name":"Fathima Khan"},{"state":"accepted","name":"Pechnikov64 Pechnikov64"},{"state":"accepted","name":"Pimshin65 Pimshin65"},{"state":"accepted","name":"melvagi18 melvagi18"},{"state":"accepted","name":"DonaldSix DonaldSix"},{"state":"accepted","name":"Magamedagaev95 Magamedagaev95"},{"state":"accepted","name":"LanaCog LanaCog"},{"state":"accepted","name":"Upolovnikov94 Upolovnikov94"},{"state":"accepted","name":"Robertaxiob Robertaxiob"},{"state":"accepted","name":"JustCBDmiste JustCBDmiste"},{"state":"accepted","name":"Artiwenko51 Artiwenko51"},{"state":"accepted","name":"VDSnon VDSnon"},{"state":"accepted","name":"vimarosprofi vimarosprofi"},{"state":"accepted","name":"Moskovskov88 Moskovskov88"},{"state":"accepted","name":"Ivorynup Ivorynup"},{"state":"accepted","name":"Sergeichev92 Sergeichev92"},{"state":"accepted","name":"Charlesthype Charlesthype"},{"state":"accepted","name":"Golubejko82 Golubejko82"},{"state":"accepted","name":"Seosamarabix Seosamarabix"},{"state":"accepted","name":"PuntaGordaacuck PuntaGordaacuck"},{"state":"accepted","name":"Jaroshenko57 Jaroshenko57"},{"state":"accepted","name":"Rabinovich91 Rabinovich91"},{"state":"accepted","name":"AlexLyday AlexLyday"},{"state":"accepted","name":"and33blups and33blups"},{"state":"accepted","name":"Vydrin58 Vydrin58"},{"state":"accepted","name":"mebelHit mebelHit"},{"state":"accepted","name":"Prokunin91 Prokunin91"},{"state":"accepted","name":"Batrakov79 Batrakov79"},{"state":"accepted","name":"Blockchainanoke Blockchainanoke"},{"state":"accepted","name":"Carolynnef Carolynnef"},{"state":"accepted","name":"Prohnov52 Prohnov52"},{"state":"accepted","name":"monyatihayaa monyatihayaa"},{"state":"accepted","name":"MarioBuH MarioBuH"},{"state":"accepted","name":"estellajm1 estellajm1"},{"state":"accepted","name":"Cvylev70 Cvylev70"},{"state":"accepted","name":"Totbanrupogma Totbanrupogma"},{"state":"accepted","name":"cashsmo cashsmo"},{"state":"accepted","name":"znakomstva.net znakomstva.net"},{"state":"accepted","name":"Remezov75 Remezov75"},{"state":"accepted","name":"RobertReelf RobertReelf"},{"state":"accepted","name":"olyaniuktova olyaniuktova"},{"state":"accepted","name":"dorakutinina dorakutinina"},{"state":"accepted","name":"Joshuaacurf Joshuaacurf"},{"state":"accepted","name":"Osinkin58 Osinkin58"},{"state":"accepted","name":"Zavadovskij75 Zavadovskij75"},{"state":"accepted","name":"GladysCah GladysCah"},{"state":"accepted","name":"Samodov81 Samodov81"},{"state":"accepted","name":"Thomasplami Thomasplami"},{"state":"accepted","name":"Kirilin67 Kirilin67"},{"state":"accepted","name":"Davidhon Davidhon"},{"state":"accepted","name":"palisprofi palisprofi"},{"state":"accepted","name":"Upadyshev56 Upadyshev56"},{"state":"accepted","name":"josephup2 josephup2"},{"state":"accepted","name":"Lobkov54 Lobkov54"},{"state":"accepted","name":"Savvinskij70 Savvinskij70"},{"state":"accepted","name":"gruzOxync gruzOxync"},{"state":"accepted","name":"sidneyun11 sidneyun11"},{"state":"accepted","name":"Chasovnikov75 Chasovnikov75"},{"state":"accepted","name":"irmarp60 irmarp60"},{"state":"accepted","name":"Zlydnev64 Zlydnev64"},{"state":"accepted","name":"MaykiThype MaykiThype"},{"state":"accepted","name":"Sumoblups Sumoblups"},{"state":"accepted","name":"NormaMon NormaMon"},{"state":"accepted","name":"Trubihin64 Trubihin64"},{"state":"accepted","name":"Tailand-fieft Tailand-fieft"},{"state":"accepted","name":"Krasnolozhkin96 Krasnolozhkin96"},{"state":"accepted","name":"Stevenpieft Stevenpieft"},{"state":"accepted","name":"AngeliSync AngeliSync"},{"state":"accepted","name":"MainkraftQat MainkraftQat"},{"state":"accepted","name":"Krovopuskov82 Krovopuskov82"},{"state":"accepted","name":"Ravzindush Ravzindush"},{"state":"accepted","name":"Trefolev93 Trefolev93"},{"state":"accepted","name":"Skripicyn58 Skripicyn58"},{"state":"accepted","name":"Andrewimach Andrewimach"},{"state":"accepted","name":"Jadryshnikov95 Jadryshnikov95"},{"state":"accepted","name":"YuliaAdoxy YuliaAdoxy"},{"state":"accepted","name":"Bonnie jones"},{"state":"accepted","name":"angelineic2 angelineic2"},{"state":"accepted","name":"josephineba18 josephineba18"},{"state":"accepted","name":"Savenkov87 Savenkov87"},{"state":"accepted","name":"stanleytj60 stanleytj60"},{"state":"accepted","name":"Futbolkiwow Futbolkiwow"},{"state":"accepted","name":"Derkach68 Derkach68"},{"state":"accepted","name":"Artobolevskij68 Artobolevskij68"},{"state":"accepted","name":"Dubovikov60 Dubovikov60"},{"state":"accepted","name":"Skripach83 Skripach83"},{"state":"accepted","name":"Charlesscogy Charlesscogy"},{"state":"accepted","name":"christyuf4 christyuf4"},{"state":"accepted","name":"Utrobin87 Utrobin87"},{"state":"accepted","name":"Sablukov73 Sablukov73"},{"state":"accepted","name":"Debora Thurman"},{"state":"accepted","name":"VideoDem VideoDem"},{"state":"accepted","name":"Smolkin95 Smolkin95"},{"state":"accepted","name":"NetflixWhary NetflixWhary"},{"state":"accepted","name":"Petkevich83 Petkevich83"},{"state":"accepted","name":"Poroh74 Poroh74"},{"state":"accepted","name":"FRstoreasted FRstoreasted"},{"state":"accepted","name":"CarrollUnony CarrollUnony"},{"state":"accepted","name":"kostoreDiand kostoreDiand"},{"state":"accepted","name":"CharlotteNal CharlotteNal"},{"state":"accepted","name":"Henrygaf Henrygaf"},{"state":"accepted","name":"EkaterinaAdest EkaterinaAdest"},{"state":"accepted","name":"Monikaneosy Monikaneosy"},{"state":"accepted","name":"Lloydgoalf Lloydgoalf"},{"state":"accepted","name":"lolkdor lolkdor"},{"state":"accepted","name":"Fesenko57 Fesenko57"},{"state":"accepted","name":"Deniseniday Deniseniday"},{"state":"accepted","name":"PLstoreIncak PLstoreIncak"},{"state":"accepted","name":"Dovgalevskij72 Dovgalevskij72"},{"state":"accepted","name":"jstroykaprofi jstroykaprofi"},{"state":"accepted","name":"kiraduhovnay kiraduhovnay"},{"state":"accepted","name":"CreativeBeargroli CreativeBeargroli"},{"state":"accepted","name":"Hamovnikov65 Hamovnikov65"},{"state":"accepted","name":"Rezvjakov97 Rezvjakov97"},{"state":"accepted","name":"njaf njaf"},{"state":"accepted","name":"BRstoreFleld BRstoreFleld"},{"state":"accepted","name":"EmileHub EmileHub"},{"state":"accepted","name":"Revunov84 Revunov84"},{"state":"accepted","name":"Staroverov73 Staroverov73"},{"state":"accepted","name":"CorinneTak CorinneTak"},{"state":"accepted","name":"EdwardMiz EdwardMiz"},{"state":"accepted","name":"Brasletov78 Brasletov78"},{"state":"accepted","name":"Isabelle88fah Isabelle88fah"},{"state":"accepted","name":"Svob0Da4 Svob0Da4"},{"state":"accepted","name":"Vasilenkov99 Vasilenkov99"},{"state":"accepted","name":"VideoPoilm VideoPoilm"},{"state":"accepted","name":"holodOxync holodOxync"},{"state":"accepted","name":"Bulatkin55 Bulatkin55"},{"state":"accepted","name":"KevinLot KevinLot"},{"state":"accepted","name":"marjoriegr3 marjoriegr3"},{"state":"accepted","name":"Ruzancev80 Ruzancev80"},{"state":"accepted","name":"Ahtuson Ahtuson"},{"state":"accepted","name":"MduUyyqNema MduUyyqNema"},{"state":"accepted","name":"Jacjuk86 Jacjuk86"},{"state":"accepted","name":"Laurabum Laurabum"},{"state":"accepted","name":"Dorokhovalish Dorokhovalish"},{"state":"accepted","name":"lavonnest16 lavonnest16"},{"state":"accepted","name":"Lisenkov92 Lisenkov92"},{"state":"accepted","name":"Sabinin90 Sabinin90"},{"state":"accepted","name":"Selvin83 Selvin83"},{"state":"accepted","name":"tayloreb16 tayloreb16"},{"state":"accepted","name":"marilynve11 marilynve11"},{"state":"accepted","name":"Krupenin78 Krupenin78"},{"state":"accepted","name":"mpidorFrief mpidorFrief"},{"state":"accepted","name":"eugenefk18 eugenefk18"},{"state":"accepted","name":"kimberlyqb3 kimberlyqb3"},{"state":"accepted","name":"Kochenevskij60 Kochenevskij60"},{"state":"accepted","name":"Zagrjazhskij95 Zagrjazhskij95"},{"state":"accepted","name":"Gadzhibekov67 Gadzhibekov67"},{"state":"accepted","name":"Peshnin78 Peshnin78"},{"state":"accepted","name":"Rickyhak Rickyhak"},{"state":"accepted","name":"Andreyatork Andreyatork"},{"state":"accepted","name":"Pavlygin83 Pavlygin83"},{"state":"accepted","name":"flareona flareona"},{"state":"accepted","name":"tflatprofi tflatprofi"},{"state":"accepted","name":"ursulayi18 ursulayi18"},{"state":"accepted","name":"estellexj69 estellexj69"},{"state":"accepted","name":"Alcodrink Alcodrink"},{"state":"accepted","name":"Gurkov50 Gurkov50"},{"state":"accepted","name":"lenoracs3 lenoracs3"},{"state":"accepted","name":"Michaeltum Michaeltum"},{"state":"accepted","name":"Fatov66 Fatov66"},{"state":"accepted","name":"Jeffreyjag Jeffreyjag"},{"state":"accepted","name":"Juanitadex Juanitadex"},{"state":"accepted","name":"Harlashev53 Harlashev53"},{"state":"accepted","name":"WilliamBring WilliamBring"},{"state":"accepted","name":"Jazov63 Jazov63"},{"state":"accepted","name":"LarryFoods LarryFoods"},{"state":"accepted","name":"rosalindnh16 rosalindnh16"},{"state":"accepted","name":"Bezzubikov76 Bezzubikov76"},{"state":"accepted","name":"Zorich75 Zorich75"},{"state":"accepted","name":"Stanmorennn Stanmorennn"},{"state":"accepted","name":"Blenderzyl Blenderzyl"},{"state":"accepted","name":"RebeccaInava RebeccaInava"},{"state":"accepted","name":"gildajo4 gildajo4"},{"state":"accepted","name":"Plashinov69 Plashinov69"},{"state":"accepted","name":"Williamclutt Williamclutt"},{"state":"accepted","name":"lightroomKal lightroomKal"},{"state":"accepted","name":"Posobilov97 Posobilov97"},{"state":"accepted","name":"BettyAreby BettyAreby"},{"state":"accepted","name":"Cecilia Sanders"},{"state":"accepted","name":"Sam mann"},{"state":"accepted","name":"Gitkin87 Gitkin87"},{"state":"accepted","name":"Rozhnin76 Rozhnin76"},{"state":"accepted","name":"Hrustov73 Hrustov73"},{"state":"accepted","name":"SEOMichaellic SEOMichaellic"},{"state":"accepted","name":"shirokinroW shirokinroW"},{"state":"accepted","name":"Babich90 Babich90"},{"state":"accepted","name":"Tolbuzin60 Tolbuzin60"},{"state":"accepted","name":"kerricw11 kerricw11"},{"state":"accepted","name":"Semychev97 Semychev97"},{"state":"accepted","name":"gazetkiprofi gazetkiprofi"},{"state":"accepted","name":"Kilenin98 Kilenin98"},{"state":"accepted","name":"marianbk16 marianbk16"},{"state":"accepted","name":"DannyVit DannyVit"},{"state":"accepted","name":"ValLetePayolo ValLetePayolo"},{"state":"accepted","name":"Sigulev81 Sigulev81"},{"state":"accepted","name":"Reba Richard"},{"state":"accepted","name":"Terrellimire Terrellimire"},{"state":"accepted","name":"Egorovnin53 Egorovnin53"},{"state":"accepted","name":"Durnev82 Durnev82"},{"state":"accepted","name":"LynwoodMam LynwoodMam"},{"state":"accepted","name":"Rastopchin82 Rastopchin82"},{"state":"accepted","name":"Denisevich81 Denisevich81"},{"state":"accepted","name":"Scotttourf Scotttourf"},{"state":"accepted","name":"Williampseut Williampseut"},{"state":"accepted","name":"StevenEviff StevenEviff"},{"state":"accepted","name":"Markeev94 Markeev94"},{"state":"accepted","name":"Pahomenko56 Pahomenko56"},{"state":"accepted","name":"Vincentfoeve Vincentfoeve"},{"state":"accepted","name":"Rodigin87 Rodigin87"},{"state":"accepted","name":"Zinjakov54 Zinjakov54"},{"state":"accepted","name":"chouseprofi chouseprofi"},{"state":"accepted","name":"BojkovErabs BojkovErabs"},{"state":"accepted","name":"YulijaFal YulijaFal"},{"state":"accepted","name":"galewc16 galewc16"},{"state":"accepted","name":"Savvushkin83 Savvushkin83"},{"state":"accepted","name":"Slonimskij95 Slonimskij95"},{"state":"accepted","name":"agnesmu3 agnesmu3"},{"state":"accepted","name":"Juffa84 Juffa84"},{"state":"accepted","name":"Timofeichev71 Timofeichev71"},{"state":"accepted","name":"EdeAmism EdeAmism"},{"state":"accepted","name":"Alabyshev97 Alabyshev97"},{"state":"accepted","name":"RomeoFef RomeoFef"},{"state":"accepted","name":"Razumovskij84 Razumovskij84"},{"state":"accepted","name":"DiplrewBrewduff DiplrewBrewduff"},{"state":"accepted","name":"Franksicky Franksicky"},{"state":"accepted","name":"Tjazhelkin92 Tjazhelkin92"},{"state":"accepted","name":"Cibulja82 Cibulja82"},{"state":"accepted","name":"Kolesnichenko86 Kolesnichenko86"},{"state":"accepted","name":"SpartakScode SpartakScode"},{"state":"accepted","name":"Gundarev69 Gundarev69"},{"state":"accepted","name":"Kozhin69 Kozhin69"},{"state":"accepted","name":"DanielGom DanielGom"},{"state":"accepted","name":"Ushatkin73 Ushatkin73"},{"state":"accepted","name":"Bazunov83 Bazunov83"},{"state":"accepted","name":"Lachkovatough Lachkovatough"},{"state":"accepted","name":"gayzi60 gayzi60"},{"state":"accepted","name":"Lomakin60 Lomakin60"},{"state":"accepted","name":"Damiankirty Damiankirty"},{"state":"accepted","name":"creamyspo creamyspo"},{"state":"accepted","name":"MaksonPib MaksonPib"},{"state":"accepted","name":"Braslavskij87 Braslavskij87"},{"state":"accepted","name":"Annwenkskij56 Annwenkskij56"},{"state":"accepted","name":"wesleyej11 wesleyej11"},{"state":"accepted","name":"Astapchenok58 Astapchenok58"},{"state":"accepted","name":"Melissahep Melissahep"},{"state":"accepted","name":"Egor85 Egor85"},{"state":"accepted","name":"Hain53 Hain53"},{"state":"accepted","name":"ZXVATLIAIGMA ZXVATLIAIGMA"},{"state":"accepted","name":"Oborinadut Oborinadut"},{"state":"accepted","name":"Fefilin92 Fefilin92"},{"state":"accepted","name":"Alexemalo Alexemalo"},{"state":"accepted","name":"Clintaciche Clintaciche"},{"state":"accepted","name":"Siketin96 Siketin96"},{"state":"accepted","name":"Letavin77 Letavin77"},{"state":"accepted","name":"Panchurin86 Panchurin86"},{"state":"accepted","name":"NastyaBon NastyaBon"},{"state":"accepted","name":"JamesAdoma JamesAdoma"},{"state":"accepted","name":"Sinjak95 Sinjak95"},{"state":"accepted","name":"Frankieskipt Frankieskipt"},{"state":"accepted","name":"Senkevich85 Senkevich85"},{"state":"accepted","name":"Sweety Unlimited Fun"},{"state":"accepted","name":"Varennikov81 Varennikov81"},{"state":"accepted","name":"Natalekazer Natalekazer"},{"state":"accepted","name":"Uzdechkin91 Uzdechkin91"},{"state":"accepted","name":"ScottyRag ScottyRag"},{"state":"accepted","name":"lovegram.ru lovegram.ru"},{"state":"accepted","name":"onfilmzprofi onfilmzprofi"},{"state":"accepted","name":"Snizhko94 Snizhko94"},{"state":"accepted","name":"JefferyInDuh JefferyInDuh"},{"state":"accepted","name":"Randyunsop Randyunsop"},{"state":"accepted","name":"Poroh95 Poroh95"},{"state":"accepted","name":"googalex googalex"},{"state":"accepted","name":"VitiugeTheld VitiugeTheld"},{"state":"accepted","name":"Jurenev97 Jurenev97"},{"state":"accepted","name":"Podlekarev72 Podlekarev72"},{"state":"accepted","name":"penHit penHit"},{"state":"accepted","name":"Galygin53 Galygin53"},{"state":"accepted","name":"Jeffreymap Jeffreymap"},{"state":"accepted","name":"miachzoollar miachzoollar"},{"state":"accepted","name":"atlfyzoollar atlfyzoollar"},{"state":"accepted","name":"waitingzoollar waitingzoollar"},{"state":"accepted","name":"ltybczoollar ltybczoollar"},{"state":"accepted","name":"Vasilissazoollar Vasilissazoollar"},{"state":"accepted","name":"heckfysxzoollar heckfysxzoollar"},{"state":"accepted","name":"vfrczoollar vfrczoollar"},{"state":"accepted","name":"Pascherzoollar Pascherzoollar"},{"state":"accepted","name":"Faciermozoollar Faciermozoollar"},{"state":"accepted","name":"Anicasalarzoollar Anicasalarzoollar"},{"state":"accepted","name":"venuszoollar venuszoollar"},{"state":"accepted","name":"uthvtczoollar uthvtczoollar"},{"state":"accepted","name":"fhntvbzzoollar fhntvbzzoollar"},{"state":"accepted","name":"hen hen"},{"state":"accepted","name":"bynfzoollar bynfzoollar"},{"state":"accepted","name":"petuniazoollar petuniazoollar"},{"state":"accepted","name":"dflbvrfzoollar dflbvrfzoollar"},{"state":"accepted","name":"vffzoollar vffzoollar"},{"state":"accepted","name":"Emiliazoollar Emiliazoollar"},{"state":"accepted","name":"Annuszoollar Annuszoollar"},{"state":"accepted","name":"yfcnfcm.irfzoollar yfcnfcm.irfzoollar"},{"state":"accepted","name":"gfdkyzzoollar gfdkyzzoollar"},{"state":"accepted","name":"gtnheifzoollar gtnheifzoollar"},{"state":"accepted","name":"Blondezoollar Blondezoollar"},{"state":"accepted","name":"kflfzoollar kflfzoollar"},{"state":"accepted","name":"illuzoollar illuzoollar"},{"state":"accepted","name":"borulzoollar borulzoollar"},{"state":"accepted","name":"Valeszoollar Valeszoollar"},{"state":"accepted","name":"hermzoollar hermzoollar"},{"state":"accepted","name":"gtnhzyzzoollar gtnhzyzzoollar"},{"state":"accepted","name":"Abandonedzoollar Abandonedzoollar"},{"state":"accepted","name":"Lillianzoollar Lillianzoollar"},{"state":"accepted","name":"androniumzoollar androniumzoollar"},{"state":"accepted","name":"manazons manazons"},{"state":"accepted","name":"Fauzahnzoollar Fauzahnzoollar"},{"state":"accepted","name":"Yozilzoollar Yozilzoollar"},{"state":"accepted","name":"njkzyfzoollar njkzyfzoollar"},{"state":"accepted","name":"Inusiazoollar Inusiazoollar"},{"state":"accepted","name":"gfdkbxzoollar gfdkbxzoollar"},{"state":"accepted","name":"Biaemizoollar Biaemizoollar"},{"state":"accepted","name":"angelwo60 angelwo60"},{"state":"accepted","name":"Balladordanazoollar Balladordanazoollar"},{"state":"accepted","name":"vadishzoollar vadishzoollar"},{"state":"accepted","name":"flfveirfzoollar flfveirfzoollar"},{"state":"accepted","name":"valyuhazoollar valyuhazoollar"},{"state":"accepted","name":"JamesEnuro JamesEnuro"},{"state":"accepted","name":"Kezanokzoollar Kezanokzoollar"},{"state":"accepted","name":"Chillwindzoollar Chillwindzoollar"},{"state":"accepted","name":"dthfifzoollar dthfifzoollar"},{"state":"accepted","name":"lavrunyazoollar lavrunyazoollar"},{"state":"accepted","name":"Manyushazoollar Manyushazoollar"},{"state":"accepted","name":"Katiazoollar Katiazoollar"},{"state":"accepted","name":"dtyfzoollar dtyfzoollar"},{"state":"accepted","name":"Qanadzoollar Qanadzoollar"},{"state":"accepted","name":"Bloodhammerzoollar Bloodhammerzoollar"},{"state":"accepted","name":"vyacheslavkazoollar vyacheslavkazoollar"},{"state":"accepted","name":"Dianardinzoollar Dianardinzoollar"},{"state":"accepted","name":"kfdhtyzzoollar kfdhtyzzoollar"},{"state":"accepted","name":"sanyurazoollar sanyurazoollar"},{"state":"accepted","name":"gffzoollar gffzoollar"},{"state":"accepted","name":"vbyeifzoollar vbyeifzoollar"},{"state":"accepted","name":"vfhbyzoollar vfhbyzoollar"},{"state":"accepted","name":"Valyazoollar Valyazoollar"},{"state":"accepted","name":"gtnfyzzoollar gtnfyzzoollar"},{"state":"accepted","name":"Inosesosis Inosesosis"},{"state":"accepted","name":"fenyazoollar fenyazoollar"},{"state":"accepted","name":"nastassiazoollar nastassiazoollar"},{"state":"accepted","name":"mareyazoollar mareyazoollar"},{"state":"accepted","name":"afyzzoollar afyzzoollar"},{"state":"accepted","name":"hbvvbxzoollar hbvvbxzoollar"},{"state":"accepted","name":"gjkzzoollar gjkzzoollar"},{"state":"accepted","name":"nadishzoollar nadishzoollar"},{"state":"accepted","name":"Shustikov84 Shustikov84"},{"state":"accepted","name":"Harnarzoollar Harnarzoollar"},{"state":"accepted","name":"Volodyaszoollar Volodyaszoollar"},{"state":"accepted","name":"vbieyzzoollar vbieyzzoollar"},{"state":"accepted","name":"nbvfyzzoollar nbvfyzzoollar"},{"state":"accepted","name":"yunyazoollar yunyazoollar"},{"state":"accepted","name":"evdeniyzoollar evdeniyzoollar"},{"state":"accepted","name":"rfnthbyfzoollar rfnthbyfzoollar"},{"state":"accepted","name":"Jeavivzoollar Jeavivzoollar"},{"state":"accepted","name":"Gibbenszoollar Gibbenszoollar"},{"state":"accepted","name":"vfhmzyrfzoollar vfhmzyrfzoollar"},{"state":"accepted","name":"fyeifzoollar fyeifzoollar"},{"state":"accepted","name":"Dorgsezoollar Dorgsezoollar"},{"state":"accepted","name":"twitterhackpass.com twitterhackpass.com"},{"state":"accepted","name":"kbqrfzoollar kbqrfzoollar"},{"state":"accepted","name":"fkfzoollar fkfzoollar"},{"state":"accepted","name":"Lahtanov92 Lahtanov92"},{"state":"accepted","name":"fynjybyfzoollar fynjybyfzoollar"},{"state":"accepted","name":"venfzoollar venfzoollar"},{"state":"accepted","name":"utyyflbqzoollar utyyflbqzoollar"},{"state":"accepted","name":"Bragrinnzoollar Bragrinnzoollar"},{"state":"accepted","name":"Armandoclado Armandoclado"},{"state":"accepted","name":"Bloodbringerzoollar Bloodbringerzoollar"},{"state":"accepted","name":"maximilianzoollar maximilianzoollar"},{"state":"accepted","name":"dfkthfzoollar dfkthfzoollar"},{"state":"accepted","name":"Petyazoollar Petyazoollar"},{"state":"accepted","name":"fgjkzzoollar fgjkzzoollar"},{"state":"accepted","name":"Buhov50 Buhov50"},{"state":"accepted","name":"svetlanazoollar svetlanazoollar"},{"state":"accepted","name":"vsevolodichzoollar vsevolodichzoollar"},{"state":"accepted","name":"arseniazoollar arseniazoollar"},{"state":"accepted","name":"HenryEmili HenryEmili"},{"state":"accepted","name":"MarNop MarNop"},{"state":"accepted","name":"SlaAmism SlaAmism"},{"state":"accepted","name":"Getbacknoing Getbacknoing"},{"state":"accepted","name":"Xikonzoollar Xikonzoollar"},{"state":"accepted","name":"johnzoollar johnzoollar"},{"state":"accepted","name":"Ljubchenko85 Ljubchenko85"},{"state":"accepted","name":"Ionkazoollar Ionkazoollar"},{"state":"accepted","name":"Dashuhazoollar Dashuhazoollar"},{"state":"accepted","name":"therezoollar therezoollar"},{"state":"accepted","name":"frosyazoollar frosyazoollar"},{"state":"accepted","name":"vbkfyzoollar vbkfyzoollar"},{"state":"accepted","name":"Son Son"},{"state":"accepted","name":"gfdkjxrfzoollar gfdkjxrfzoollar"},{"state":"accepted","name":"Braswynzoollar Braswynzoollar"},{"state":"accepted","name":"BeauVopzoollar BeauVopzoollar"},{"state":"accepted","name":"fyyeczzoollar fyyeczzoollar"},{"state":"accepted","name":"melechzoollar melechzoollar"},{"state":"accepted","name":"mariahzoollar mariahzoollar"},{"state":"accepted","name":"Miljutin61 Miljutin61"},{"state":"accepted","name":"lisavkazoollar lisavkazoollar"},{"state":"accepted","name":"buekzzoollar buekzzoollar"},{"state":"accepted","name":"polyxyushazoollar polyxyushazoollar"},{"state":"accepted","name":"vfhnfzoollar vfhnfzoollar"},{"state":"accepted","name":"Llathidanzoollar Llathidanzoollar"},{"state":"accepted","name":"ybrjkzzoollar ybrjkzzoollar"},{"state":"accepted","name":"triciasg16 triciasg16"},{"state":"accepted","name":"elisavetazoollar elisavetazoollar"},{"state":"accepted","name":"marikazoollar marikazoollar"},{"state":"accepted","name":"Pavlochkazoollar Pavlochkazoollar"},{"state":"accepted","name":"fhntvjyrfzoollar fhntvjyrfzoollar"},{"state":"accepted","name":"petruniazoollar petruniazoollar"},{"state":"accepted","name":"Doullezoollar Doullezoollar"},{"state":"accepted","name":"Brajindzoollar Brajindzoollar"},{"state":"accepted","name":"opermaxx opermaxx"},{"state":"accepted","name":"Dorrellzoollar Dorrellzoollar"},{"state":"accepted","name":"Jessakazoollar Jessakazoollar"},{"state":"accepted","name":"Faedalzoollar Faedalzoollar"},{"state":"accepted","name":"Anthonyzoollar Anthonyzoollar"},{"state":"accepted","name":"Petrochenko58 Petrochenko58"},{"state":"accepted","name":"aksutazoollar aksutazoollar"},{"state":"accepted","name":"Dickhokzoollar Dickhokzoollar"},{"state":"accepted","name":"Mihailinkazoollar Mihailinkazoollar"},{"state":"accepted","name":"JoJojaszoollar JoJojaszoollar"},{"state":"accepted","name":"nillazoollar nillazoollar"},{"state":"accepted","name":"Brockmanzoollar Brockmanzoollar"},{"state":"accepted","name":"gladezoollar gladezoollar"},{"state":"accepted","name":"Mohammadzoollar Mohammadzoollar"},{"state":"accepted","name":"dfctyzzoollar dfctyzzoollar"},{"state":"accepted","name":"Timonzoollar Timonzoollar"},{"state":"accepted","name":"dfcznfzoollar dfcznfzoollar"},{"state":"accepted","name":"bkmifzoollar bkmifzoollar"},{"state":"accepted","name":"tahjcbvzoollar tahjcbvzoollar"},{"state":"accepted","name":"Beazezoollar Beazezoollar"},{"state":"accepted","name":"Arashigiszoollar Arashigiszoollar"},{"state":"accepted","name":"Candygirlzoollar Candygirlzoollar"},{"state":"accepted","name":"venediktychzoollar venediktychzoollar"},{"state":"accepted","name":"ufhzzoollar ufhzzoollar"},{"state":"accepted","name":"kbleifzoollar kbleifzoollar"},{"state":"accepted","name":"Ananayazoollar Ananayazoollar"},{"state":"accepted","name":"Dianazoollar Dianazoollar"},{"state":"accepted","name":"rjcnzzoollar rjcnzzoollar"},{"state":"accepted","name":"gjkfzoollar gjkfzoollar"},{"state":"accepted","name":"geshazoollar geshazoollar"},{"state":"accepted","name":"Kindreganzoollar Kindreganzoollar"},{"state":"accepted","name":"Vitalzoollar Vitalzoollar"},{"state":"accepted","name":"Thomascok Thomascok"},{"state":"accepted","name":"Seatsikzoollar Seatsikzoollar"},{"state":"accepted","name":"Sieraszoollar Sieraszoollar"},{"state":"accepted","name":"Akinohnzoollar Akinohnzoollar"},{"state":"accepted","name":"Aradorzoollar Aradorzoollar"},{"state":"accepted","name":"Mihailinazoollar Mihailinazoollar"},{"state":"accepted","name":"bdfyzzoollar bdfyzzoollar"},{"state":"accepted","name":"sverhprofi sverhprofi"},{"state":"accepted","name":"dbjktnnfzoollar dbjktnnfzoollar"},{"state":"accepted","name":"Nejaszoollar Nejaszoollar"},{"state":"accepted","name":"ledzoollar ledzoollar"},{"state":"accepted","name":"nfveczzoollar nfveczzoollar"},{"state":"accepted","name":"manutazoollar manutazoollar"},{"state":"accepted","name":"Avdulyazoollar Avdulyazoollar"},{"state":"accepted","name":"jhczzoollar jhczzoollar"},{"state":"accepted","name":"fyfnjkmrfzoollar fyfnjkmrfzoollar"},{"state":"accepted","name":"Chivilev81 Chivilev81"},{"state":"accepted","name":"dfkifzoollar dfkifzoollar"},{"state":"accepted","name":"dthefzoollar dthefzoollar"},{"state":"accepted","name":"Kenterzoollar Kenterzoollar"},{"state":"accepted","name":"geruhazoollar geruhazoollar"},{"state":"accepted","name":"ujhfzoollar ujhfzoollar"},{"state":"accepted","name":"Anyshounzoollar Anyshounzoollar"},{"state":"accepted","name":"anurazoollar anurazoollar"},{"state":"accepted","name":"Reiny Reiny"},{"state":"accepted","name":"gtnefzoollar gtnefzoollar"},{"state":"accepted","name":"emuniazoollar emuniazoollar"},{"state":"accepted","name":"Nilezoollar Nilezoollar"},{"state":"accepted","name":"Cableszoollar Cableszoollar"},{"state":"accepted","name":"Fenrilabarzoollar Fenrilabarzoollar"},{"state":"accepted","name":"viktorzoollar viktorzoollar"},{"state":"accepted","name":"Ortazoollar Ortazoollar"},{"state":"accepted","name":"Pecuezoollar Pecuezoollar"},{"state":"accepted","name":"DonaldSes DonaldSes"},{"state":"accepted","name":"Fedorzoollar Fedorzoollar"},{"state":"accepted","name":"repzzoollar repzzoollar"},{"state":"accepted","name":"fedanzoollar fedanzoollar"},{"state":"accepted","name":"vfhktyrfzoollar vfhktyrfzoollar"},{"state":"accepted","name":"fylhjyzzoollar fylhjyzzoollar"},{"state":"accepted","name":"Beazetuszoollar Beazetuszoollar"},{"state":"accepted","name":"arsenychzoollar arsenychzoollar"},{"state":"accepted","name":"nonuszoollar nonuszoollar"},{"state":"accepted","name":"gtnhbyrfzoollar gtnhbyrfzoollar"},{"state":"accepted","name":"natalyazoollar natalyazoollar"},{"state":"accepted","name":"KaJahtin97 KaJahtin97"},{"state":"accepted","name":"dunyashazoollar dunyashazoollar"},{"state":"accepted","name":"cbyfzoollar cbyfzoollar"},{"state":"accepted","name":"jhbcsxzoollar jhbcsxzoollar"},{"state":"accepted","name":"dkflbckfdfzoollar dkflbckfdfzoollar"},{"state":"accepted","name":"Bonsayevisp Bonsayevisp"},{"state":"accepted","name":"yfnfkmirfzoollar yfnfkmirfzoollar"},{"state":"accepted","name":"Terryzoollar Terryzoollar"},{"state":"accepted","name":"yfzzoollar yfzzoollar"},{"state":"accepted","name":"antonzoollar antonzoollar"},{"state":"accepted","name":"angelgirlzoollar angelgirlzoollar"},{"state":"accepted","name":"Karentib Karentib"},{"state":"accepted","name":"gtneifzoollar gtneifzoollar"},{"state":"accepted","name":"lidonyazoollar lidonyazoollar"},{"state":"accepted","name":"utyeczzoollar utyeczzoollar"},{"state":"accepted","name":"Koznakov98 Koznakov98"},{"state":"accepted","name":"cthutbxzoollar cthutbxzoollar"},{"state":"accepted","name":"Yuliyazoollar Yuliyazoollar"},{"state":"accepted","name":"Doomwingzoollar Doomwingzoollar"},{"state":"accepted","name":"altafl11 altafl11"},{"state":"accepted","name":"Psalomwikov60 Psalomwikov60"},{"state":"accepted","name":"fkbcfzoollar fkbcfzoollar"},{"state":"accepted","name":"Andromakuszoollar Andromakuszoollar"},{"state":"accepted","name":"Adelinezoollar Adelinezoollar"},{"state":"accepted","name":"kbkzzoollar kbkzzoollar"},{"state":"accepted","name":"ktczzoollar ktczzoollar"},{"state":"accepted","name":"darcytd16 darcytd16"},{"state":"accepted","name":"insidezoollar insidezoollar"},{"state":"accepted","name":"cthueyzzoollar cthueyzzoollar"},{"state":"accepted","name":"rfvbkmrfzoollar rfvbkmrfzoollar"},{"state":"accepted","name":"vbnzqzoollar vbnzqzoollar"},{"state":"accepted","name":"Pennyzoollar Pennyzoollar"},{"state":"accepted","name":"Pirozhinskij77 Pirozhinskij77"},{"state":"accepted","name":"yzzoollar yzzoollar"},{"state":"accepted","name":"Blackbrandzoollar Blackbrandzoollar"},{"state":"accepted","name":"Kabandiszoollar Kabandiszoollar"},{"state":"accepted","name":"dfktynbyfzoollar dfktynbyfzoollar"},{"state":"accepted","name":"GeorgeCep GeorgeCep"},{"state":"accepted","name":"Buriruszoollar Buriruszoollar"},{"state":"accepted","name":"geniuszoollar geniuszoollar"},{"state":"accepted","name":"dkflbvbheirfzoollar dkflbvbheirfzoollar"},{"state":"accepted","name":"Kobyzev61 Kobyzev61"},{"state":"accepted","name":"LissaOmivy LissaOmivy"},{"state":"accepted","name":"LolaSa LolaSa"},{"state":"accepted","name":"Sienkiewiczzoollar Sienkiewiczzoollar"},{"state":"accepted","name":"Trentonzoollar Trentonzoollar"},{"state":"accepted","name":"Solversonzoollar Solversonzoollar"},{"state":"accepted","name":"nfhfcrfzoollar nfhfcrfzoollar"},{"state":"accepted","name":"Dailmaranzoollar Dailmaranzoollar"},{"state":"accepted","name":"rctymzzoollar rctymzzoollar"},{"state":"accepted","name":"sergeichzoollar sergeichzoollar"},{"state":"accepted","name":"Raymondhew Raymondhew"},{"state":"accepted","name":"elunazoollar elunazoollar"},{"state":"accepted","name":"Makedazoollar Makedazoollar"},{"state":"accepted","name":"Aksencev57 Aksencev57"},{"state":"accepted","name":"MalikPaw MalikPaw"},{"state":"accepted","name":"Beydarzoollar Beydarzoollar"},{"state":"accepted","name":"brandiemz4 brandiemz4"},{"state":"accepted","name":"Theodorazoollar Theodorazoollar"},{"state":"accepted","name":"vitalizoollar vitalizoollar"},{"state":"accepted","name":"neczzoollar neczzoollar"},{"state":"accepted","name":"Warrazoollar Warrazoollar"},{"state":"accepted","name":"bhtyfzoollar bhtyfzoollar"},{"state":"accepted","name":"vbkbfyrfzoollar vbkbfyrfzoollar"},{"state":"accepted","name":"adamushkazoollar adamushkazoollar"},{"state":"accepted","name":"Clarencezoollar Clarencezoollar"},{"state":"accepted","name":"Bartrumzoollar Bartrumzoollar"},{"state":"accepted","name":"Malogolovka54 Malogolovka54"},{"state":"accepted","name":"hjvfyzoollar hjvfyzoollar"},{"state":"accepted","name":"Bintharszoollar Bintharszoollar"},{"state":"accepted","name":"Ninohazoollar Ninohazoollar"},{"state":"accepted","name":"Fordrelbinezoollar Fordrelbinezoollar"},{"state":"accepted","name":"Kirunazoollar Kirunazoollar"},{"state":"accepted","name":"djkjlzifzoollar djkjlzifzoollar"},{"state":"accepted","name":"Coigaszoollar Coigaszoollar"},{"state":"accepted","name":"ktrctqzoollar ktrctqzoollar"},{"state":"accepted","name":"ArnoldPhill ArnoldPhill"},{"state":"accepted","name":"Gavinzoollar Gavinzoollar"},{"state":"accepted","name":"stasiszoollar stasiszoollar"},{"state":"accepted","name":"Castaldizoollar Castaldizoollar"},{"state":"accepted","name":"Mihilychzoollar Mihilychzoollar"},{"state":"accepted","name":"Betheazoollar Betheazoollar"},{"state":"accepted","name":"Krouszoollar Krouszoollar"},{"state":"accepted","name":"lfhtifzoollar lfhtifzoollar"},{"state":"accepted","name":"firazoollar firazoollar"},{"state":"accepted","name":"vfijyzzoollar vfijyzzoollar"},{"state":"accepted","name":"Velikanov54 Velikanov54"},{"state":"accepted","name":"Malyvanov52 Malyvanov52"},{"state":"accepted","name":"Suhotnikov94 Suhotnikov94"},{"state":"accepted","name":"JoJoktilarzoollar JoJoktilarzoollar"},{"state":"accepted","name":"Sandlanzoollar Sandlanzoollar"},{"state":"accepted","name":"Ninkazoollar Ninkazoollar"},{"state":"accepted","name":"ktjyblsxzoollar ktjyblsxzoollar"},{"state":"accepted","name":"Boronin80 Boronin80"},{"state":"accepted","name":"Nickyzoollar Nickyzoollar"},{"state":"accepted","name":"maryankazoollar maryankazoollar"},{"state":"accepted","name":"terrave1 terrave1"},{"state":"accepted","name":"lvbnhbxzoollar lvbnhbxzoollar"},{"state":"accepted","name":"Jieylauzoollar Jieylauzoollar"},{"state":"accepted","name":"njvekzzoollar njvekzzoollar"},{"state":"accepted","name":"zlzzoollar zlzzoollar"},{"state":"accepted","name":"Andrordredzoollar Andrordredzoollar"},{"state":"accepted","name":"Robertmam Robertmam"},{"state":"accepted","name":"Armenzoollar Armenzoollar"},{"state":"accepted","name":"fktrctbxzoollar fktrctbxzoollar"},{"state":"accepted","name":"gfdkfzoollar gfdkfzoollar"},{"state":"accepted","name":"fedyuhazoollar fedyuhazoollar"},{"state":"accepted","name":"rhbcnbymzzoollar rhbcnbymzzoollar"},{"state":"accepted","name":"Brakorazoollar Brakorazoollar"},{"state":"accepted","name":"fedyashazoollar fedyashazoollar"},{"state":"accepted","name":"lakeishata16 lakeishata16"},{"state":"accepted","name":"Vovkogonov61 Vovkogonov61"},{"state":"accepted","name":"nfifzoollar nfifzoollar"},{"state":"accepted","name":"goshzoollar goshzoollar"},{"state":"accepted","name":"kbpfdtnfzoollar kbpfdtnfzoollar"},{"state":"accepted","name":"hellzoollar hellzoollar"},{"state":"accepted","name":"ybyrfzoollar ybyrfzoollar"},{"state":"accepted","name":"mashukazoollar mashukazoollar"},{"state":"accepted","name":"Pokidaev95 Pokidaev95"},{"state":"accepted","name":"cdtnkfyfzoollar cdtnkfyfzoollar"},{"state":"accepted","name":"genulezoollar genulezoollar"},{"state":"accepted","name":"Valentizoollar Valentizoollar"},{"state":"accepted","name":"Borislavzoollar Borislavzoollar"},{"state":"accepted","name":"Siniscalchizoollar Siniscalchizoollar"},{"state":"accepted","name":"Stockwpmup Stockwpmup"},{"state":"accepted","name":"Shigin54 Shigin54"},{"state":"accepted","name":"DavidAcush DavidAcush"},{"state":"accepted","name":"ripzoollar ripzoollar"},{"state":"accepted","name":"Bardanazoollar Bardanazoollar"},{"state":"accepted","name":"Kurikov95 Kurikov95"},{"state":"accepted","name":"Cyperson79 Cyperson79"},{"state":"accepted","name":"nickzoollar nickzoollar"},{"state":"accepted","name":"lilazoollar lilazoollar"},{"state":"accepted","name":"dfcbkrfzoollar dfcbkrfzoollar"},{"state":"accepted","name":"Limorenko89 Limorenko89"},{"state":"accepted","name":"Jason Roy"},{"state":"accepted","name":"Bolvestzoollar Bolvestzoollar"},{"state":"accepted","name":"Kokoshilov62 Kokoshilov62"},{"state":"accepted","name":"VirgilElini VirgilElini"},{"state":"accepted","name":"Amslerzoollar Amslerzoollar"},{"state":"accepted","name":"Nadiazoollar Nadiazoollar"},{"state":"accepted","name":"Abrosinov76 Abrosinov76"},{"state":"accepted","name":"kbk.ifzoollar kbk.ifzoollar"},{"state":"accepted","name":"lookroW lookroW"},{"state":"accepted","name":"Stanleyzoollar Stanleyzoollar"},{"state":"accepted","name":"ybrjkbxyfzoollar ybrjkbxyfzoollar"},{"state":"accepted","name":"StevenFup StevenFup"},{"state":"accepted","name":"websmot websmot"},{"state":"accepted","name":"leyzzoollar leyzzoollar"},{"state":"accepted","name":"Ivashishin81 Ivashishin81"},{"state":"accepted","name":"gfienfzoollar gfienfzoollar"},{"state":"accepted","name":"rachelhb3 rachelhb3"},{"state":"accepted","name":"Maljutin82 Maljutin82"},{"state":"accepted","name":"Hodunov96 Hodunov96"},{"state":"accepted","name":"vfrcnfzoollar vfrcnfzoollar"},{"state":"accepted","name":"ekmzyrfzoollar ekmzyrfzoollar"},{"state":"accepted","name":"andyazoollar andyazoollar"},{"state":"accepted","name":"atlzrfzoollar atlzrfzoollar"},{"state":"accepted","name":"alexinkazoollar alexinkazoollar"},{"state":"accepted","name":"Dubinushkin90 Dubinushkin90"},{"state":"accepted","name":"PohumaWax PohumaWax"},{"state":"accepted","name":"Fedulyazoollar Fedulyazoollar"},{"state":"accepted","name":"Williamtow Williamtow"},{"state":"accepted","name":"dfktynbjyzoollar dfktynbjyzoollar"},{"state":"accepted","name":"tvtkmzifzoollar tvtkmzifzoollar"},{"state":"accepted","name":"Terrencezoollar Terrencezoollar"},{"state":"accepted","name":"Drach66 Drach66"},{"state":"accepted","name":"yfcnfcbzzoollar yfcnfcbzzoollar"},{"state":"accepted","name":"cherishingzoollar cherishingzoollar"},{"state":"accepted","name":"Baharev53 Baharev53"},{"state":"accepted","name":"ybyfrfzoollar ybyfrfzoollar"},{"state":"accepted","name":"Victorzoollar Victorzoollar"},{"state":"accepted","name":"yfcnekzzoollar yfcnekzzoollar"},{"state":"accepted","name":"Badidzoollar Badidzoollar"},{"state":"accepted","name":"Slavutin63 Slavutin63"},{"state":"accepted","name":"daryukhazoollar daryukhazoollar"},{"state":"accepted","name":"yfnfyzzoollar yfnfyzzoollar"},{"state":"accepted","name":"Anaginnzoollar Anaginnzoollar"},{"state":"accepted","name":"genashezoollar genashezoollar"},{"state":"accepted","name":"Christoperzoollar Christoperzoollar"},{"state":"accepted","name":"Berennzoollar Berennzoollar"},{"state":"accepted","name":"Vitazoollar Vitazoollar"},{"state":"accepted","name":"Karpishin80 Karpishin80"},{"state":"accepted","name":"dtytlbrnsxzoollar dtytlbrnsxzoollar"},{"state":"accepted","name":"abkbggzoollar abkbggzoollar"},{"state":"accepted","name":"Ljamcyn69 Ljamcyn69"},{"state":"accepted","name":"Gorbatyj59 Gorbatyj59"},{"state":"accepted","name":"ktrfzoollar ktrfzoollar"},{"state":"accepted","name":"gjkbyfzoollar gjkbyfzoollar"},{"state":"accepted","name":"Bragaszoollar Bragaszoollar"},{"state":"accepted","name":"Vinohvatov97 Vinohvatov97"},{"state":"accepted","name":"Barneyrhili Barneyrhili"},{"state":"accepted","name":"qunosores qunosores"},{"state":"accepted","name":"sergeikazoollar sergeikazoollar"},{"state":"accepted","name":"lfhbqzoollar lfhbqzoollar"},{"state":"accepted","name":"dfyifzoollar dfyifzoollar"},{"state":"accepted","name":"Lukezoollar Lukezoollar"},{"state":"accepted","name":"heckfyzoollar heckfyzoollar"},{"state":"accepted","name":"Basulin64 Basulin64"},{"state":"accepted","name":"hopingzoollar hopingzoollar"},{"state":"accepted","name":"Beauvais Ginnynw"},{"state":"accepted","name":"minashazoollar minashazoollar"},{"state":"accepted","name":"Negastailzoollar Negastailzoollar"},{"state":"accepted","name":"Zhenyazoollar Zhenyazoollar"},{"state":"accepted","name":"Vakorev84 Vakorev84"},{"state":"accepted","name":"dimuzoollar dimuzoollar"},{"state":"accepted","name":"stickiezoollar stickiezoollar"},{"state":"accepted","name":"danilazoollar danilazoollar"},{"state":"accepted","name":"smellyzoollar smellyzoollar"},{"state":"accepted","name":"RandalBot RandalBot"},{"state":"accepted","name":"Julianichzoollar Julianichzoollar"},{"state":"accepted","name":"jhkzzoollar jhkzzoollar"},{"state":"accepted","name":"talushazoollar talushazoollar"},{"state":"accepted","name":"ktjynbyrfzoollar ktjynbyrfzoollar"},{"state":"accepted","name":"pbyfifzoollar pbyfifzoollar"},{"state":"accepted","name":"gfdkrfifzoollar gfdkrfifzoollar"},{"state":"accepted","name":"Kristinazoollar Kristinazoollar"},{"state":"accepted","name":"tamarkazoollar tamarkazoollar"},{"state":"accepted","name":"emilianichzoollar emilianichzoollar"},{"state":"accepted","name":"chalkzoollar chalkzoollar"},{"state":"accepted","name":"dayzoollar dayzoollar"},{"state":"accepted","name":"vfhmzczzoollar vfhmzczzoollar"},{"state":"accepted","name":"dfcczoollar dfcczoollar"},{"state":"accepted","name":"eladyazoollar eladyazoollar"},{"state":"accepted","name":"kfyfzoollar kfyfzoollar"},{"state":"accepted","name":"nfnmzyrfzoollar nfnmzyrfzoollar"},{"state":"accepted","name":"hfzzoollar hfzzoollar"},{"state":"accepted","name":"leyzhfzoollar leyzhfzoollar"},{"state":"accepted","name":"kmdbhfzoollar kmdbhfzoollar"},{"state":"accepted","name":"Parshutin79 Parshutin79"},{"state":"accepted","name":"dronezoollar dronezoollar"},{"state":"accepted","name":"Lydiazoollar Lydiazoollar"},{"state":"accepted","name":"dbrnjhbysxzoollar dbrnjhbysxzoollar"},{"state":"accepted","name":"Rowgrala Rowgrala"},{"state":"accepted","name":"steppezoollar steppezoollar"},{"state":"accepted","name":"vfheifzoollar vfheifzoollar"},{"state":"accepted","name":"beybzzoollar beybzzoollar"},{"state":"accepted","name":"Malashazoollar Malashazoollar"},{"state":"accepted","name":"tattoozoollar tattoozoollar"},{"state":"accepted","name":"cntgfyzzoollar cntgfyzzoollar"},{"state":"accepted","name":"GeorgelAltew GeorgelAltew"},{"state":"accepted","name":"annelizoollar annelizoollar"},{"state":"accepted","name":"Atchisonzoollar Atchisonzoollar"},{"state":"accepted","name":"kfhzzoollar kfhzzoollar"},{"state":"accepted","name":"Wursterzoollar Wursterzoollar"},{"state":"accepted","name":"Senjurin88 Senjurin88"},{"state":"accepted","name":"matyuhazoollar matyuhazoollar"},{"state":"accepted","name":"Aleksyushazoollar Aleksyushazoollar"},{"state":"accepted","name":"whiteningzoollar whiteningzoollar"},{"state":"accepted","name":"Kimzoollar Kimzoollar"},{"state":"accepted","name":"Tovstonogov66 Tovstonogov66"},{"state":"accepted","name":"SaraPhAda SaraPhAda"},{"state":"accepted","name":"nudezoollar nudezoollar"},{"state":"accepted","name":"mihzoollar mihzoollar"},{"state":"accepted","name":"Evelinazoollar Evelinazoollar"},{"state":"accepted","name":"grapazoollar grapazoollar"},{"state":"accepted","name":"Josephlag Josephlag"},{"state":"accepted","name":"zhankazoollar zhankazoollar"},{"state":"accepted","name":"kbpehfzoollar kbpehfzoollar"},{"state":"accepted","name":"Yapolkzoollar Yapolkzoollar"},{"state":"accepted","name":"Jamwichkov89 Jamwichkov89"},{"state":"accepted","name":"Fordregdazoollar Fordregdazoollar"},{"state":"accepted","name":"ybreirfzoollar ybreirfzoollar"},{"state":"accepted","name":"Auauszoollar Auauszoollar"},{"state":"accepted","name":"Buzaghmazoollar Buzaghmazoollar"},{"state":"accepted","name":"Kealllodzoollar Kealllodzoollar"},{"state":"accepted","name":"Denazoollar Denazoollar"},{"state":"accepted","name":"ybyjrfzoollar ybyjrfzoollar"},{"state":"accepted","name":"Parfenenkov94 Parfenenkov94"},{"state":"accepted","name":"rjcnfzoollar rjcnfzoollar"},{"state":"accepted","name":"vekzzoollar vekzzoollar"},{"state":"accepted","name":"kulinazoollar kulinazoollar"},{"state":"accepted","name":"Maljavin55 Maljavin55"},{"state":"accepted","name":"Ariulacezoollar Ariulacezoollar"},{"state":"accepted","name":"vikupprofi vikupprofi"},{"state":"accepted","name":"Innahen Innahen"},{"state":"accepted","name":"emazoollar emazoollar"},{"state":"accepted","name":"peoplezoollar peoplezoollar"},{"state":"accepted","name":"cdtnkfysxzoollar cdtnkfysxzoollar"},{"state":"accepted","name":"vfynfzoollar vfynfzoollar"},{"state":"accepted","name":"nfnbfyfzoollar nfnbfyfzoollar"},{"state":"accepted","name":"JoyceGBrown JoyceGBrown"},{"state":"accepted","name":"Spiridoshin52 Spiridoshin52"},{"state":"accepted","name":"cdtnefzoollar cdtnefzoollar"},{"state":"accepted","name":"atleczzoollar atleczzoollar"},{"state":"accepted","name":"Vityushazoollar Vityushazoollar"},{"state":"accepted","name":"dfcbkbccfzoollar dfcbkbccfzoollar"},{"state":"accepted","name":"dtytlbrnfzoollar dtytlbrnfzoollar"},{"state":"accepted","name":"Glowackyzoollar Glowackyzoollar"},{"state":"accepted","name":"inurazoollar inurazoollar"},{"state":"accepted","name":"rchfzoollar rchfzoollar"},{"state":"accepted","name":"Eudoszoollar Eudoszoollar"},{"state":"accepted","name":"Evezoollar Evezoollar"},{"state":"accepted","name":"germaniczoollar germaniczoollar"},{"state":"accepted","name":"Vasurazoollar Vasurazoollar"},{"state":"accepted","name":"uthzzoollar uthzzoollar"},{"state":"accepted","name":"atleyzzoollar atleyzzoollar"},{"state":"accepted","name":"Bludterorzoollar Bludterorzoollar"},{"state":"accepted","name":"dbjkfzoollar dbjkfzoollar"},{"state":"accepted","name":"ufkrfzoollar ufkrfzoollar"},{"state":"accepted","name":"djlzzoollar djlzzoollar"},{"state":"accepted","name":"Antoniazoollar Antoniazoollar"},{"state":"accepted","name":"Dagdanadarzoollar Dagdanadarzoollar"},{"state":"accepted","name":"goosezoollar goosezoollar"},{"state":"accepted","name":"semezoollar semezoollar"},{"state":"accepted","name":"ktheyzzoollar ktheyzzoollar"},{"state":"accepted","name":"Agagrinnzoollar Agagrinnzoollar"},{"state":"accepted","name":"vjifzoollar vjifzoollar"},{"state":"accepted","name":"nffzoollar nffzoollar"},{"state":"accepted","name":"yflczzoollar yflczzoollar"},{"state":"accepted","name":"yfcnfzoollar yfcnfzoollar"},{"state":"accepted","name":"vbrbnfzoollar vbrbnfzoollar"},{"state":"accepted","name":"Fedorkzoollar Fedorkzoollar"},{"state":"accepted","name":"dtheifzoollar dtheifzoollar"},{"state":"accepted","name":"Rockwormzoollar Rockwormzoollar"},{"state":"accepted","name":"paintingVor paintingVor"},{"state":"accepted","name":"gfdkzzoollar gfdkzzoollar"},{"state":"accepted","name":"fhnfvjifzoollar fhnfvjifzoollar"},{"state":"accepted","name":"utkfzoollar utkfzoollar"},{"state":"accepted","name":"Arazarzoollar Arazarzoollar"},{"state":"accepted","name":"sataneba sataneba"},{"state":"accepted","name":"Barnyrhili Barnyrhili"},{"state":"accepted","name":"WhatsAda WhatsAda"},{"state":"accepted","name":"Jacobzoollar Jacobzoollar"},{"state":"accepted","name":"Kagazshurazoollar Kagazshurazoollar"},{"state":"accepted","name":"igoruhazoollar igoruhazoollar"},{"state":"accepted","name":"fynjybysxzoollar fynjybysxzoollar"},{"state":"accepted","name":"fvtkmzyzoollar fvtkmzyzoollar"},{"state":"accepted","name":"jrcfyfzoollar jrcfyfzoollar"},{"state":"accepted","name":"dbnzifzoollar dbnzifzoollar"},{"state":"accepted","name":"hbnjfzoollar hbnjfzoollar"},{"state":"accepted","name":"kfdhtyzoollar kfdhtyzoollar"},{"state":"accepted","name":"genuszoollar genuszoollar"},{"state":"accepted","name":"cfienfzoollar cfienfzoollar"},{"state":"accepted","name":"Borisychzoollar Borisychzoollar"},{"state":"accepted","name":"brianmf18 brianmf18"},{"state":"accepted","name":"frbkbyrfzoollar frbkbyrfzoollar"},{"state":"accepted","name":"gtnhzqzoollar gtnhzqzoollar"},{"state":"accepted","name":"facetzoollar facetzoollar"},{"state":"accepted","name":"Sohrannov91 Sohrannov91"},{"state":"accepted","name":"vbhjyzoollar vbhjyzoollar"},{"state":"accepted","name":"myflyingzoollar myflyingzoollar"},{"state":"accepted","name":"andbathzoollar andbathzoollar"},{"state":"accepted","name":"costazoollar costazoollar"},{"state":"accepted","name":"Fedorychzoollar Fedorychzoollar"},{"state":"accepted","name":"sergyanzoollar sergyanzoollar"},{"state":"accepted","name":"nadyazoollar nadyazoollar"},{"state":"accepted","name":"Olenfaserzoollar Olenfaserzoollar"},{"state":"accepted","name":"Marierzoollar Marierzoollar"},{"state":"accepted","name":"atyzzoollar atyzzoollar"},{"state":"accepted","name":"Nonazoollar Nonazoollar"},{"state":"accepted","name":"novelzoollar novelzoollar"},{"state":"accepted","name":"maximychzoollar maximychzoollar"},{"state":"accepted","name":"Brian Steel"},{"state":"accepted","name":"veruhazoollar veruhazoollar"},{"state":"accepted","name":"avdoshzoollar avdoshzoollar"},{"state":"accepted","name":"Svetazoollar Svetazoollar"},{"state":"accepted","name":"podarkiprofi podarkiprofi"},{"state":"accepted","name":"utyifzoollar utyifzoollar"},{"state":"accepted","name":"DannyObele DannyObele"},{"state":"accepted","name":"elazoollar elazoollar"},{"state":"accepted","name":"dtytlbvsxzoollar dtytlbvsxzoollar"},{"state":"accepted","name":"littleladyzoollar littleladyzoollar"},{"state":"accepted","name":"rootletzoollar rootletzoollar"},{"state":"accepted","name":"Napravnik55 Napravnik55"},{"state":"accepted","name":"dbrnjhbrzoollar dbrnjhbrzoollar"},{"state":"accepted","name":"igoshazoollar igoshazoollar"},{"state":"accepted","name":"fvfkzzoollar fvfkzzoollar"},{"state":"accepted","name":"bhfblrfzoollar bhfblrfzoollar"},{"state":"accepted","name":"fynfzoollar fynfzoollar"},{"state":"accepted","name":"nbvjyzzoollar nbvjyzzoollar"},{"state":"accepted","name":"atlekzzoollar atlekzzoollar"},{"state":"accepted","name":"Daryushkazoollar Daryushkazoollar"},{"state":"accepted","name":"SpexinUnino SpexinUnino"},{"state":"accepted","name":"Arsenyzoollar Arsenyzoollar"},{"state":"accepted","name":"djkjlzfzoollar djkjlzfzoollar"},{"state":"accepted","name":"galazoollar galazoollar"},{"state":"accepted","name":"Rubenfok Rubenfok"},{"state":"accepted","name":"jktueirfzoollar jktueirfzoollar"},{"state":"accepted","name":"Ekaterinin80 Ekaterinin80"},{"state":"accepted","name":"gtnzfzoollar gtnzfzoollar"},{"state":"accepted","name":"Kesarzoollar Kesarzoollar"},{"state":"accepted","name":"jerryog2 jerryog2"},{"state":"accepted","name":"znakomstva.biz znakomstva.biz"},{"state":"accepted","name":"Patrickjer Patrickjer"},{"state":"accepted","name":"fyyjxrfzoollar fyyjxrfzoollar"},{"state":"accepted","name":"satanamoon satanamoon"},{"state":"accepted","name":"Rostorguev81 Rostorguev81"},{"state":"accepted","name":"Irinasnish Irinasnish"},{"state":"accepted","name":"ufkmrfzoollar ufkmrfzoollar"},{"state":"accepted","name":"atjpfzoollar atjpfzoollar"},{"state":"accepted","name":"kbyeifzoollar kbyeifzoollar"},{"state":"accepted","name":"mashzoollar mashzoollar"},{"state":"accepted","name":"Velosipedov68 Velosipedov68"},{"state":"accepted","name":"hiveszoollar hiveszoollar"},{"state":"accepted","name":"evdonyazoollar evdonyazoollar"},{"state":"accepted","name":"petrazoollar petrazoollar"},{"state":"accepted","name":"asyushazoollar asyushazoollar"},{"state":"accepted","name":"liduhazoollar liduhazoollar"},{"state":"accepted","name":"Bugarzoollar Bugarzoollar"},{"state":"accepted","name":"fhcifzoollar fhcifzoollar"},{"state":"accepted","name":"vtkfyzzoollar vtkfyzzoollar"},{"state":"accepted","name":"Balhalazoollar Balhalazoollar"},{"state":"accepted","name":"bheyzzoollar bheyzzoollar"},{"state":"accepted","name":"Autopositiv-Cag Autopositiv-Cag"},{"state":"accepted","name":"ufkbyeifzoollar ufkbyeifzoollar"},{"state":"accepted","name":"jkmueifzoollar jkmueifzoollar"},{"state":"accepted","name":"Kirillichzoollar Kirillichzoollar"},{"state":"accepted","name":"Julianzoollar Julianzoollar"},{"state":"accepted","name":"Nikeshazoollar Nikeshazoollar"},{"state":"accepted","name":"artemichzoollar artemichzoollar"},{"state":"accepted","name":"Karisarzoollar Karisarzoollar"},{"state":"accepted","name":"clonafefly clonafefly"},{"state":"accepted","name":"vbyfzoollar vbyfzoollar"},{"state":"accepted","name":"wesonoma wesonoma"},{"state":"accepted","name":"kbrfzoollar kbrfzoollar"},{"state":"accepted","name":"fhnyzzoollar fhnyzzoollar"},{"state":"accepted","name":"artemyzoollar artemyzoollar"},{"state":"accepted","name":"lbvbnhbfyzoollar lbvbnhbfyzoollar"},{"state":"accepted","name":"fyutkzzoollar fyutkzzoollar"},{"state":"accepted","name":"quizzeszoollar quizzeszoollar"},{"state":"accepted","name":"ybkfzoollar ybkfzoollar"},{"state":"accepted","name":"tenchzoollar tenchzoollar"},{"state":"accepted","name":"Alsarazoollar Alsarazoollar"},{"state":"accepted","name":"lfybkzoollar lfybkzoollar"},{"state":"accepted","name":"fktrfzoollar fktrfzoollar"},{"state":"accepted","name":"lfhfzoollar lfhfzoollar"},{"state":"accepted","name":"fyytxrfzoollar fyytxrfzoollar"},{"state":"accepted","name":"Mikaskaspachozoollar Mikaskaspachozoollar"},{"state":"accepted","name":"Tychinin52 Tychinin52"},{"state":"accepted","name":"Eduardozog Eduardozog"},{"state":"accepted","name":"Tippyzoollar Tippyzoollar"},{"state":"accepted","name":"pbifzoollar pbifzoollar"},{"state":"accepted","name":"rfvbkkfzoollar rfvbkkfzoollar"},{"state":"accepted","name":"pawelkazoollar pawelkazoollar"},{"state":"accepted","name":"lexicazoollar lexicazoollar"},{"state":"accepted","name":"dbrnjhbyzoollar dbrnjhbyzoollar"},{"state":"accepted","name":"petohazoollar petohazoollar"},{"state":"accepted","name":"Molinzoollar Molinzoollar"},{"state":"accepted","name":"Avdevichev97 Avdevichev97"},{"state":"accepted","name":"boorzoollar boorzoollar"},{"state":"accepted","name":"rtkmncrzoollar rtkmncrzoollar"},{"state":"accepted","name":"Taisiyazoollar Taisiyazoollar"},{"state":"accepted","name":"Adrianslefs Adrianslefs"},{"state":"accepted","name":"hfblfzoollar hfblfzoollar"},{"state":"accepted","name":"Veprev71 Veprev71"},{"state":"accepted","name":"rjhybkrfzoollar rjhybkrfzoollar"},{"state":"accepted","name":"Dominatorzoollar Dominatorzoollar"},{"state":"accepted","name":"Imeatingzoollar Imeatingzoollar"},{"state":"accepted","name":"maneuverzoollar maneuverzoollar"},{"state":"accepted","name":"Arilakzoollar Arilakzoollar"},{"state":"accepted","name":"rjkifzoollar rjkifzoollar"},{"state":"accepted","name":"scorchingzoollar scorchingzoollar"},{"state":"accepted","name":"aksyuhazoollar aksyuhazoollar"},{"state":"accepted","name":"Shergin85 Shergin85"},{"state":"accepted","name":"LuxuryBetHussy LuxuryBetHussy"},{"state":"accepted","name":"CharlesHib CharlesHib"},{"state":"accepted","name":"minzoollar minzoollar"},{"state":"accepted","name":"vfhbfyfzoollar vfhbfyfzoollar"},{"state":"accepted","name":"Sergunazoollar Sergunazoollar"},{"state":"accepted","name":"libed libed"},{"state":"accepted","name":"vbktyrfzoollar vbktyrfzoollar"},{"state":"accepted","name":"Natcherzoollar Natcherzoollar"},{"state":"accepted","name":"ianqh3 ianqh3"},{"state":"accepted","name":"Skrylev94 Skrylev94"},{"state":"accepted","name":"utyyflmbxzoollar utyyflmbxzoollar"},{"state":"accepted","name":"Helenazoollar Helenazoollar"},{"state":"accepted","name":"Justinflide Justinflide"},{"state":"accepted","name":"constantinezoollar constantinezoollar"},{"state":"accepted","name":"dbrnjhbyfzoollar dbrnjhbyfzoollar"},{"state":"accepted","name":"fyczzoollar fyczzoollar"},{"state":"accepted","name":"andronazoollar andronazoollar"},{"state":"accepted","name":"sanekwqwd sanekwqwd"},{"state":"accepted","name":"Harisov94 Harisov94"},{"state":"accepted","name":"dfzoollar dfzoollar"},{"state":"accepted","name":"dzxtckfdrfzoollar dzxtckfdrfzoollar"},{"state":"accepted","name":"roseannkx3 roseannkx3"},{"state":"accepted","name":"trfnthbyfzoollar trfnthbyfzoollar"},{"state":"accepted","name":"yanzoollar yanzoollar"},{"state":"accepted","name":"Samuelceant Samuelceant"},{"state":"accepted","name":"Ynyetzoollar Ynyetzoollar"},{"state":"accepted","name":"fhnfvjysxzoollar fhnfvjysxzoollar"},{"state":"accepted","name":"Salinzoollar Salinzoollar"},{"state":"accepted","name":"leyzfzoollar leyzfzoollar"},{"state":"accepted","name":"Frankcocyxw Frankcocyxw"},{"state":"accepted","name":"Brackmanzoollar Brackmanzoollar"},{"state":"accepted","name":"ArjunRampEa ArjunRampEa"},{"state":"accepted","name":"ljhfzoollar ljhfzoollar"},{"state":"accepted","name":"Cameronhaw Cameronhaw"},{"state":"accepted","name":"vladimirushkazoollar vladimirushkazoollar"},{"state":"accepted","name":"Kanerartzoollar Kanerartzoollar"},{"state":"accepted","name":"dfkthmzifzoollar dfkthmzifzoollar"},{"state":"accepted","name":"ueczzoollar ueczzoollar"},{"state":"accepted","name":"vbnhfzoollar vbnhfzoollar"},{"state":"accepted","name":"Ahieoneszoollar Ahieoneszoollar"},{"state":"accepted","name":"RobertoVak RobertoVak"},{"state":"accepted","name":"DavidJef DavidJef"},{"state":"accepted","name":"Krasin58 Krasin58"},{"state":"accepted","name":"Push_money Push_money"},{"state":"accepted","name":"Katterzoollar Katterzoollar"},{"state":"accepted","name":"ybreifzoollar ybreifzoollar"},{"state":"accepted","name":"dunyazoollar dunyazoollar"},{"state":"accepted","name":"madelynoa16 madelynoa16"},{"state":"accepted","name":"Oressypayobby Oressypayobby"},{"state":"accepted","name":"nikushkazoollar nikushkazoollar"},{"state":"accepted","name":"fktrcfzoollar fktrcfzoollar"},{"state":"accepted","name":"egoistprofi egoistprofi"},{"state":"accepted","name":"Saritazoollar Saritazoollar"},{"state":"accepted","name":"kalidkazoollar kalidkazoollar"},{"state":"accepted","name":"Baljasnikov93 Baljasnikov93"},{"state":"accepted","name":"Antarganzoollar Antarganzoollar"},{"state":"accepted","name":"JeffreyShatt JeffreyShatt"},{"state":"accepted","name":"Amadoheirm Amadoheirm"},{"state":"accepted","name":"ZacharyBealo ZacharyBealo"},{"state":"accepted","name":"hydrGal hydrGal"},{"state":"accepted","name":"karlazs69 karlazs69"},{"state":"accepted","name":"JamesJog JamesJog"},{"state":"accepted","name":"Mibed Mibed"},{"state":"accepted","name":"Norbertzoollar Norbertzoollar"},{"state":"accepted","name":"Donaldnah Donaldnah"},{"state":"accepted","name":"miterzoollar miterzoollar"},{"state":"accepted","name":"Tinazoollar Tinazoollar"},{"state":"accepted","name":"hxtyzzoollar hxtyzzoollar"},{"state":"accepted","name":"Hahatone_Rus Hahatone_Rus"},{"state":"accepted","name":"Dashutazoollar Dashutazoollar"},{"state":"accepted","name":"GregoryNethy GregoryNethy"},{"state":"accepted","name":"antoshazoollar antoshazoollar"},{"state":"accepted","name":"AkolToys AkolToys"},{"state":"accepted","name":"topzaemprofi topzaemprofi"},{"state":"accepted","name":"svidanie.net svidanie.net"},{"state":"accepted","name":"bhbyrfzoollar bhbyrfzoollar"},{"state":"accepted","name":"Blackseekerzoollar Blackseekerzoollar"},{"state":"accepted","name":"pashazoollar pashazoollar"},{"state":"accepted","name":"Spexpernonna Spexpernonna"},{"state":"accepted","name":"Alessandrazoollar Alessandrazoollar"},{"state":"accepted","name":"nbvjatqrfzoollar nbvjatqrfzoollar"},{"state":"accepted","name":"Autopositiv-Shatt Autopositiv-Shatt"},{"state":"accepted","name":"Emeline-haG Emeline-haG"},{"state":"accepted","name":"Vasiukhazoollar Vasiukhazoollar"},{"state":"accepted","name":"venedictushkazoollar venedictushkazoollar"},{"state":"accepted","name":"JeffreyTog JeffreyTog"},{"state":"accepted","name":"Gheewalazoollar Gheewalazoollar"},{"state":"accepted","name":"gtnzqzoollar gtnzqzoollar"},{"state":"accepted","name":"hmbxzoollar hmbxzoollar"},{"state":"accepted","name":"Nikolashazoollar Nikolashazoollar"},{"state":"accepted","name":"Ironfontzoollar Ironfontzoollar"},{"state":"accepted","name":"yfltzzoollar yfltzzoollar"},{"state":"accepted","name":"arsuitzoollar arsuitzoollar"},{"state":"accepted","name":"bujhbxzoollar bujhbxzoollar"},{"state":"accepted","name":"hjvfyrfzoollar hjvfyrfzoollar"},{"state":"accepted","name":"njlzzoollar njlzzoollar"},{"state":"accepted","name":"Boruszoollar Boruszoollar"},{"state":"accepted","name":"creeperzoollar creeperzoollar"},{"state":"accepted","name":"Phadenanzoollar Phadenanzoollar"},{"state":"accepted","name":"wantingzoollar wantingzoollar"},{"state":"accepted","name":"dfcbkbyrfzoollar dfcbkbyrfzoollar"},{"state":"accepted","name":"nfnmzyfzoollar nfnmzyfzoollar"},{"state":"accepted","name":"ktdjyzoollar ktdjyzoollar"},{"state":"accepted","name":"kyunyazoollar kyunyazoollar"},{"state":"accepted","name":"kulzoollar kulzoollar"},{"state":"accepted","name":"kathiess11 kathiess11"},{"state":"accepted","name":"Nightbringerzoollar Nightbringerzoollar"},{"state":"accepted","name":"ekmzyzoollar ekmzyzoollar"},{"state":"accepted","name":"Coidorzoollar Coidorzoollar"},{"state":"accepted","name":"stellavq2 stellavq2"},{"state":"accepted","name":"Alexeyzoollar Alexeyzoollar"},{"state":"accepted","name":"censorspo censorspo"},{"state":"accepted","name":"feozvazoollar feozvazoollar"},{"state":"accepted","name":"ybrjkrfzoollar ybrjkrfzoollar"},{"state":"accepted","name":"abkbgrfzoollar abkbgrfzoollar"},{"state":"accepted","name":"Katyunyazoollar Katyunyazoollar"},{"state":"accepted","name":"petraniazoollar petraniazoollar"},{"state":"accepted","name":"cononzoollar cononzoollar"},{"state":"accepted","name":"tanyurazoollar tanyurazoollar"},{"state":"accepted","name":"bjyzzoollar bjyzzoollar"},{"state":"accepted","name":"IbuxaThent IbuxaThent"},{"state":"accepted","name":"Lavrentyzoollar Lavrentyzoollar"},{"state":"accepted","name":"Beazerdredzoollar Beazerdredzoollar"},{"state":"accepted","name":"Nikolayevichzoollar Nikolayevichzoollar"},{"state":"accepted","name":"iguszoollar iguszoollar"},{"state":"accepted","name":"hisboyzoollar hisboyzoollar"},{"state":"accepted","name":"fhctyzzoollar fhctyzzoollar"},{"state":"accepted","name":"Aksinyazoollar Aksinyazoollar"},{"state":"accepted","name":"Dinazoollar Dinazoollar"},{"state":"accepted","name":"antyazoollar antyazoollar"},{"state":"accepted","name":"Hilariozoollar Hilariozoollar"},{"state":"accepted","name":"fk.yzzoollar fk.yzzoollar"},{"state":"accepted","name":"emmanuelzoollar emmanuelzoollar"},{"state":"accepted","name":"Paliunzoollar Paliunzoollar"},{"state":"accepted","name":"petrushzoollar petrushzoollar"},{"state":"accepted","name":"Naderizoollar Naderizoollar"},{"state":"accepted","name":"helenzoollar helenzoollar"},{"state":"accepted","name":"yfkzzoollar yfkzzoollar"},{"state":"accepted","name":"Rimmichzoollar Rimmichzoollar"},{"state":"accepted","name":"ekmzyfzoollar ekmzyfzoollar"},{"state":"accepted","name":"mountainzoollar mountainzoollar"},{"state":"accepted","name":"Yurazoollar Yurazoollar"},{"state":"accepted","name":"vbkeczzoollar vbkeczzoollar"},{"state":"accepted","name":"torizoollar torizoollar"},{"state":"accepted","name":"Isaknewerzoollar Isaknewerzoollar"},{"state":"accepted","name":"Livleyzoollar Livleyzoollar"},{"state":"accepted","name":"Asyazoollar Asyazoollar"},{"state":"accepted","name":"maryanychzoollar maryanychzoollar"},{"state":"accepted","name":"Cordalaszoollar Cordalaszoollar"},{"state":"accepted","name":"onyzoollar onyzoollar"},{"state":"accepted","name":"lbyeczzoollar lbyeczzoollar"},{"state":"accepted","name":"Benedictismzoollar Benedictismzoollar"},{"state":"accepted","name":"vanyuhazoollar vanyuhazoollar"},{"state":"accepted","name":"Vavazoollar Vavazoollar"},{"state":"accepted","name":"Kolyunyazoollar Kolyunyazoollar"},{"state":"accepted","name":"tossedzoollar tossedzoollar"},{"state":"accepted","name":"Lyudmilychzoollar Lyudmilychzoollar"},{"state":"accepted","name":"loopzoollar loopzoollar"},{"state":"accepted","name":"Arthurfar Arthurfar"},{"state":"accepted","name":"gtnzyzzoollar gtnzyzzoollar"},{"state":"accepted","name":"DustinTycle DustinTycle"},{"state":"accepted","name":"ybkkfzoollar ybkkfzoollar"},{"state":"accepted","name":"Filipychzoollar Filipychzoollar"},{"state":"accepted","name":"noreenyb4 noreenyb4"},{"state":"accepted","name":"hbzzoollar hbzzoollar"},{"state":"accepted","name":"Bremarzoollar Bremarzoollar"},{"state":"accepted","name":"bkifzoollar bkifzoollar"},{"state":"accepted","name":"Perryzoollar Perryzoollar"},{"state":"accepted","name":"Geraldzoollar Geraldzoollar"},{"state":"accepted","name":"ktrcfzoollar ktrcfzoollar"},{"state":"accepted","name":"melashzoollar melashzoollar"},{"state":"accepted","name":"fhctynbqzoollar fhctynbqzoollar"},{"state":"accepted","name":"yfnffzoollar yfnffzoollar"},{"state":"accepted","name":"abkbggsxzoollar abkbggsxzoollar"},{"state":"accepted","name":"lovezoollar lovezoollar"},{"state":"accepted","name":"Authiszoollar Authiszoollar"},{"state":"accepted","name":"ElizabethSob ElizabethSob"},{"state":"accepted","name":"bifzoollar bifzoollar"},{"state":"accepted","name":"hjvfczzoollar hjvfczzoollar"},{"state":"accepted","name":"Acebiolanezoollar Acebiolanezoollar"},{"state":"accepted","name":"Ufabetboxx Ufabetboxx"},{"state":"accepted","name":"liliazg11 liliazg11"},{"state":"accepted","name":"ljyzzoollar ljyzzoollar"},{"state":"accepted","name":"vtkfybzzoollar vtkfybzzoollar"},{"state":"accepted","name":"Modglinzoollar Modglinzoollar"},{"state":"accepted","name":"Juliuszoollar Juliuszoollar"},{"state":"accepted","name":"dfyfzoollar dfyfzoollar"},{"state":"accepted","name":"yfnfkbzzoollar yfnfkbzzoollar"},{"state":"accepted","name":"Leffertzoollar Leffertzoollar"},{"state":"accepted","name":"verulazoollar verulazoollar"},{"state":"accepted","name":"alexeicazoollar alexeicazoollar"},{"state":"accepted","name":"Marissazoollar Marissazoollar"},{"state":"accepted","name":"dfkthmbxzoollar dfkthmbxzoollar"},{"state":"accepted","name":"gerunazoollar gerunazoollar"},{"state":"accepted","name":"visutazoollar visutazoollar"},{"state":"accepted","name":"rjhytkbzzoollar rjhytkbzzoollar"},{"state":"accepted","name":"Aaronbroab Aaronbroab"},{"state":"accepted","name":"rinazoollar rinazoollar"},{"state":"accepted","name":"Ksenyazoollar Ksenyazoollar"},{"state":"accepted","name":"lulazoollar lulazoollar"},{"state":"accepted","name":"Jesmerzoollar Jesmerzoollar"},{"state":"accepted","name":"Voodoojarzoollar Voodoojarzoollar"},{"state":"accepted","name":"ctvtyrfzoollar ctvtyrfzoollar"},{"state":"accepted","name":"Lucasuszoollar Lucasuszoollar"},{"state":"accepted","name":"dfktyfzoollar dfktyfzoollar"},{"state":"accepted","name":"bjyrfzoollar bjyrfzoollar"},{"state":"accepted","name":"bdfczzoollar bdfczzoollar"},{"state":"accepted","name":"Manyashzoollar Manyashzoollar"},{"state":"accepted","name":"njyzzoollar njyzzoollar"},{"state":"accepted","name":"Faelkiszoollar Faelkiszoollar"},{"state":"accepted","name":"Philippineszoollar Philippineszoollar"},{"state":"accepted","name":"Leppiezoollar Leppiezoollar"},{"state":"accepted","name":"fhntvrfzoollar fhntvrfzoollar"},{"state":"accepted","name":"Charleszoollar Charleszoollar"},{"state":"accepted","name":"Hugoherzoollar Hugoherzoollar"},{"state":"accepted","name":"vbqkbyrfzoollar vbqkbyrfzoollar"},{"state":"accepted","name":"fkbyrfzoollar fkbyrfzoollar"},{"state":"accepted","name":"vanyuzoollar vanyuzoollar"},{"state":"accepted","name":"Nasairezoollar Nasairezoollar"},{"state":"accepted","name":"lilyzoollar lilyzoollar"},{"state":"accepted","name":"Bludmasterzoollar Bludmasterzoollar"},{"state":"accepted","name":"emelyanazoollar emelyanazoollar"},{"state":"accepted","name":"Lilyukhazoollar Lilyukhazoollar"},{"state":"accepted","name":"DanielCrimb DanielCrimb"},{"state":"accepted","name":"psportaprofi psportaprofi"},{"state":"accepted","name":"alysonrq4 alysonrq4"},{"state":"accepted","name":"manazoollar manazoollar"},{"state":"accepted","name":"Leonidkazoollar Leonidkazoollar"},{"state":"accepted","name":"moonzoollar moonzoollar"},{"state":"accepted","name":"andshezoollar andshezoollar"},{"state":"accepted","name":"fhnfvjyrfzoollar fhnfvjyrfzoollar"},{"state":"accepted","name":"cnhfzoollar cnhfzoollar"},{"state":"accepted","name":"Timokhazoollar Timokhazoollar"},{"state":"accepted","name":"fylhyzzoollar fylhyzzoollar"},{"state":"accepted","name":"gashazoollar gashazoollar"},{"state":"accepted","name":"milezoollar milezoollar"},{"state":"accepted","name":"antonychzoollar antonychzoollar"},{"state":"accepted","name":"Rodneydug Rodneydug"},{"state":"accepted","name":"ctyfzoollar ctyfzoollar"},{"state":"accepted","name":"Izianerazoollar Izianerazoollar"},{"state":"accepted","name":"genulazoollar genulazoollar"},{"state":"accepted","name":"anyazoollar anyazoollar"},{"state":"accepted","name":"algaezoollar algaezoollar"},{"state":"accepted","name":"tahjcbvsxzoollar tahjcbvsxzoollar"},{"state":"accepted","name":"bleczzoollar bleczzoollar"},{"state":"accepted","name":"dfktifzoollar dfktifzoollar"},{"state":"accepted","name":"Juniezoollar Juniezoollar"},{"state":"accepted","name":"Nil Paul"},{"state":"accepted","name":"catenazoollar catenazoollar"},{"state":"accepted","name":"cthueczzoollar cthueczzoollar"},{"state":"accepted","name":"tkbpfdtnfzoollar tkbpfdtnfzoollar"},{"state":"accepted","name":"Iangezoollar Iangezoollar"},{"state":"accepted","name":"kflrfzoollar kflrfzoollar"},{"state":"accepted","name":"Anariuszoollar Anariuszoollar"},{"state":"accepted","name":"ltrfhbysxzoollar ltrfhbysxzoollar"},{"state":"accepted","name":"dfktynsxzoollar dfktynsxzoollar"},{"state":"accepted","name":"bekbfybzzoollar bekbfybzzoollar"},{"state":"accepted","name":"fhifzoollar fhifzoollar"},{"state":"accepted","name":"tanyuhazoollar tanyuhazoollar"},{"state":"accepted","name":"Semenychzoollar Semenychzoollar"},{"state":"accepted","name":"ruslanzoollar ruslanzoollar"},{"state":"accepted","name":"fylhfzoollar fylhfzoollar"},{"state":"accepted","name":"uheifzoollar uheifzoollar"},{"state":"accepted","name":"cfiekzzoollar cfiekzzoollar"},{"state":"accepted","name":"Yasiaforeverzoollar Yasiaforeverzoollar"},{"state":"accepted","name":"petukhazoollar petukhazoollar"},{"state":"accepted","name":"malanyushkazoollar malanyushkazoollar"},{"state":"accepted","name":"nifzoollar nifzoollar"},{"state":"accepted","name":"zinkazoollar zinkazoollar"},{"state":"accepted","name":"bhfblfzoollar bhfblfzoollar"},{"state":"accepted","name":"vfrcbfyzoollar vfrcbfyzoollar"},{"state":"accepted","name":"Runemanezoollar Runemanezoollar"},{"state":"accepted","name":"Cellszoollar Cellszoollar"},{"state":"accepted","name":"gtnhfrfzoollar gtnhfrfzoollar"},{"state":"accepted","name":"Elisezoollar Elisezoollar"},{"state":"accepted","name":"njvfzoollar njvfzoollar"},{"state":"accepted","name":"seaszoollar seaszoollar"},{"state":"accepted","name":"fylhtqzoollar fylhtqzoollar"},{"state":"accepted","name":"Beanisendzoollar Beanisendzoollar"},{"state":"accepted","name":"gtnhfzoollar gtnhfzoollar"},{"state":"accepted","name":"lexandrazoollar lexandrazoollar"},{"state":"accepted","name":"thayzoollar thayzoollar"},{"state":"accepted","name":"Sarriszoollar Sarriszoollar"},{"state":"accepted","name":"moshzoollar moshzoollar"},{"state":"accepted","name":"Larisazoollar Larisazoollar"},{"state":"accepted","name":"gfdtkzoollar gfdtkzoollar"},{"state":"accepted","name":"ktjynbyfzoollar ktjynbyfzoollar"},{"state":"accepted","name":"rimushkazoollar rimushkazoollar"},{"state":"accepted","name":"margueritenl1 margueritenl1"},{"state":"accepted","name":"fgjkkbyfhbzzoollar fgjkkbyfhbzzoollar"},{"state":"accepted","name":"kfdheifzoollar kfdheifzoollar"},{"state":"accepted","name":"Fehuginnzoollar Fehuginnzoollar"},{"state":"accepted","name":"feozkazoollar feozkazoollar"},{"state":"accepted","name":"blfzoollar blfzoollar"},{"state":"accepted","name":"Dodwerlzoollar Dodwerlzoollar"},{"state":"accepted","name":"Parkerzoollar Parkerzoollar"},{"state":"accepted","name":"dtyzzoollar dtyzzoollar"},{"state":"accepted","name":"bekbfyzoollar bekbfyzoollar"},{"state":"accepted","name":"kblfzoollar kblfzoollar"},{"state":"accepted","name":"fyzzoollar fyzzoollar"},{"state":"accepted","name":"Leonyazoollar Leonyazoollar"},{"state":"accepted","name":"Darkhunterzoollar Darkhunterzoollar"},{"state":"accepted","name":"nfneczzoollar nfneczzoollar"},{"state":"accepted","name":"ltyeczzoollar ltyeczzoollar"},{"state":"accepted","name":"njyhfzoollar njyhfzoollar"},{"state":"accepted","name":"flfzoollar flfzoollar"},{"state":"accepted","name":"TravisPem TravisPem"},{"state":"accepted","name":"brinazoollar brinazoollar"},{"state":"accepted","name":"vbkeifzoollar vbkeifzoollar"},{"state":"accepted","name":"Sylviakiz Sylviakiz"},{"state":"accepted","name":"zaemprofi zaemprofi"},{"state":"accepted","name":"danaqg60 danaqg60"},{"state":"accepted","name":"CharlesFet CharlesFet"},{"state":"accepted","name":"zscitizen zscitizen"},{"state":"accepted","name":"ZnakomstvroW ZnakomstvroW"},{"state":"accepted","name":"fotoHit fotoHit"},{"state":"accepted","name":"nitaeo16 nitaeo16"},{"state":"accepted","name":"Albertlal Albertlal"},{"state":"accepted","name":"DanaNug DanaNug"},{"state":"accepted","name":"blablaprofi blablaprofi"},{"state":"accepted","name":"DavidBiani DavidBiani"},{"state":"accepted","name":"MinecraftH MinecraftH"},{"state":"accepted","name":"checrenrevoix checrenrevoix"},{"state":"accepted","name":"uaserialprofi uaserialprofi"},{"state":"accepted","name":"inulazoollar inulazoollar"},{"state":"accepted","name":"nullzoollar nullzoollar"},{"state":"accepted","name":"Ninaqazoollar Ninaqazoollar"},{"state":"accepted","name":"gamesmote gamesmote"},{"state":"accepted","name":"Arjaneduff Arjaneduff"},{"state":"accepted","name":"dfktynbyrfzoollar dfktynbyrfzoollar"},{"state":"accepted","name":"Katyukhazoollar Katyukhazoollar"},{"state":"accepted","name":"taisazoollar taisazoollar"},{"state":"accepted","name":"torrentredprofi torrentredprofi"},{"state":"accepted","name":"Eugenzoollar Eugenzoollar"},{"state":"accepted","name":"Fenrinoszoollar Fenrinoszoollar"},{"state":"accepted","name":"deshazoollar deshazoollar"},{"state":"accepted","name":"vfkfyzzoollar vfkfyzzoollar"},{"state":"accepted","name":"jayxc4 jayxc4"},{"state":"accepted","name":"Greecezoollar Greecezoollar"},{"state":"accepted","name":"rooddenda rooddenda"},{"state":"accepted","name":"njnzzoollar njnzzoollar"},{"state":"accepted","name":"cntgfysxzoollar cntgfysxzoollar"},{"state":"accepted","name":"danacs16 danacs16"},{"state":"accepted","name":"remontviprofi remontviprofi"},{"state":"accepted","name":"kbyfzoollar kbyfzoollar"},{"state":"accepted","name":"nalyazoollar nalyazoollar"},{"state":"accepted","name":"fyifzoollar fyifzoollar"},{"state":"accepted","name":"acmespbzon acmespbzon"},{"state":"accepted","name":"Tamaraclugh Tamaraclugh"},{"state":"accepted","name":"margoshazoollar margoshazoollar"},{"state":"accepted","name":"Adamzoollar Adamzoollar"},{"state":"accepted","name":"Lesteralash Lesteralash"},{"state":"accepted","name":"donyashazoollar donyashazoollar"},{"state":"accepted","name":"uhtwbzzoollar uhtwbzzoollar"},{"state":"accepted","name":"Andromaginnzoollar Andromaginnzoollar"},{"state":"accepted","name":"Venyamynichzoollar Venyamynichzoollar"},{"state":"accepted","name":"frcyzzoollar frcyzzoollar"},{"state":"accepted","name":"kbk.czzoollar kbk.czzoollar"},{"state":"accepted","name":"Igorzoollar Igorzoollar"},{"state":"accepted","name":"vbhjfzoollar vbhjfzoollar"},{"state":"accepted","name":"oksanazoollar oksanazoollar"},{"state":"accepted","name":"rfnzzoollar rfnzzoollar"},{"state":"accepted","name":"Ariferoossy Ariferoossy"},{"state":"accepted","name":"samocmon samocmon"},{"state":"accepted","name":"DetmebOxync DetmebOxync"},{"state":"accepted","name":"salutovprofi salutovprofi"},{"state":"accepted","name":"nidazoollar nidazoollar"},{"state":"accepted","name":"Malanyazoollar Malanyazoollar"},{"state":"accepted","name":"Drelandiszoollar Drelandiszoollar"},{"state":"accepted","name":"Lilyushazoollar Lilyushazoollar"},{"state":"accepted","name":"tytlbrnfzoollar tytlbrnfzoollar"},{"state":"accepted","name":"tahjcbymzzoollar tahjcbymzzoollar"},{"state":"accepted","name":"Nataliazoollar Nataliazoollar"},{"state":"accepted","name":"Sonyazoollar Sonyazoollar"},{"state":"accepted","name":"fhzzoollar fhzzoollar"},{"state":"accepted","name":"cfyhfzoollar cfyhfzoollar"},{"state":"accepted","name":"irishazoollar irishazoollar"},{"state":"accepted","name":"Bulacezoollar Bulacezoollar"},{"state":"accepted","name":"ekmzifzoollar ekmzifzoollar"},{"state":"accepted","name":"Nastyushazoollar Nastyushazoollar"},{"state":"accepted","name":"thinzoollar thinzoollar"},{"state":"accepted","name":"yfnfkbqzoollar yfnfkbqzoollar"},{"state":"accepted","name":"Bugesrzoollar Bugesrzoollar"},{"state":"accepted","name":"fuhbgrfzoollar fuhbgrfzoollar"},{"state":"accepted","name":"adamychzoollar adamychzoollar"},{"state":"accepted","name":"tvbkbfyfzoollar tvbkbfyfzoollar"},{"state":"accepted","name":"ljyzifzoollar ljyzifzoollar"},{"state":"accepted","name":"hemilyzoollar hemilyzoollar"},{"state":"accepted","name":"Margaritozoollar Margaritozoollar"},{"state":"accepted","name":"dfcifzoollar dfcifzoollar"},{"state":"accepted","name":"vfrcbvbkmzysxzoollar vfrcbvbkmzysxzoollar"},{"state":"accepted","name":"Famomamnzoollar Famomamnzoollar"},{"state":"accepted","name":"kerjyzzoollar kerjyzzoollar"},{"state":"accepted","name":"Lannykotzoollar Lannykotzoollar"},{"state":"accepted","name":"vfhbyfzoollar vfhbyfzoollar"},{"state":"accepted","name":"erectileprofi erectileprofi"},{"state":"accepted","name":"outzoollar outzoollar"},{"state":"accepted","name":"Nastyahzoollar Nastyahzoollar"},{"state":"accepted","name":"quethaste quethaste"},{"state":"accepted","name":"hbnfzoollar hbnfzoollar"},{"state":"accepted","name":"dbrnfzoollar dbrnfzoollar"},{"state":"accepted","name":"Coronzoollar Coronzoollar"},{"state":"accepted","name":"cdtnekzzoollar cdtnekzzoollar"},{"state":"accepted","name":"Jerrygodzoollar Jerrygodzoollar"},{"state":"accepted","name":"BerratorDiz BerratorDiz"},{"state":"accepted","name":"bridgetav3 bridgetav3"},{"state":"accepted","name":"olgushazoollar olgushazoollar"},{"state":"accepted","name":"jhyzzoollar jhyzzoollar"},{"state":"accepted","name":"Ragefirezoollar Ragefirezoollar"},{"state":"accepted","name":"Bernardset Bernardset"},{"state":"accepted","name":"dtkfzoollar dtkfzoollar"},{"state":"accepted","name":"Balladodwynzoollar Balladodwynzoollar"},{"state":"accepted","name":"lavrushazoollar lavrushazoollar"},{"state":"accepted","name":"tdljrb.irfzoollar tdljrb.irfzoollar"},{"state":"accepted","name":"alevtinzoollar alevtinzoollar"},{"state":"accepted","name":"fktrcbyrfzoollar fktrcbyrfzoollar"},{"state":"accepted","name":"bjyzoollar bjyzoollar"},{"state":"accepted","name":"Ninuzoollar Ninuzoollar"},{"state":"accepted","name":"Lenyazoollar Lenyazoollar"},{"state":"accepted","name":"dodfilm dodfilm"},{"state":"accepted","name":"anthouszoollar anthouszoollar"},{"state":"accepted","name":"dfkthmzysxzoollar dfkthmzysxzoollar"},{"state":"accepted","name":"Venoshzoollar Venoshzoollar"},{"state":"accepted","name":"barbaraws18 barbaraws18"},{"state":"accepted","name":"fedulazoollar fedulazoollar"},{"state":"accepted","name":"dtlzzoollar dtlzzoollar"},{"state":"accepted","name":"therootszoollar therootszoollar"},{"state":"accepted","name":"kiryunyazoollar kiryunyazoollar"},{"state":"accepted","name":"nfkzzoollar nfkzzoollar"},{"state":"accepted","name":"kfdhezoollar kfdhezoollar"},{"state":"accepted","name":"KennymyclE KennymyclE"},{"state":"accepted","name":"meleshazoollar meleshazoollar"},{"state":"accepted","name":"apazoollar apazoollar"},{"state":"accepted","name":"ieheyzzoollar ieheyzzoollar"},{"state":"accepted","name":"tytlbrnsxzoollar tytlbrnsxzoollar"},{"state":"accepted","name":"Jennifer Norris"},{"state":"accepted","name":"Arlenazoollar Arlenazoollar"},{"state":"accepted","name":"Jamesges Jamesges"},{"state":"accepted","name":"cntafyfzoollar cntafyfzoollar"},{"state":"accepted","name":"Nicmoith Nicmoith"},{"state":"accepted","name":"vfhmzyfzoollar vfhmzyfzoollar"},{"state":"accepted","name":"Fetaurzoollar Fetaurzoollar"},{"state":"accepted","name":"bdfyrfzoollar bdfyrfzoollar"},{"state":"accepted","name":"Emelianzoollar Emelianzoollar"},{"state":"accepted","name":"lfybkjzoollar lfybkjzoollar"},{"state":"accepted","name":"igorashazoollar igorashazoollar"},{"state":"accepted","name":"plowmanzoollar plowmanzoollar"},{"state":"accepted","name":"efrosinyushkazoollar efrosinyushkazoollar"},{"state":"accepted","name":"gfdkbyrfzoollar gfdkbyrfzoollar"},{"state":"accepted","name":"Celorezoollar Celorezoollar"},{"state":"accepted","name":"Donaldguavy Donaldguavy"},{"state":"accepted","name":"Buzalaszoollar Buzalaszoollar"},{"state":"accepted","name":"fyeczzoollar fyeczzoollar"},{"state":"accepted","name":"mitulazoollar mitulazoollar"},{"state":"accepted","name":"marleshazoollar marleshazoollar"},{"state":"accepted","name":"Nunyazoollar Nunyazoollar"},{"state":"accepted","name":"Consalvozoollar Consalvozoollar"},{"state":"accepted","name":"rbhbkksxzoollar rbhbkksxzoollar"},{"state":"accepted","name":"gfdkbyzoollar gfdkbyzoollar"},{"state":"accepted","name":"hangingzoollar hangingzoollar"},{"state":"accepted","name":"lerkblfzoollar lerkblfzoollar"},{"state":"accepted","name":"kjhfzoollar kjhfzoollar"},{"state":"accepted","name":"fczzoollar fczzoollar"},{"state":"accepted","name":"bdjyzoollar bdjyzoollar"},{"state":"accepted","name":"sledgezoollar sledgezoollar"},{"state":"accepted","name":"Mary Sparks"},{"state":"accepted","name":"nikuszoollar nikuszoollar"},{"state":"accepted","name":"Koverin83 Koverin83"},{"state":"accepted","name":"Gholbizarzoollar Gholbizarzoollar"},{"state":"accepted","name":"Marianazoollar Marianazoollar"},{"state":"accepted","name":"daruniazoollar daruniazoollar"},{"state":"accepted","name":"Bloodrayzoollar Bloodrayzoollar"},{"state":"accepted","name":"avdokimzoollar avdokimzoollar"},{"state":"accepted","name":"dtybfvbyzoollar dtybfvbyzoollar"},{"state":"accepted","name":"abk.ifzoollar abk.ifzoollar"},{"state":"accepted","name":"iliahazoollar iliahazoollar"},{"state":"accepted","name":"adashazoollar adashazoollar"},{"state":"accepted","name":"yfcneczzoollar yfcneczzoollar"},{"state":"accepted","name":"svetlanichzoollar svetlanichzoollar"},{"state":"accepted","name":"Babyangelzoollar Babyangelzoollar"},{"state":"accepted","name":"flenzoollar flenzoollar"},{"state":"accepted","name":"fynjybqzoollar fynjybqzoollar"},{"state":"accepted","name":"Contoszoollar Contoszoollar"},{"state":"accepted","name":"nikushazoollar nikushazoollar"},{"state":"accepted","name":"chestzoollar chestzoollar"},{"state":"accepted","name":"mishunyazoollar mishunyazoollar"},{"state":"accepted","name":"dthjybrfzoollar dthjybrfzoollar"},{"state":"accepted","name":"darenzoollar darenzoollar"},{"state":"accepted","name":"Kimberliezoollar Kimberliezoollar"},{"state":"accepted","name":"gtnekzzoollar gtnekzzoollar"},{"state":"accepted","name":"fhntvxbrzoollar fhntvxbrzoollar"},{"state":"accepted","name":"polyxiazoollar polyxiazoollar"},{"state":"accepted","name":"Julianiazoollar Julianiazoollar"},{"state":"accepted","name":"mitriumzoollar mitriumzoollar"},{"state":"accepted","name":"gtnyzzoollar gtnyzzoollar"},{"state":"accepted","name":"rfnhfzoollar rfnhfzoollar"},{"state":"accepted","name":"Mellisarousa Mellisarousa"},{"state":"accepted","name":"ufkbifzoollar ufkbifzoollar"},{"state":"accepted","name":"tcabhmzoollar tcabhmzoollar"},{"state":"accepted","name":"nastyurazoollar nastyurazoollar"},{"state":"accepted","name":"cntgeifzoollar cntgeifzoollar"},{"state":"accepted","name":"Dillonzoollar Dillonzoollar"},{"state":"accepted","name":"kfhbcfzoollar kfhbcfzoollar"},{"state":"accepted","name":"bienfzoollar bienfzoollar"},{"state":"accepted","name":"Cyrilliczoollar Cyrilliczoollar"},{"state":"accepted","name":"Mityashzoollar Mityashzoollar"},{"state":"accepted","name":"yfcnfczoollar yfcnfczoollar"},{"state":"accepted","name":"lavryunyazoollar lavryunyazoollar"},{"state":"accepted","name":"Shurenazoollar Shurenazoollar"},{"state":"accepted","name":"Pavlushazoollar Pavlushazoollar"},{"state":"accepted","name":"cockerelzoollar cockerelzoollar"},{"state":"accepted","name":"fktdnbysxzoollar fktdnbysxzoollar"},{"state":"accepted","name":"Corneliuszoollar Corneliuszoollar"},{"state":"accepted","name":"cjyifzoollar cjyifzoollar"},{"state":"accepted","name":"Igettherezoollar Igettherezoollar"},{"state":"accepted","name":"Verazoollar Verazoollar"},{"state":"accepted","name":"Twilazoollar Twilazoollar"},{"state":"accepted","name":"USEPLOYPE USEPLOYPE"},{"state":"accepted","name":"Lavrentichzoollar Lavrentichzoollar"},{"state":"accepted","name":"Daviddug Daviddug"},{"state":"accepted","name":"vbnyzzoollar vbnyzzoollar"},{"state":"accepted","name":"Cruzzoollar Cruzzoollar"},{"state":"accepted","name":"Andromalacezoollar Andromalacezoollar"},{"state":"accepted","name":"Leszoollar Leszoollar"},{"state":"accepted","name":"natriumzoollar natriumzoollar"},{"state":"accepted","name":"thepolezoollar thepolezoollar"},{"state":"accepted","name":"Tennieyzoollar Tennieyzoollar"},{"state":"accepted","name":"Dizahnzoollar Dizahnzoollar"},{"state":"accepted","name":"ltrfhbcnsxzoollar ltrfhbcnsxzoollar"},{"state":"accepted","name":"pbyrfzoollar pbyrfzoollar"},{"state":"accepted","name":"costumezoollar costumezoollar"},{"state":"accepted","name":"tahjcbyzoollar tahjcbyzoollar"},{"state":"accepted","name":"decabrinkazoollar decabrinkazoollar"},{"state":"accepted","name":"lavryushazoollar lavryushazoollar"},{"state":"accepted","name":"Weloberzoollar Weloberzoollar"},{"state":"accepted","name":"Berezin71 Berezin71"},{"state":"accepted","name":"Tygolarzoollar Tygolarzoollar"},{"state":"accepted","name":"youngwomanzoollar youngwomanzoollar"},{"state":"accepted","name":"runnyzoollar runnyzoollar"},{"state":"accepted","name":"hemulezoollar hemulezoollar"},{"state":"accepted","name":"Burulev65 Burulev65"},{"state":"accepted","name":"tujhbqzoollar tujhbqzoollar"},{"state":"accepted","name":"igorichzoollar igorichzoollar"},{"state":"accepted","name":"Vasilinazoollar Vasilinazoollar"},{"state":"accepted","name":"vtkzzoollar vtkzzoollar"},{"state":"accepted","name":"dbrnjhzoollar dbrnjhzoollar"},{"state":"accepted","name":"prodroprofi prodroprofi"},{"state":"accepted","name":"Anadwynzoollar Anadwynzoollar"},{"state":"accepted","name":"Mordasov58 Mordasov58"},{"state":"accepted","name":"ktjybyrfzoollar ktjybyrfzoollar"},{"state":"accepted","name":"Ericakarzoollar Ericakarzoollar"},{"state":"accepted","name":"mariankazoollar mariankazoollar"},{"state":"accepted","name":"Nicolezoollar Nicolezoollar"},{"state":"accepted","name":"hjvfzoollar hjvfzoollar"},{"state":"accepted","name":"vfnatqzoollar vfnatqzoollar"},{"state":"accepted","name":"pawszoollar pawszoollar"},{"state":"accepted","name":"Anarawieldzoollar Anarawieldzoollar"},{"state":"accepted","name":"Matthewpem Matthewpem"},{"state":"accepted","name":"vfhbyrfzoollar vfhbyrfzoollar"},{"state":"accepted","name":"anuszoollar anuszoollar"},{"state":"accepted","name":"Kolomnin75 Kolomnin75"},{"state":"accepted","name":"Taisyazoollar Taisyazoollar"},{"state":"accepted","name":"iehtyfzoollar iehtyfzoollar"},{"state":"accepted","name":"dbienfzoollar dbienfzoollar"},{"state":"accepted","name":"jkczzoollar jkczzoollar"},{"state":"accepted","name":"Timothyzoollar Timothyzoollar"},{"state":"accepted","name":"Thetalmeenazoollar Thetalmeenazoollar"},{"state":"accepted","name":"duklidazoollar duklidazoollar"},{"state":"accepted","name":"abkbgbqzoollar abkbgbqzoollar"},{"state":"accepted","name":"Reichowzoollar Reichowzoollar"},{"state":"accepted","name":"Dorirazoollar Dorirazoollar"},{"state":"accepted","name":"Fedyuszoollar Fedyuszoollar"},{"state":"accepted","name":"Galikazoollar Galikazoollar"},{"state":"accepted","name":"zhjckfdzoollar zhjckfdzoollar"},{"state":"accepted","name":"Deniszoollar Deniszoollar"},{"state":"accepted","name":"dtyczzoollar dtyczzoollar"},{"state":"accepted","name":"lettazoollar lettazoollar"},{"state":"accepted","name":"Dean Longshore"},{"state":"accepted","name":"Theodorezoollar Theodorezoollar"},{"state":"accepted","name":"masharazoollar masharazoollar"},{"state":"accepted","name":"vfhbifzoollar vfhbifzoollar"},{"state":"accepted","name":"Foderarozoollar Foderarozoollar"},{"state":"accepted","name":"kerfhzzoollar kerfhzzoollar"},{"state":"accepted","name":"anazoollar anazoollar"},{"state":"accepted","name":"cnfyzzoollar cnfyzzoollar"},{"state":"accepted","name":"anyutazoollar anyutazoollar"},{"state":"accepted","name":"giftzoollar giftzoollar"},{"state":"accepted","name":"gtnhffzoollar gtnhffzoollar"},{"state":"accepted","name":"olyushazoollar olyushazoollar"},{"state":"accepted","name":"sharkzoollar sharkzoollar"},{"state":"accepted","name":"Tarrkamuzoollar Tarrkamuzoollar"},{"state":"accepted","name":"bkzzoollar bkzzoollar"},{"state":"accepted","name":"ktheczzoollar ktheczzoollar"},{"state":"accepted","name":"vbfqksxzoollar vbfqksxzoollar"},{"state":"accepted","name":"Sashazoollar Sashazoollar"},{"state":"accepted","name":"lexeuszoollar lexeuszoollar"},{"state":"accepted","name":"leikazoollar leikazoollar"},{"state":"accepted","name":"Johnnyblaps Johnnyblaps"},{"state":"accepted","name":"rbhbkkzoollar rbhbkkzoollar"},{"state":"accepted","name":"sashulyazoollar sashulyazoollar"},{"state":"accepted","name":"Rushdanzoollar Rushdanzoollar"},{"state":"accepted","name":"vfrfzoollar vfrfzoollar"},{"state":"accepted","name":"Aurinradzoollar Aurinradzoollar"},{"state":"accepted","name":"Fonckzoollar Fonckzoollar"},{"state":"accepted","name":"RodneyMuh RodneyMuh"},{"state":"accepted","name":"Timzoollar Timzoollar"},{"state":"accepted","name":"Natazoollar Natazoollar"},{"state":"accepted","name":"zhanuzoollar zhanuzoollar"},{"state":"accepted","name":"nasazoollar nasazoollar"},{"state":"accepted","name":"Elizabethzoollar Elizabethzoollar"},{"state":"accepted","name":"Akashin69 Akashin69"},{"state":"accepted","name":"Margushzoollar Margushzoollar"},{"state":"accepted","name":"darehazoollar darehazoollar"},{"state":"accepted","name":"Ballalunezoollar Ballalunezoollar"},{"state":"accepted","name":"Styurzoollar Styurzoollar"},{"state":"accepted","name":"washerzoollar washerzoollar"},{"state":"accepted","name":"Vitesazoollar Vitesazoollar"},{"state":"accepted","name":"vfkfybzzoollar vfkfybzzoollar"},{"state":"accepted","name":"ktjynbzzoollar ktjynbzzoollar"},{"state":"accepted","name":"natulyazoollar natulyazoollar"},{"state":"accepted","name":"vfkffzoollar vfkffzoollar"},{"state":"accepted","name":"trustzoollar trustzoollar"},{"state":"accepted","name":"ulyankazoollar ulyankazoollar"},{"state":"accepted","name":"Wayneupdal Wayneupdal"},{"state":"accepted","name":"lbjybcbqzoollar lbjybcbqzoollar"},{"state":"accepted","name":"Dailevzoollar Dailevzoollar"},{"state":"accepted","name":"liztk11 liztk11"},{"state":"accepted","name":"pbyzzoollar pbyzzoollar"},{"state":"accepted","name":"ljczzoollar ljczzoollar"},{"state":"accepted","name":"Adogamandzoollar Adogamandzoollar"},{"state":"accepted","name":"petryashzoollar petryashzoollar"},{"state":"accepted","name":"Rameabruzoollar Rameabruzoollar"},{"state":"accepted","name":"Zonirioszoollar Zonirioszoollar"},{"state":"accepted","name":"luruszoollar luruszoollar"},{"state":"accepted","name":"Valentinecardzoollar Valentinecardzoollar"},{"state":"accepted","name":"Chilldwellerzoollar Chilldwellerzoollar"},{"state":"accepted","name":"Maryushazoollar Maryushazoollar"},{"state":"accepted","name":"RussellBilky RussellBilky"},{"state":"accepted","name":"Immessingzoollar Immessingzoollar"},{"state":"accepted","name":"Vityulazoollar Vityulazoollar"},{"state":"accepted","name":"rfneyzzoollar rfneyzzoollar"},{"state":"accepted","name":"Solouhin61 Solouhin61"},{"state":"accepted","name":"olegzoollar olegzoollar"},{"state":"accepted","name":"Uyehuguitazoollar Uyehuguitazoollar"},{"state":"accepted","name":"onionszoollar onionszoollar"},{"state":"accepted","name":"Bearuszoollar Bearuszoollar"},{"state":"accepted","name":"Alifonov73 Alifonov73"},{"state":"accepted","name":"venyurazoollar venyurazoollar"},{"state":"accepted","name":"satta king"},{"state":"accepted","name":"marinkazoollar marinkazoollar"},{"state":"accepted","name":"vigryprofi vigryprofi"},{"state":"accepted","name":"Adietoynzoollar Adietoynzoollar"},{"state":"accepted","name":"Ramonnatap Ramonnatap"},{"state":"accepted","name":"Teterin81 Teterin81"},{"state":"accepted","name":"Bralkiszoollar Bralkiszoollar"},{"state":"accepted","name":"Leonorzoollar Leonorzoollar"},{"state":"accepted","name":"fktrczzoollar fktrczzoollar"},{"state":"accepted","name":"hfczzoollar hfczzoollar"},{"state":"accepted","name":"Zanndennzoollar Zanndennzoollar"},{"state":"accepted","name":"claudiatn16 claudiatn16"},{"state":"accepted","name":"Kajinzoollar Kajinzoollar"},{"state":"accepted","name":"hivezoollar hivezoollar"},{"state":"accepted","name":"gjkbyfhbqzoollar gjkbyfhbqzoollar"},{"state":"accepted","name":"Randyric Randyric"},{"state":"accepted","name":"Bobeakatzoollar Bobeakatzoollar"},{"state":"accepted","name":"Ellaszoollar Ellaszoollar"},{"state":"accepted","name":"Kondrashihin64 Kondrashihin64"},{"state":"accepted","name":"levonzoollar levonzoollar"},{"state":"accepted","name":"CoryCasikzoollar CoryCasikzoollar"},{"state":"accepted","name":"Abywiszoollar Abywiszoollar"},{"state":"accepted","name":"vfcznfzoollar vfcznfzoollar"},{"state":"accepted","name":"Iamfallingzoollar Iamfallingzoollar"},{"state":"accepted","name":"pbyeifzoollar pbyeifzoollar"},{"state":"accepted","name":"fylhzzoollar fylhzzoollar"},{"state":"accepted","name":"hbvvehfzoollar hbvvehfzoollar"},{"state":"accepted","name":"Svetulyazoollar Svetulyazoollar"},{"state":"accepted","name":"agripkazoollar agripkazoollar"},{"state":"accepted","name":"Itananenzoollar Itananenzoollar"},{"state":"accepted","name":"drowningzoollar drowningzoollar"},{"state":"accepted","name":"fhnehrfzoollar fhnehrfzoollar"},{"state":"accepted","name":"Zonazoollar Zonazoollar"},{"state":"accepted","name":"Geletapzoollar Geletapzoollar"},{"state":"accepted","name":"mikhailushkazoollar mikhailushkazoollar"},{"state":"accepted","name":"Britikov82 Britikov82"},{"state":"accepted","name":"WilliamFof WilliamFof"},{"state":"accepted","name":"vbfyzzoollar vbfyzzoollar"},{"state":"accepted","name":"violkazoollar violkazoollar"},{"state":"accepted","name":"peteykazoollar peteykazoollar"},{"state":"accepted","name":"nilkazoollar nilkazoollar"},{"state":"accepted","name":"tarzoollar tarzoollar"},{"state":"accepted","name":"timahazoollar timahazoollar"},{"state":"accepted","name":"valenzoollar valenzoollar"},{"state":"accepted","name":"Mayushazoollar Mayushazoollar"},{"state":"accepted","name":"angelicatf69 angelicatf69"},{"state":"accepted","name":"DennisObele DennisObele"},{"state":"accepted","name":"tujifzoollar tujifzoollar"},{"state":"accepted","name":"Hermeszoollar Hermeszoollar"},{"state":"accepted","name":"Egorzoollar Egorzoollar"},{"state":"accepted","name":"yfltleirfzoollar yfltleirfzoollar"},{"state":"accepted","name":"panulazoollar panulazoollar"},{"state":"accepted","name":"uthfzoollar uthfzoollar"},{"state":"accepted","name":"matthewkazoollar matthewkazoollar"},{"state":"accepted","name":"Ivanovichzoollar Ivanovichzoollar"},{"state":"accepted","name":"ybytkmzoollar ybytkmzoollar"},{"state":"accepted","name":"enyuhazoollar enyuhazoollar"},{"state":"accepted","name":"yulazoollar yulazoollar"},{"state":"accepted","name":"sofazoollar sofazoollar"},{"state":"accepted","name":"zinichzoollar zinichzoollar"},{"state":"accepted","name":"fahjcbvzoollar fahjcbvzoollar"},{"state":"accepted","name":"josephineqe18 josephineqe18"},{"state":"accepted","name":"hbnekzzoollar hbnekzzoollar"},{"state":"accepted","name":"kbyrfzoollar kbyrfzoollar"},{"state":"accepted","name":"fkmbyfzoollar fkmbyfzoollar"},{"state":"accepted","name":"fuhbggbxzoollar fuhbggbxzoollar"},{"state":"accepted","name":"Sanyazoollar Sanyazoollar"},{"state":"accepted","name":"Tutuskazoollar Tutuskazoollar"},{"state":"accepted","name":"panyuhazoollar panyuhazoollar"},{"state":"accepted","name":"Mischzoollar Mischzoollar"},{"state":"accepted","name":"pashuniazoollar pashuniazoollar"},{"state":"accepted","name":"ktyzzoollar ktyzzoollar"},{"state":"accepted","name":"ujiekzzoollar ujiekzzoollar"},{"state":"accepted","name":"valerazoollar valerazoollar"},{"state":"accepted","name":"fantasteb fantasteb"},{"state":"accepted","name":"ufkbyefzoollar ufkbyefzoollar"},{"state":"accepted","name":"Adorariszoollar Adorariszoollar"},{"state":"accepted","name":"dbnczzoollar dbnczzoollar"},{"state":"accepted","name":"tvtkzzoollar tvtkzzoollar"},{"state":"accepted","name":"atlzzoollar atlzzoollar"},{"state":"accepted","name":"kreatminzoollar kreatminzoollar"},{"state":"accepted","name":"Leninzoollar Leninzoollar"},{"state":"accepted","name":"emelzoollar emelzoollar"},{"state":"accepted","name":"Falugin70 Falugin70"},{"state":"accepted","name":"petter son"},{"state":"accepted","name":"emmakv16 emmakv16"},{"state":"accepted","name":"svafot.ru svafot.ru"},{"state":"accepted","name":"doshazoollar doshazoollar"},{"state":"accepted","name":"vfhmzfzoollar vfhmzfzoollar"},{"state":"accepted","name":"DonaldJoirm DonaldJoirm"},{"state":"accepted","name":"Suryazoollar Suryazoollar"},{"state":"accepted","name":"Johnnychugh Johnnychugh"},{"state":"accepted","name":"ybreczzoollar ybreczzoollar"},{"state":"accepted","name":"Stroitelstvojar Stroitelstvojar"},{"state":"accepted","name":"Efrosimychzoollar Efrosimychzoollar"},{"state":"accepted","name":"fltkbyfzoollar fltkbyfzoollar"},{"state":"accepted","name":"Wifordzoollar Wifordzoollar"},{"state":"accepted","name":"Dedik98 Dedik98"},{"state":"accepted","name":"neljazoollar neljazoollar"},{"state":"accepted","name":"fhcfzoollar fhcfzoollar"},{"state":"accepted","name":"keelzoollar keelzoollar"},{"state":"accepted","name":"vfkfyfzoollar vfkfyfzoollar"},{"state":"accepted","name":"vjyzzoollar vjyzzoollar"},{"state":"accepted","name":"Fenrilarzoollar Fenrilarzoollar"},{"state":"accepted","name":"ufkzzoollar ufkzzoollar"},{"state":"accepted","name":"rituniazoollar rituniazoollar"},{"state":"accepted","name":"flyingzoollar flyingzoollar"},{"state":"accepted","name":"utyzzoollar utyzzoollar"},{"state":"accepted","name":"Gavinramatzoollar Gavinramatzoollar"},{"state":"accepted","name":"cfieyzzoollar cfieyzzoollar"},{"state":"accepted","name":"arciazoollar arciazoollar"},{"state":"accepted","name":"vfhtzzoollar vfhtzzoollar"},{"state":"accepted","name":"slavuhazoollar slavuhazoollar"},{"state":"accepted","name":"lbjybcbzzoollar lbjybcbzzoollar"},{"state":"accepted","name":"christoshzoollar christoshzoollar"},{"state":"accepted","name":"rbhefzoollar rbhefzoollar"},{"state":"accepted","name":"siltzoollar siltzoollar"},{"state":"accepted","name":"Zackiszoollar Zackiszoollar"},{"state":"accepted","name":"Riggenzoollar Riggenzoollar"},{"state":"accepted","name":"benazoollar benazoollar"},{"state":"accepted","name":"abhfzoollar abhfzoollar"},{"state":"accepted","name":"Peterfek Peterfek"},{"state":"accepted","name":"dbnyzzoollar dbnyzzoollar"},{"state":"accepted","name":"heczzoollar heczzoollar"},{"state":"accepted","name":"Arazuruzoollar Arazuruzoollar"},{"state":"accepted","name":"rawolution.ru rawolution.ru"},{"state":"accepted","name":"dfrfzoollar dfrfzoollar"},{"state":"accepted","name":"meltzoollar meltzoollar"},{"state":"accepted","name":"yadzoollar yadzoollar"},{"state":"accepted","name":"Gasanenko97 Gasanenko97"},{"state":"accepted","name":"Aschoffzoollar Aschoffzoollar"},{"state":"accepted","name":"stepankazoollar stepankazoollar"},{"state":"accepted","name":"njkczzoollar njkczzoollar"},{"state":"accepted","name":"vtktnm.irfzoollar vtktnm.irfzoollar"},{"state":"accepted","name":"Ulyazoollar Ulyazoollar"},{"state":"accepted","name":"dbreifzoollar dbreifzoollar"},{"state":"accepted","name":"pbyffzoollar pbyffzoollar"},{"state":"accepted","name":"zhelikazoollar zhelikazoollar"},{"state":"accepted","name":"Marianichzoollar Marianichzoollar"},{"state":"accepted","name":"urlkingprofi urlkingprofi"},{"state":"accepted","name":"vjkzzoollar vjkzzoollar"},{"state":"accepted","name":"Ihopezoollar Ihopezoollar"},{"state":"accepted","name":"enyashazoollar enyashazoollar"},{"state":"accepted","name":"camillazoollar camillazoollar"},{"state":"accepted","name":"evdoshzoollar evdoshzoollar"},{"state":"accepted","name":"Dongokzoollar Dongokzoollar"},{"state":"accepted","name":"Bludwormzoollar Bludwormzoollar"},{"state":"accepted","name":"lavryuszoollar lavryuszoollar"},{"state":"accepted","name":"vfrctynbqzoollar vfrctynbqzoollar"},{"state":"accepted","name":"ybrjkfifzoollar ybrjkfifzoollar"},{"state":"accepted","name":"Brianazoollar Brianazoollar"},{"state":"accepted","name":"vbrat.ru vbrat.ru"},{"state":"accepted","name":"pbyfblfzoollar pbyfblfzoollar"},{"state":"accepted","name":"glennfc69 glennfc69"},{"state":"accepted","name":"beckynd4 beckynd4"},{"state":"accepted","name":"Hiefiaahzoollar Hiefiaahzoollar"},{"state":"accepted","name":"dctdjkjlzoollar dctdjkjlzoollar"},{"state":"accepted","name":"Akinozuruzoollar Akinozuruzoollar"},{"state":"accepted","name":"nikulazoollar nikulazoollar"},{"state":"accepted","name":"Ukrainskij58 Ukrainskij58"},{"state":"accepted","name":"ArthurWravy ArthurWravy"},{"state":"accepted","name":"Sageboomzoollar Sageboomzoollar"},{"state":"accepted","name":"Fedyshin74 Fedyshin74"},{"state":"accepted","name":"sinelnik.ru sinelnik.ru"},{"state":"accepted","name":"Kozarez62 Kozarez62"},{"state":"accepted","name":"sepain.ru sepain.ru"},{"state":"accepted","name":"casavalentina.ru casavalentina.ru"},{"state":"accepted","name":"MrAlixunderMa MrAlixunderMa"},{"state":"accepted","name":"SashkaRSoky SashkaRSoky"},{"state":"accepted","name":"Shivov97 Shivov97"},{"state":"accepted","name":"yandzoop yandzoop"},{"state":"accepted","name":"BrendaCreem BrendaCreem"},{"state":"accepted","name":"MialAltew MialAltew"},{"state":"accepted","name":"ShirleyNex ShirleyNex"},{"state":"accepted","name":"Akimichev96 Akimichev96"},{"state":"accepted","name":"gelendzhik.website gelendzhik.website"},{"state":"accepted","name":"divorcedoW divorcedoW"},{"state":"accepted","name":"AlvinMic AlvinMic"},{"state":"accepted","name":"bbmen.ru bbmen.ru"},{"state":"accepted","name":"vulm.ru vulm.ru"},{"state":"accepted","name":"elizabethih18 elizabethih18"},{"state":"accepted","name":"Gitnik95 Gitnik95"},{"state":"accepted","name":"Polukarov62 Polukarov62"},{"state":"accepted","name":"citydn.ru citydn.ru"},{"state":"accepted","name":"radiogoprofi radiogoprofi"},{"state":"accepted","name":"Karonin74 Karonin74"},{"state":"accepted","name":"lfifzoollar lfifzoollar"},{"state":"accepted","name":"tdljczzoollar tdljczzoollar"},{"state":"accepted","name":"dfczyzzoollar dfczyzzoollar"},{"state":"accepted","name":"lukHit lukHit"},{"state":"accepted","name":"strdo.com strdo.com"},{"state":"accepted","name":"Ustjuzhenin61 Ustjuzhenin61"},{"state":"accepted","name":"dbntifzoollar dbntifzoollar"},{"state":"accepted","name":"Elissazoollar Elissazoollar"},{"state":"accepted","name":"Dionysiumzoollar Dionysiumzoollar"},{"state":"accepted","name":"tanyazoollar tanyazoollar"},{"state":"accepted","name":"Romanzoollar Romanzoollar"},{"state":"accepted","name":"Ninelkazoollar Ninelkazoollar"},{"state":"accepted","name":"Flamewalkerzoollar Flamewalkerzoollar"},{"state":"accepted","name":"whalezoollar whalezoollar"},{"state":"accepted","name":"Felixnom Felixnom"},{"state":"accepted","name":"byyeirfzoollar byyeirfzoollar"},{"state":"accepted","name":"RobertCumma RobertCumma"},{"state":"accepted","name":"ydobno.ru ydobno.ru"},{"state":"accepted","name":"sergezoollar sergezoollar"},{"state":"accepted","name":"cdtneczzoollar cdtneczzoollar"},{"state":"accepted","name":"fyyczzoollar fyyczzoollar"},{"state":"accepted","name":"stepurazoollar stepurazoollar"},{"state":"accepted","name":"Ellazoollar Ellazoollar"},{"state":"accepted","name":"Cyplenkov67 Cyplenkov67"},{"state":"accepted","name":"dfktqrfzoollar dfktqrfzoollar"},{"state":"accepted","name":"Tricomizoollar Tricomizoollar"},{"state":"accepted","name":"Alsaswynzoollar Alsaswynzoollar"},{"state":"accepted","name":"witchzoollar witchzoollar"},{"state":"accepted","name":"petrinkazoollar petrinkazoollar"},{"state":"accepted","name":"ktifzoollar ktifzoollar"},{"state":"accepted","name":"vfrcbvfzoollar vfrcbvfzoollar"},{"state":"accepted","name":"Auririnzoollar Auririnzoollar"},{"state":"accepted","name":"aleshazoollar aleshazoollar"},{"state":"accepted","name":"iraidazoollar iraidazoollar"},{"state":"accepted","name":"Ruslanazoollar Ruslanazoollar"},{"state":"accepted","name":"lbzzoollar lbzzoollar"},{"state":"accepted","name":"antoninzoollar antoninzoollar"},{"state":"accepted","name":"fkmbyzoollar fkmbyzoollar"},{"state":"accepted","name":"Manyuhazoollar Manyuhazoollar"},{"state":"accepted","name":"Judestzoollar Judestzoollar"},{"state":"accepted","name":"nastyuhazoollar nastyuhazoollar"},{"state":"accepted","name":"funzoollar funzoollar"},{"state":"accepted","name":"nfhfczoollar nfhfczoollar"},{"state":"accepted","name":"ybksxzoollar ybksxzoollar"},{"state":"accepted","name":"opisat.com opisat.com"},{"state":"accepted","name":"Hankonzoollar Hankonzoollar"},{"state":"accepted","name":"Oyuelazoollar Oyuelazoollar"},{"state":"accepted","name":"petyunzoollar petyunzoollar"},{"state":"accepted","name":"dctdjkjlsxzoollar dctdjkjlsxzoollar"},{"state":"accepted","name":"Ishutin86 Ishutin86"},{"state":"accepted","name":"vfhbfyyfzoollar vfhbfyyfzoollar"},{"state":"accepted","name":"hooktrain.com hooktrain.com"},{"state":"accepted","name":"gfdkbyzzoollar gfdkbyzzoollar"},{"state":"accepted","name":"Palmazoollar Palmazoollar"},{"state":"accepted","name":"corrineqm16 corrineqm16"},{"state":"accepted","name":"Pukirev77 Pukirev77"},{"state":"accepted","name":"cdtneyzzoollar cdtneyzzoollar"},{"state":"accepted","name":"lfybkrfzoollar lfybkrfzoollar"},{"state":"accepted","name":"vfhufzoollar vfhufzoollar"},{"state":"accepted","name":"Vityunzoollar Vityunzoollar"},{"state":"accepted","name":"Fedunzoollar Fedunzoollar"},{"state":"accepted","name":"tashazoollar tashazoollar"},{"state":"accepted","name":"Frances Davis"},{"state":"accepted","name":"Agadorazoollar Agadorazoollar"},{"state":"accepted","name":"kbkbfyfzoollar kbkbfyfzoollar"},{"state":"accepted","name":"fkbyzoollar fkbyzoollar"},{"state":"accepted","name":"Nannettezoollar Nannettezoollar"},{"state":"accepted","name":"lexanderzoollar lexanderzoollar"},{"state":"accepted","name":"Barabarazoollar Barabarazoollar"},{"state":"accepted","name":"hjcnbckfdfzoollar hjcnbckfdfzoollar"},{"state":"accepted","name":"vfrcifzoollar vfrcifzoollar"},{"state":"accepted","name":"Baramarzoollar Baramarzoollar"},{"state":"accepted","name":"fdljnm.irfzoollar fdljnm.irfzoollar"},{"state":"accepted","name":"Doriniszoollar Doriniszoollar"},{"state":"accepted","name":"dthjybxrfzoollar dthjybxrfzoollar"},{"state":"accepted","name":"phylumzoollar phylumzoollar"},{"state":"accepted","name":"Lisenchuk99 Lisenchuk99"},{"state":"accepted","name":"Zspienozoollar Zspienozoollar"},{"state":"accepted","name":"fybrbnbxzoollar fybrbnbxzoollar"},{"state":"accepted","name":"avdonyazoollar avdonyazoollar"},{"state":"accepted","name":"vedenezoollar vedenezoollar"},{"state":"accepted","name":"polinkazoollar polinkazoollar"},{"state":"accepted","name":"hjthneirfzoollar hjthneirfzoollar"},{"state":"accepted","name":"Wileyevera Wileyevera"},{"state":"accepted","name":"artyushazoollar artyushazoollar"},{"state":"accepted","name":"vfhbvmzyrfzoollar vfhbvmzyrfzoollar"},{"state":"accepted","name":"Volodyukzoollar Volodyukzoollar"},{"state":"accepted","name":"Agashkin74 Agashkin74"},{"state":"accepted","name":"Alekazoollar Alekazoollar"},{"state":"accepted","name":"Mirarazoollar Mirarazoollar"},{"state":"accepted","name":"aaot.ru aaot.ru"},{"state":"accepted","name":"abicer.ru abicer.ru"},{"state":"accepted","name":"zorinzoollar zorinzoollar"},{"state":"accepted","name":"Kamurozoollar Kamurozoollar"},{"state":"accepted","name":"Karynzoollar Karynzoollar"},{"state":"accepted","name":"vvfyebkrfzoollar vvfyebkrfzoollar"},{"state":"accepted","name":"utzzoollar utzzoollar"},{"state":"accepted","name":"Surprisezoollar Surprisezoollar"},{"state":"accepted","name":"lukanzoollar lukanzoollar"},{"state":"accepted","name":"HellDragonzoollar HellDragonzoollar"},{"state":"accepted","name":"Mneriuszoollar Mneriuszoollar"},{"state":"accepted","name":"Deweyamoks Deweyamoks"},{"state":"accepted","name":"Coirilzoollar Coirilzoollar"},{"state":"accepted","name":"Twaytwayzoollar Twaytwayzoollar"},{"state":"accepted","name":"rjhytqzoollar rjhytqzoollar"},{"state":"accepted","name":"vbkfzoollar vbkfzoollar"},{"state":"accepted","name":"Herlongzoollar Herlongzoollar"},{"state":"accepted","name":"Balladonarazoollar Balladonarazoollar"},{"state":"accepted","name":"polyxenazoollar polyxenazoollar"},{"state":"accepted","name":"Anasiuszoollar Anasiuszoollar"},{"state":"accepted","name":"pearzoollar pearzoollar"},{"state":"accepted","name":"anikitazoollar anikitazoollar"},{"state":"accepted","name":"Nikitichnazoollar Nikitichnazoollar"},{"state":"accepted","name":"johnyr3 johnyr3"},{"state":"accepted","name":"Kyhnerzoollar Kyhnerzoollar"},{"state":"accepted","name":"Lyudaszoollar Lyudaszoollar"},{"state":"accepted","name":"leftzoollar leftzoollar"},{"state":"accepted","name":"RaymondCip RaymondCip"},{"state":"accepted","name":"Kupreev66 Kupreev66"},{"state":"accepted","name":"Leahzoollar Leahzoollar"},{"state":"accepted","name":"gjkbrctyfzoollar gjkbrctyfzoollar"},{"state":"accepted","name":"MichaelCal MichaelCal"},{"state":"accepted","name":"lfybbkfzoollar lfybbkfzoollar"},{"state":"accepted","name":"StuartElure StuartElure"},{"state":"accepted","name":"Bellazoollar Bellazoollar"},{"state":"accepted","name":"Anushazoollar Anushazoollar"},{"state":"accepted","name":"ktnzzoollar ktnzzoollar"},{"state":"accepted","name":"nitazoollar nitazoollar"},{"state":"accepted","name":"petechzoollar petechzoollar"},{"state":"accepted","name":"vbrjkfzoollar vbrjkfzoollar"},{"state":"accepted","name":"robezoollar robezoollar"},{"state":"accepted","name":"Darimzoollar Darimzoollar"},{"state":"accepted","name":"Padderzoollar Padderzoollar"},{"state":"accepted","name":"agetis.ru agetis.ru"},{"state":"accepted","name":"uhfifzoollar uhfifzoollar"},{"state":"accepted","name":"muznoprofi muznoprofi"},{"state":"accepted","name":"nfhfcbzzoollar nfhfcbzzoollar"},{"state":"accepted","name":"Fordrelladorzoollar Fordrelladorzoollar"},{"state":"accepted","name":"vetazoollar vetazoollar"},{"state":"accepted","name":"sergushazoollar sergushazoollar"},{"state":"accepted","name":"ybrtifzoollar ybrtifzoollar"},{"state":"accepted","name":"Anatolyzoollar Anatolyzoollar"},{"state":"accepted","name":"tonurezoollar tonurezoollar"},{"state":"accepted","name":"cachezoollar cachezoollar"},{"state":"accepted","name":"ctvtysxzoollar ctvtysxzoollar"},{"state":"accepted","name":"Zhidovich98 Zhidovich98"},{"state":"accepted","name":"avispn3 avispn3"},{"state":"accepted","name":"vfrcbvzoollar vfrcbvzoollar"},{"state":"accepted","name":"vinloytter vinloytter"},{"state":"accepted","name":"Bootonzoollar Bootonzoollar"},{"state":"accepted","name":"Adoradwynzoollar Adoradwynzoollar"},{"state":"accepted","name":"kfdhyzzoollar kfdhyzzoollar"},{"state":"accepted","name":"fynjyblfzoollar fynjyblfzoollar"},{"state":"accepted","name":"vkpizza.com vkpizza.com"},{"state":"accepted","name":"ktybyzoollar ktybyzoollar"},{"state":"accepted","name":"rbhbkbxzoollar rbhbkbxzoollar"},{"state":"accepted","name":"HershelLab HershelLab"},{"state":"accepted","name":"aleutinezoollar aleutinezoollar"},{"state":"accepted","name":"Cyrilzoollar Cyrilzoollar"},{"state":"accepted","name":"Iamprickedzoollar Iamprickedzoollar"},{"state":"accepted","name":"Selitrennikov53 Selitrennikov53"},{"state":"accepted","name":"cntgfifzoollar cntgfifzoollar"},{"state":"accepted","name":"Maicuszoollar Maicuszoollar"},{"state":"accepted","name":"atlzqrfzoollar atlzqrfzoollar"},{"state":"accepted","name":"grunyazoollar grunyazoollar"},{"state":"accepted","name":"Rimmazoollar Rimmazoollar"},{"state":"accepted","name":"Goktilarzoollar Goktilarzoollar"},{"state":"accepted","name":"gtnhefzoollar gtnhefzoollar"},{"state":"accepted","name":"horsezoollar horsezoollar"},{"state":"accepted","name":"Kirillzoollar Kirillzoollar"},{"state":"accepted","name":"swearzoollar swearzoollar"},{"state":"accepted","name":"zinuzoollar zinuzoollar"},{"state":"accepted","name":"cntfzoollar cntfzoollar"},{"state":"accepted","name":"yfkfzoollar yfkfzoollar"},{"state":"accepted","name":"Christinazoollar Christinazoollar"},{"state":"accepted","name":"olazoollar olazoollar"},{"state":"accepted","name":"dtyehfzoollar dtyehfzoollar"},{"state":"accepted","name":"KateAdest KateAdest"},{"state":"accepted","name":"tdljrtzzoollar tdljrtzzoollar"},{"state":"accepted","name":"lyudahazoollar lyudahazoollar"},{"state":"accepted","name":"Muffinkazoollar Muffinkazoollar"},{"state":"accepted","name":"Magenerzoollar Magenerzoollar"},{"state":"accepted","name":"dflbvsxzoollar dflbvsxzoollar"},{"state":"accepted","name":"Conniezoollar Conniezoollar"},{"state":"accepted","name":"matyushazoollar matyushazoollar"},{"state":"accepted","name":"Trubicin82 Trubicin82"},{"state":"accepted","name":"Anayadorazoollar Anayadorazoollar"},{"state":"accepted","name":"roosterzoollar roosterzoollar"},{"state":"accepted","name":"loangin.com loangin.com"},{"state":"accepted","name":"ckfdeczzoollar ckfdeczzoollar"},{"state":"accepted","name":"Dowynzoollar Dowynzoollar"},{"state":"accepted","name":"Yurizoollar Yurizoollar"},{"state":"accepted","name":"Coreenzoollar Coreenzoollar"},{"state":"accepted","name":"mushazoollar mushazoollar"},{"state":"accepted","name":"ktyeifzoollar ktyeifzoollar"},{"state":"accepted","name":"Nikazoollar Nikazoollar"},{"state":"accepted","name":"Middevitzoollar Middevitzoollar"},{"state":"accepted","name":"tdutifzoollar tdutifzoollar"},{"state":"accepted","name":"Patrickcab Patrickcab"},{"state":"accepted","name":"ntyfzoollar ntyfzoollar"},{"state":"accepted","name":"stepanychzoollar stepanychzoollar"},{"state":"accepted","name":"kerfczzoollar kerfczzoollar"},{"state":"accepted","name":"marinushazoollar marinushazoollar"},{"state":"accepted","name":"vbierfzoollar vbierfzoollar"},{"state":"accepted","name":"cakert.com cakert.com"},{"state":"accepted","name":"ybyhfzoollar ybyhfzoollar"},{"state":"accepted","name":"andysspo andysspo"},{"state":"accepted","name":"Konstantinichzoollar Konstantinichzoollar"},{"state":"accepted","name":"Trushkov71 Trushkov71"},{"state":"accepted","name":"Norazoollar Norazoollar"},{"state":"accepted","name":"Waynetoora Waynetoora"},{"state":"accepted","name":"Phashanazoollar Phashanazoollar"},{"state":"accepted","name":"ctdfzoollar ctdfzoollar"},{"state":"accepted","name":"TerryOrert TerryOrert"},{"state":"accepted","name":"goshulzoollar goshulzoollar"},{"state":"accepted","name":"dbneczzoollar dbneczzoollar"},{"state":"accepted","name":"kczzoollar kczzoollar"},{"state":"accepted","name":"Vasazoollar Vasazoollar"},{"state":"accepted","name":"taxicry.com taxicry.com"},{"state":"accepted","name":"Albinzoollar Albinzoollar"},{"state":"accepted","name":"dfktynbrzoollar dfktynbrzoollar"},{"state":"accepted","name":"Viyphikozoollar Viyphikozoollar"},{"state":"accepted","name":"vbifyzzoollar vbifyzzoollar"},{"state":"accepted","name":"Myrnazoollar Myrnazoollar"},{"state":"accepted","name":"Krauserzoollar Krauserzoollar"},{"state":"accepted","name":"lukonzoollar lukonzoollar"},{"state":"accepted","name":"nikolazoollar nikolazoollar"},{"state":"accepted","name":"Vanyushazoollar Vanyushazoollar"},{"state":"accepted","name":"Petrjashin93 Petrjashin93"},{"state":"accepted","name":"frbkbyfzoollar frbkbyfzoollar"},{"state":"accepted","name":"ktyfzoollar ktyfzoollar"},{"state":"accepted","name":"vfhmzifzoollar vfhmzifzoollar"},{"state":"accepted","name":"Sotranzoollar Sotranzoollar"},{"state":"accepted","name":"vitaliazoollar vitaliazoollar"},{"state":"accepted","name":"dfhifzoollar dfhifzoollar"},{"state":"accepted","name":"nbvjatqzoollar nbvjatqzoollar"},{"state":"accepted","name":"bkfzoollar bkfzoollar"},{"state":"accepted","name":"dbnzyzzoollar dbnzyzzoollar"},{"state":"accepted","name":"Woodhamzoollar Woodhamzoollar"},{"state":"accepted","name":"Ryboltzoollar Ryboltzoollar"},{"state":"accepted","name":"jhfzoollar jhfzoollar"},{"state":"accepted","name":"malanazoollar malanazoollar"},{"state":"accepted","name":"dbneyzzoollar dbneyzzoollar"},{"state":"accepted","name":"Jacalynzoollar Jacalynzoollar"},{"state":"accepted","name":"rbhbkkfzoollar rbhbkkfzoollar"},{"state":"accepted","name":"gjkczzoollar gjkczzoollar"},{"state":"accepted","name":"Neegaburzoollar Neegaburzoollar"},{"state":"accepted","name":"calldor calldor"},{"state":"accepted","name":"fuhbggbxyfzoollar fuhbggbxyfzoollar"},{"state":"accepted","name":"Beazekuszoollar Beazekuszoollar"},{"state":"accepted","name":"Vargasov51 Vargasov51"},{"state":"accepted","name":"kfdhifzoollar kfdhifzoollar"},{"state":"accepted","name":"radoma.ru radoma.ru"},{"state":"accepted","name":"kflzzoollar kflzzoollar"},{"state":"accepted","name":"Bonneczoollar Bonneczoollar"},{"state":"accepted","name":"Kizzyszoollar Kizzyszoollar"},{"state":"accepted","name":"fuhfatyfzoollar fuhfatyfzoollar"},{"state":"accepted","name":"detectsex.com detectsex.com"},{"state":"accepted","name":"Cloudzoollar Cloudzoollar"},{"state":"accepted","name":"dtytlbvzoollar dtytlbvzoollar"},{"state":"accepted","name":"ybrbnbqzoollar ybrbnbqzoollar"},{"state":"accepted","name":"soulzoollar soulzoollar"},{"state":"accepted","name":"giveawaylimited giveawaylimited"},{"state":"accepted","name":"netazoollar netazoollar"},{"state":"accepted","name":"ritualzoollar ritualzoollar"},{"state":"accepted","name":"Stepushkin56 Stepushkin56"},{"state":"accepted","name":"dbrnjhbyrfzoollar dbrnjhbyrfzoollar"},{"state":"accepted","name":"oftheworldzoollar oftheworldzoollar"},{"state":"accepted","name":"dbnekzzoollar dbnekzzoollar"},{"state":"accepted","name":"kseshazoollar kseshazoollar"},{"state":"accepted","name":"gfyzzoollar gfyzzoollar"},{"state":"accepted","name":"Ladeauzoollar Ladeauzoollar"},{"state":"accepted","name":"vfhmzvzoollar vfhmzvzoollar"},{"state":"accepted","name":"iroidzoollar iroidzoollar"},{"state":"accepted","name":"ybyjifzoollar ybyjifzoollar"},{"state":"accepted","name":"Rennellzoollar Rennellzoollar"},{"state":"accepted","name":"Namelesszoollar Namelesszoollar"},{"state":"accepted","name":"petrashazoollar petrashazoollar"},{"state":"accepted","name":"vbfbkeirfzoollar vbfbkeirfzoollar"},{"state":"accepted","name":"Danchuk86 Danchuk86"},{"state":"accepted","name":"Maranizoollar Maranizoollar"},{"state":"accepted","name":"Mistiezoollar Mistiezoollar"},{"state":"accepted","name":"tonyuhazoollar tonyuhazoollar"},{"state":"accepted","name":"gasprofi gasprofi"},{"state":"accepted","name":"albazoollar albazoollar"},{"state":"accepted","name":"Inyushazoollar Inyushazoollar"},{"state":"accepted","name":"omarat.ru omarat.ru"},{"state":"accepted","name":"Danielzoollar Danielzoollar"},{"state":"accepted","name":"lfhbzzoollar lfhbzzoollar"},{"state":"accepted","name":"vadimzoollar vadimzoollar"},{"state":"accepted","name":"olegushkazoollar olegushkazoollar"},{"state":"accepted","name":"dalezd60 dalezd60"},{"state":"accepted","name":"venedictzoollar venedictzoollar"},{"state":"accepted","name":"Kabinazoollar Kabinazoollar"},{"state":"accepted","name":"nastehazoollar nastehazoollar"},{"state":"accepted","name":"artyunyazoollar artyunyazoollar"},{"state":"accepted","name":"kfdhczzoollar kfdhczzoollar"},{"state":"accepted","name":"arsentichzoollar arsentichzoollar"},{"state":"accepted","name":"Diananradzoollar Diananradzoollar"},{"state":"accepted","name":"Mattonzoollar Mattonzoollar"},{"state":"accepted","name":"Alexandrinazoollar Alexandrinazoollar"},{"state":"accepted","name":"Kochubej69 Kochubej69"},{"state":"accepted","name":"yjyeczzoollar yjyeczzoollar"},{"state":"accepted","name":"luksev.ru luksev.ru"},{"state":"accepted","name":"Yggnradzoollar Yggnradzoollar"},{"state":"accepted","name":"SemmionsRup SemmionsRup"},{"state":"accepted","name":"vfrcbvbkbfyzoollar vfrcbvbkbfyzoollar"},{"state":"accepted","name":"marinazoollar marinazoollar"},{"state":"accepted","name":"Dimitrizoollar Dimitrizoollar"},{"state":"accepted","name":"putonzoollar putonzoollar"},{"state":"accepted","name":"nbyfzoollar nbyfzoollar"},{"state":"accepted","name":"aksyunyazoollar aksyunyazoollar"},{"state":"accepted","name":"Petrahazoollar Petrahazoollar"},{"state":"accepted","name":"HowardGibra HowardGibra"},{"state":"accepted","name":"Godsmanzoollar Godsmanzoollar"},{"state":"accepted","name":"JeffreyzeK JeffreyzeK"},{"state":"accepted","name":"shrimpzoollar shrimpzoollar"},{"state":"accepted","name":"Kuzutzoollar Kuzutzoollar"},{"state":"accepted","name":"pawlzoollar pawlzoollar"},{"state":"accepted","name":"Alocnor Alocnor"},{"state":"accepted","name":"Januhin59 Januhin59"},{"state":"accepted","name":"evdohazoollar evdohazoollar"},{"state":"accepted","name":"lfyeczzoollar lfyeczzoollar"},{"state":"accepted","name":"njveczzoollar njveczzoollar"},{"state":"accepted","name":"hjczzoollar hjczzoollar"},{"state":"accepted","name":"dodul.ru dodul.ru"},{"state":"accepted","name":"amazoollar amazoollar"},{"state":"accepted","name":"maximililyanzoollar maximililyanzoollar"},{"state":"accepted","name":"Ishnlvzoollar Ishnlvzoollar"},{"state":"accepted","name":"Dawnfontzoollar Dawnfontzoollar"},{"state":"accepted","name":"ShawnINFAK ShawnINFAK"},{"state":"accepted","name":"kodir.ru kodir.ru"},{"state":"accepted","name":"vbhzoollar vbhzoollar"},{"state":"accepted","name":"squirrelzoollar squirrelzoollar"},{"state":"accepted","name":"Llartanezoollar Llartanezoollar"},{"state":"accepted","name":"fedyaykazoollar fedyaykazoollar"},{"state":"accepted","name":"antoninichzoollar antoninichzoollar"},{"state":"accepted","name":"Katyashzoollar Katyashzoollar"},{"state":"accepted","name":"bujhfzoollar bujhfzoollar"},{"state":"accepted","name":"Hrjawikov60 Hrjawikov60"},{"state":"accepted","name":"Branfordzoollar Branfordzoollar"},{"state":"accepted","name":"Caeutzoollar Caeutzoollar"},{"state":"accepted","name":"dbnfczzoollar dbnfczzoollar"},{"state":"accepted","name":"Shanelyzoollar Shanelyzoollar"},{"state":"accepted","name":"Maxzoollar Maxzoollar"},{"state":"accepted","name":"vbiekzzoollar vbiekzzoollar"},{"state":"accepted","name":"Snufflyzoollar Snufflyzoollar"},{"state":"accepted","name":"Rumpcazoollar Rumpcazoollar"},{"state":"accepted","name":"Agalaszoollar Agalaszoollar"},{"state":"accepted","name":"urthleafmiste urthleafmiste"},{"state":"accepted","name":"suwka.ru suwka.ru"},{"state":"accepted","name":"horsemanzoollar horsemanzoollar"},{"state":"accepted","name":"Dennis nnis"},{"state":"accepted","name":"Forger rger"},{"state":"accepted","name":"Cadillac dillac"},{"state":"accepted","name":"Cadillac Cadillac"},{"state":"accepted","name":"Rjabinin71 Rjabinin71"},{"state":"accepted","name":"jkmuefzoollar jkmuefzoollar"},{"state":"accepted","name":"Nikishazoollar Nikishazoollar"},{"state":"accepted","name":"gfdkeczzoollar gfdkeczzoollar"},{"state":"accepted","name":"dbhfzoollar dbhfzoollar"},{"state":"accepted","name":"Ariuswynzoollar Ariuswynzoollar"},{"state":"accepted","name":"unclepug.com unclepug.com"},{"state":"accepted","name":"repzfzoollar repzfzoollar"},{"state":"accepted","name":"grypazoollar grypazoollar"},{"state":"accepted","name":"Ediczoollar Ediczoollar"},{"state":"accepted","name":"hbnjifzoollar hbnjifzoollar"},{"state":"accepted","name":"vbfkzzoollar vbfkzzoollar"},{"state":"accepted","name":"aleutinichzoollar aleutinichzoollar"},{"state":"accepted","name":"Constancezoollar Constancezoollar"},{"state":"accepted","name":"pokearoundzoollar pokearoundzoollar"},{"state":"accepted","name":"Anayalorezoollar Anayalorezoollar"},{"state":"accepted","name":"Bragiszoollar Bragiszoollar"},{"state":"accepted","name":"simek.ru simek.ru"},{"state":"accepted","name":"laurentzoollar laurentzoollar"},{"state":"accepted","name":"ufkbzoollar ufkbzoollar"},{"state":"accepted","name":"GamesplayEmaks GamesplayEmaks"},{"state":"accepted","name":"PeterCaw PeterCaw"},{"state":"accepted","name":"InstaHackPass InstaHackPass"},{"state":"accepted","name":"Yaroslavkazoollar Yaroslavkazoollar"},{"state":"accepted","name":"sergeyZildida sergeyZildida"},{"state":"accepted","name":"Ladynozoollar Ladynozoollar"},{"state":"accepted","name":"Elkin84 Elkin84"},{"state":"accepted","name":"Laurazoollar Laurazoollar"},{"state":"accepted","name":"danisfil danisfil"},{"state":"accepted","name":"ybyjfzoollar ybyjfzoollar"},{"state":"accepted","name":"Brasidazoollar Brasidazoollar"},{"state":"accepted","name":"ufczzoollar ufczzoollar"},{"state":"accepted","name":"elbim.ru elbim.ru"},{"state":"accepted","name":"lickitupzoollar lickitupzoollar"},{"state":"accepted","name":"josef lee"},{"state":"accepted","name":"rfntyfzoollar rfntyfzoollar"},{"state":"accepted","name":"rjycnfywbzzoollar rjycnfywbzzoollar"},{"state":"accepted","name":"okrokov.ru okrokov.ru"},{"state":"accepted","name":"Adrielarzoollar Adrielarzoollar"},{"state":"accepted","name":"gfdfzoollar gfdfzoollar"},{"state":"accepted","name":"Malorotov99 Malorotov99"},{"state":"accepted","name":"Goldendefenderzoollar Goldendefenderzoollar"},{"state":"accepted","name":"zonaprofi zonaprofi"},{"state":"accepted","name":"vfrczzoollar vfrczzoollar"},{"state":"accepted","name":"flfvsxzoollar flfvsxzoollar"},{"state":"accepted","name":"GeorgeJew GeorgeJew"},{"state":"accepted","name":"frcnfzoollar frcnfzoollar"},{"state":"accepted","name":"cnfybckfdzoollar cnfybckfdzoollar"},{"state":"accepted","name":"dalemb60 dalemb60"},{"state":"accepted","name":"holovko.ru holovko.ru"},{"state":"accepted","name":"Efanov67 Efanov67"},{"state":"accepted","name":"SueWaf SueWaf"},{"state":"accepted","name":"Robswams Robswams"},{"state":"accepted","name":"taberpharm.ru taberpharm.ru"},{"state":"accepted","name":"Joelot Joelot"},{"state":"accepted","name":"mrRandallBlite mrRandallBlite"},{"state":"accepted","name":"Lionelemipt Lionelemipt"},{"state":"accepted","name":"euland.ru euland.ru"},{"state":"accepted","name":"Kalincev89 Kalincev89"},{"state":"accepted","name":"SamInava SamInava"},{"state":"accepted","name":"Lavrovich79 Lavrovich79"},{"state":"accepted","name":"Davidglurl Davidglurl"},{"state":"accepted","name":"stockym.com stockym.com"},{"state":"accepted","name":"Pirozhinskij54 Pirozhinskij54"},{"state":"accepted","name":"Kinoshkaprofi Kinoshkaprofi"},{"state":"accepted","name":"tailorym.com tailorym.com"},{"state":"accepted","name":"cementm.com cementm.com"},{"state":"accepted","name":"Smocnor Smocnor"},{"state":"accepted","name":"JoshChawn JoshChawn"},{"state":"accepted","name":"PlayWikiEpime PlayWikiEpime"},{"state":"accepted","name":"Oznobihin75 Oznobihin75"},{"state":"accepted","name":"Matthewfiz Matthewfiz"},{"state":"accepted","name":"watdel.com watdel.com"},{"state":"accepted","name":"AWredoRobert AWredoRobert"},{"state":"accepted","name":"Malafeevskij70 Malafeevskij70"},{"state":"accepted","name":"vwpr8hnnbp vwpr8hnnbp"},{"state":"accepted","name":"Maria1688 Maria1688"},{"state":"accepted","name":"denrit.ru denrit.ru"},{"state":"accepted","name":"agfond.ru agfond.ru"},{"state":"accepted","name":"Pashnev52 Pashnev52"},{"state":"accepted","name":"NetflixFreeBep NetflixFreeBep"},{"state":"accepted","name":"PolinaSnugh PolinaSnugh"},{"state":"accepted","name":"pydrGal pydrGal"},{"state":"accepted","name":"absx.ru absx.ru"},{"state":"accepted","name":"LiraSex LiraSex"},{"state":"accepted","name":"gidstavokprofi gidstavokprofi"},{"state":"accepted","name":"Robertshoth Robertshoth"},{"state":"accepted","name":"Malygov77 Malygov77"},{"state":"accepted","name":"DarinTof DarinTof"},{"state":"accepted","name":"Rabotin98 Rabotin98"},{"state":"accepted","name":"Kudejarov85 Kudejarov85"},{"state":"accepted","name":"WilliamVED WilliamVED"},{"state":"accepted","name":"tug tug"},{"state":"accepted","name":"KatieVow KatieVow"},{"state":"accepted","name":"fratie.ru fratie.ru"},{"state":"accepted","name":"slurl slurl"},{"state":"accepted","name":"gidcinameprofi gidcinameprofi"},{"state":"accepted","name":"Kalinychev63 Kalinychev63"},{"state":"accepted","name":"elbalt.ru elbalt.ru"},{"state":"accepted","name":"diven.ru diven.ru"},{"state":"accepted","name":"Kazachenko85 Kazachenko85"},{"state":"accepted","name":"jamievo2 jamievo2"},{"state":"accepted","name":"RobertFar RobertFar"},{"state":"accepted","name":"Smurago55 Smurago55"},{"state":"accepted","name":"Orvilleantes Orvilleantes"},{"state":"accepted","name":"ivora.ru ivora.ru"},{"state":"accepted","name":"anrol.ru anrol.ru"},{"state":"accepted","name":"gretayd1 gretayd1"},{"state":"accepted","name":"Siegel Backkultur"},{"state":"accepted","name":"buydumpss buydumpss"},{"state":"accepted","name":"Zhulidov95 Zhulidov95"},{"state":"accepted","name":"imeldawk2 imeldawk2"},{"state":"accepted","name":"bethanyki18 bethanyki18"},{"state":"accepted","name":"Krotov82 Krotov82"},{"state":"accepted","name":"NataliaSnugh NataliaSnugh"},{"state":"accepted","name":"Inessaidera Inessaidera"},{"state":"accepted","name":"kinozaborprofi kinozaborprofi"},{"state":"accepted","name":"Tverskih76 Tverskih76"},{"state":"accepted","name":"AdamLycle AdamLycle"},{"state":"accepted","name":"kidl.ru kidl.ru"},{"state":"accepted","name":"craigff11 craigff11"},{"state":"accepted","name":"darrensj11 darrensj11"},{"state":"accepted","name":"Bezzubov58 Bezzubov58"},{"state":"accepted","name":"Maria44286 Maria44286"},{"state":"accepted","name":"KevinDQ KevinDQ"},{"state":"accepted","name":"Richardreura Richardreura"},{"state":"accepted","name":"ekartas ekartas"},{"state":"accepted","name":"Upatov87 Upatov87"},{"state":"accepted","name":"eduardorl69 eduardorl69"},{"state":"accepted","name":"Joshuaphida Joshuaphida"},{"state":"accepted","name":"gabrieltf16 gabrieltf16"},{"state":"accepted","name":"Isserlin80 Isserlin80"},{"state":"accepted","name":"OlgaSnugh OlgaSnugh"},{"state":"accepted","name":"sibbuynon sibbuynon"},{"state":"accepted","name":"torappprofi torappprofi"},{"state":"accepted","name":"averena24artet averena24artet"},{"state":"accepted","name":"luiser4 luiser4"},{"state":"accepted","name":"darlenehq2 darlenehq2"},{"state":"accepted","name":"Michaelreept Michaelreept"},{"state":"accepted","name":"JamesRic JamesRic"},{"state":"accepted","name":"Avdeev96 Avdeev96"},{"state":"accepted","name":"ashleemm69 ashleemm69"},{"state":"accepted","name":"Faktor73 Faktor73"},{"state":"accepted","name":"MichaelEstibetut MichaelEstibetut"},{"state":"accepted","name":"pollyws69 pollyws69"},{"state":"accepted","name":"Kindinov79 Kindinov79"},{"state":"accepted","name":"berniceek4 berniceek4"},{"state":"accepted","name":"kinosvalkaprofi kinosvalkaprofi"},{"state":"accepted","name":"WeShareRania WeShareRania"},{"state":"accepted","name":"sberbnqSots sberbnqSots"},{"state":"accepted","name":"NovostroykiVolgogradFig NovostroykiVolgogradFig"},{"state":"accepted","name":"nit nit"},{"state":"accepted","name":"Korobcov59 Korobcov59"},{"state":"accepted","name":"joanneel4 joanneel4"},{"state":"accepted","name":"Tip Tip"},{"state":"accepted","name":"lucindapu1 lucindapu1"},{"state":"accepted","name":"VodaQuatt VodaQuatt"},{"state":"accepted","name":"rodneyzy60 rodneyzy60"},{"state":"accepted","name":"Janjushkin86 Janjushkin86"},{"state":"accepted","name":"Sandrawer Sandrawer"},{"state":"accepted","name":"KevinMab KevinMab"},{"state":"accepted","name":"biletoforSots biletoforSots"},{"state":"accepted","name":"soult soult"},{"state":"accepted","name":"Kaplin88 Kaplin88"},{"state":"accepted","name":"GeorgeWag GeorgeWag"},{"state":"accepted","name":"BrianGal BrianGal"},{"state":"accepted","name":"Ret-romik Ret-romik"},{"state":"accepted","name":"oliviaol18 oliviaol18"},{"state":"accepted","name":"jessieff2 jessieff2"},{"state":"accepted","name":"tammizz11 tammizz11"},{"state":"accepted","name":"Lukutin68 Lukutin68"},{"state":"accepted","name":"Monserhe61 Monserhe61"},{"state":"accepted","name":"GeraldLor GeraldLor"},{"state":"accepted","name":"johannawp16 johannawp16"},{"state":"accepted","name":"Josephvor Josephvor"},{"state":"accepted","name":"WillieCoarf WillieCoarf"},{"state":"accepted","name":"jenniferbn69 jenniferbn69"},{"state":"accepted","name":"Cinthianet Cinthianet"},{"state":"accepted","name":"Danishevskij76 Danishevskij76"},{"state":"accepted","name":"Richardjouby Richardjouby"},{"state":"accepted","name":"AngarTrege AngarTrege"},{"state":"accepted","name":"dianexg11 dianexg11"},{"state":"accepted","name":"Vylegzhaninov52 Vylegzhaninov52"},{"state":"accepted","name":"ypodarkovprofi ypodarkovprofi"},{"state":"accepted","name":"desireebq3 desireebq3"},{"state":"accepted","name":"Calebvus Calebvus"},{"state":"accepted","name":"Rosendoflora Rosendoflora"},{"state":"accepted","name":"Cemnoluskij57 Cemnoluskij57"},{"state":"accepted","name":"Raymondral Raymondral"},{"state":"accepted","name":"DanikaJal DanikaJal"},{"state":"accepted","name":"eduardoel18 eduardoel18"},{"state":"accepted","name":"Jamesedica Jamesedica"},{"state":"accepted","name":"Everetthap Everetthap"},{"state":"accepted","name":"fbgflhqpd68 fbgflhqpd68"},{"state":"accepted","name":"carlenenq16 carlenenq16"},{"state":"accepted","name":"Kiselevskij87 Kiselevskij87"},{"state":"accepted","name":"yomusano yomusano"},{"state":"accepted","name":"gwenfq16 gwenfq16"},{"state":"accepted","name":"Panjushin65 Panjushin65"},{"state":"accepted","name":"Vaincap Vaincap"},{"state":"accepted","name":"RandyCauth RandyCauth"},{"state":"accepted","name":"kristenfh1 kristenfh1"},{"state":"accepted","name":"diannqd11 diannqd11"},{"state":"accepted","name":"AndreasWOrce AndreasWOrce"},{"state":"accepted","name":"ShawnNeump ShawnNeump"},{"state":"accepted","name":"tracyzk3 tracyzk3"},{"state":"accepted","name":"graciedb1 graciedb1"},{"state":"accepted","name":"DavidKib DavidKib"},{"state":"accepted","name":"margiekc4 margiekc4"},{"state":"accepted","name":"JimmieZew JimmieZew"},{"state":"accepted","name":"lolajt18 lolajt18"},{"state":"accepted","name":"Jessegox Jessegox"},{"state":"accepted","name":"HelenKnike HelenKnike"},{"state":"accepted","name":"BennyAlogy BennyAlogy"},{"state":"accepted","name":"Robertglype Robertglype"},{"state":"accepted","name":"Timothytat Timothytat"},{"state":"accepted","name":"DwayneSpope DwayneSpope"},{"state":"accepted","name":"elviraiq16 elviraiq16"},{"state":"accepted","name":"Ivorywex Ivorywex"},{"state":"accepted","name":"DonaldBiz DonaldBiz"},{"state":"accepted","name":"peterkate peterkate"},{"state":"accepted","name":"jimmykp3 jimmykp3"},{"state":"accepted","name":"lynnaw18 lynnaw18"},{"state":"accepted","name":"lizziejk2 lizziejk2"},{"state":"accepted","name":"JuliusHes JuliusHes"},{"state":"accepted","name":"MatthewPek MatthewPek"},{"state":"accepted","name":"maggieau11 maggieau11"},{"state":"accepted","name":"jillzg60 jillzg60"},{"state":"accepted","name":"Geraldentit Geraldentit"},{"state":"accepted","name":"Belkovskya22 Belkovskya22"},{"state":"accepted","name":"matthewkq1 matthewkq1"},{"state":"accepted","name":"Kazi Nishat"},{"state":"accepted","name":"hildant11 hildant11"},{"state":"accepted","name":"MartaOnton MartaOnton"},{"state":"accepted","name":"gadanieprofi gadanieprofi"},{"state":"accepted","name":"Donniefaisk Donniefaisk"},{"state":"accepted","name":"Not Not"},{"state":"accepted","name":"juliettr2 juliettr2"},{"state":"accepted","name":"juliettese16 juliettese16"},{"state":"accepted","name":"Tyday Tyday"},{"state":"accepted","name":"Andreamit Andreamit"},{"state":"accepted","name":"zelmanx18 zelmanx18"},{"state":"accepted","name":"DavidTep DavidTep"},{"state":"accepted","name":"patrickzp69 patrickzp69"},{"state":"accepted","name":"rosevk16 rosevk16"},{"state":"accepted","name":"Anign Anign"},{"state":"accepted","name":"GeorgeTem GeorgeTem"},{"state":"accepted","name":"janaam69 janaam69"},{"state":"accepted","name":"boilerprofi boilerprofi"},{"state":"accepted","name":"Anams Anams"},{"state":"accepted","name":"bonniess3 bonniess3"},{"state":"accepted","name":"WayneSen WayneSen"},{"state":"accepted","name":"EnligneSony EnligneSony"},{"state":"accepted","name":"Accerse Accerse"},{"state":"accepted","name":"elisatr18 elisatr18"},{"state":"accepted","name":"Colbygaish Colbygaish"},{"state":"accepted","name":"Scotyvat Scotyvat"},{"state":"accepted","name":"sonjalj2 sonjalj2"},{"state":"accepted","name":"GordonGal GordonGal"},{"state":"accepted","name":"sheilatr16 sheilatr16"},{"state":"accepted","name":"rachelpt18 rachelpt18"},{"state":"accepted","name":"pwebprofi pwebprofi"},{"state":"accepted","name":"Richardlix Richardlix"},{"state":"accepted","name":"RobertAxory RobertAxory"},{"state":"accepted","name":"CecileDiopy CecileDiopy"},{"state":"accepted","name":"franciscauy1 franciscauy1"},{"state":"accepted","name":"Thailand-pault Thailand-pault"},{"state":"accepted","name":"tomli4 tomli4"},{"state":"accepted","name":"skameika1fal skameika1fal"},{"state":"accepted","name":"nicholasqw16 nicholasqw16"},{"state":"accepted","name":"TessaDow TessaDow"},{"state":"accepted","name":"JamesalagO JamesalagO"},{"state":"accepted","name":"samkk60 samkk60"},{"state":"accepted","name":"yolandazc16 yolandazc16"},{"state":"accepted","name":"ScesiaSam ScesiaSam"},{"state":"accepted","name":"Mary Richards"},{"state":"accepted","name":"bestset1 bestset1"},{"state":"accepted","name":"gracielafn1 gracielafn1"},{"state":"accepted","name":"sherryju16 sherryju16"},{"state":"accepted","name":"KevinSnano KevinSnano"},{"state":"accepted","name":"gwendolynok11 gwendolynok11"},{"state":"accepted","name":"evelynfk11 evelynfk11"},{"state":"accepted","name":"SherryQuige SherryQuige"},{"state":"accepted","name":"charlottebs11 charlottebs11"},{"state":"accepted","name":"claricexi4 claricexi4"},{"state":"accepted","name":"goldenl4 goldenl4"},{"state":"accepted","name":"AngelaCoats AngelaCoats"},{"state":"accepted","name":"alombardprofi alombardprofi"},{"state":"accepted","name":"juanitalk11 juanitalk11"},{"state":"accepted","name":"geraldinezh4 geraldinezh4"},{"state":"accepted","name":"sara taylr"},{"state":"accepted","name":"angelitaes3 angelitaes3"},{"state":"accepted","name":"kristiuv69 kristiuv69"},{"state":"accepted","name":"RichardBuh RichardBuh"},{"state":"accepted","name":"zonegameprofi zonegameprofi"},{"state":"accepted","name":"jannacn1 jannacn1"},{"state":"accepted","name":"DavidRag DavidRag"},{"state":"accepted","name":"rosalynif2 rosalynif2"},{"state":"accepted","name":"Vasekpew Vasekpew"},{"state":"accepted","name":"NikitinKA NikitinKA"},{"state":"accepted","name":"susancf3 susancf3"},{"state":"accepted","name":"renaif3 renaif3"},{"state":"accepted","name":"tammyuv3 tammyuv3"},{"state":"accepted","name":"Blairnuh Blairnuh"},{"state":"accepted","name":"brendatp11 brendatp11"},{"state":"accepted","name":"peterxp69 peterxp69"},{"state":"accepted","name":"Georgedox Georgedox"},{"state":"accepted","name":"jet jet"},{"state":"accepted","name":"lenorebi4 lenorebi4"},{"state":"accepted","name":"perrylr11 perrylr11"},{"state":"accepted","name":"AndrHags1 AndrHags1"},{"state":"accepted","name":"fredsn4 fredsn4"},{"state":"accepted","name":"christianuh1 christianuh1"},{"state":"accepted","name":"AndrHags4 AndrHags4"},{"state":"accepted","name":"tiann4 tiann4"},{"state":"accepted","name":"Clintonsar Clintonsar"},{"state":"accepted","name":"janellpe18 janellpe18"},{"state":"accepted","name":"WilliamFoers WilliamFoers"},{"state":"accepted","name":"bridgetteiq16 bridgetteiq16"},{"state":"accepted","name":"Gerardoseedy Gerardoseedy"},{"state":"accepted","name":"fzywveszord fzywveszord"},{"state":"accepted","name":"isabelbk11 isabelbk11"},{"state":"accepted","name":"AdamScelm AdamScelm"},{"state":"accepted","name":"royyv16 royyv16"},{"state":"accepted","name":"lukiHit lukiHit"},{"state":"accepted","name":"RobertJEado RobertJEado"},{"state":"accepted","name":"Herbertacize Herbertacize"},{"state":"accepted","name":"erredet1 erredet1"},{"state":"accepted","name":"concettavw16 concettavw16"},{"state":"accepted","name":"HowardZek HowardZek"},{"state":"accepted","name":"lornaeq11 lornaeq11"},{"state":"accepted","name":"PatrickNaich PatrickNaich"},{"state":"accepted","name":"newbuyprofi newbuyprofi"},{"state":"accepted","name":"MalcomNK MalcomNK"},{"state":"accepted","name":"dimanentibcob dimanentibcob"},{"state":"accepted","name":"lillymp18 lillymp18"},{"state":"accepted","name":"audraoi11 audraoi11"},{"state":"accepted","name":"jerryrf3 jerryrf3"},{"state":"accepted","name":"traktorHit traktorHit"},{"state":"accepted","name":"freidatk11 freidatk11"},{"state":"accepted","name":"LankPeede LankPeede"},{"state":"accepted","name":"triprina89 triprina89"},{"state":"accepted","name":"Donaldginny Donaldginny"},{"state":"accepted","name":"Albertged Albertged"},{"state":"accepted","name":"nikkieo60 nikkieo60"},{"state":"accepted","name":"RafaelShary RafaelShary"},{"state":"accepted","name":"LarrySwast LarrySwast"},{"state":"accepted","name":"aasharraa aasharraa"},{"state":"accepted","name":"dianneve60 dianneve60"},{"state":"accepted","name":"jonpb69 jonpb69"},{"state":"accepted","name":"Balkoncicqgvepm Balkoncicqgvepm"},{"state":"accepted","name":"albany3 albany3"},{"state":"accepted","name":"Jameszzl Jameszzl"},{"state":"accepted","name":"howardyg69 howardyg69"},{"state":"accepted","name":"iwnxwayzdjb iwnxwayzdjb"},{"state":"accepted","name":"kdteam1 kdteam1"},{"state":"accepted","name":"JamesBoorB JamesBoorB"},{"state":"accepted","name":"Cat Cat"},{"state":"accepted","name":"naomifk18 naomifk18"},{"state":"accepted","name":"marciawm4 marciawm4"},{"state":"accepted","name":"cyivvkcfdkc cyivvkcfdkc"},{"state":"accepted","name":"dxtwygugoyl dxtwygugoyl"},{"state":"accepted","name":"TylerDug TylerDug"},{"state":"accepted","name":"dymxvfqgzxk dymxvfqgzxk"},{"state":"accepted","name":"iztwyguwlvp iztwyguwlvp"},{"state":"accepted","name":"jeromepa3 jeromepa3"},{"state":"accepted","name":"cliffordcs1 cliffordcs1"},{"state":"accepted","name":"dvfvvdeqzye dvfvvdeqzye"},{"state":"accepted","name":"komarLiche77 komarLiche77"},{"state":"accepted","name":"MatthewSharm MatthewSharm"},{"state":"accepted","name":"Williamlag Williamlag"},{"state":"accepted","name":"khondraprofi khondraprofi"},{"state":"accepted","name":"erikoz3 erikoz3"},{"state":"accepted","name":"ScottAcere ScottAcere"},{"state":"accepted","name":"cwsvyhuznuy cwsvyhuznuy"},{"state":"accepted","name":"RobertCak RobertCak"},{"state":"accepted","name":"ayezygjrlhl ayezygjrlhl"},{"state":"accepted","name":"elvirafl3 elvirafl3"},{"state":"accepted","name":"UHMichael UHMichael"},{"state":"accepted","name":"dyvxxhtgkuc dyvxxhtgkuc"},{"state":"accepted","name":"cvgot03s cvgot03s"},{"state":"accepted","name":"Michaelvorce Michaelvorce"},{"state":"accepted","name":"engepBeem engepBeem"},{"state":"accepted","name":"margaritagz16 margaritagz16"},{"state":"accepted","name":"freddiebn4 freddiebn4"},{"state":"accepted","name":"jordandt60 jordandt60"},{"state":"accepted","name":"Creditmetexpo Creditmetexpo"},{"state":"accepted","name":"DarrenReorm DarrenReorm"},{"state":"accepted","name":"Thomastougs Thomastougs"},{"state":"accepted","name":"madgebp18 madgebp18"},{"state":"accepted","name":"jeniferpc1 jeniferpc1"},{"state":"accepted","name":"InstaSiB InstaSiB"},{"state":"accepted","name":"RobertHethy RobertHethy"},{"state":"accepted","name":"marvapl2 marvapl2"},{"state":"accepted","name":"rossxh60 rossxh60"},{"state":"accepted","name":"ernank11 ernank11"},{"state":"accepted","name":"faymk60 faymk60"},{"state":"accepted","name":"coolos12 coolos12"},{"state":"accepted","name":"Ernestbak Ernestbak"},{"state":"accepted","name":"irongameprofi irongameprofi"},{"state":"accepted","name":"TammyPette TammyPette"},{"state":"accepted","name":"MichaelFen MichaelFen"},{"state":"accepted","name":"virginiahr1 virginiahr1"},{"state":"accepted","name":"WillieMig WillieMig"},{"state":"accepted","name":"valeriajw3 valeriajw3"},{"state":"accepted","name":"roseannlr16 roseannlr16"},{"state":"accepted","name":"contin30 contin30"},{"state":"accepted","name":"DavidRof DavidRof"},{"state":"accepted","name":"pinnacleprofi pinnacleprofi"},{"state":"accepted","name":"JamesSedly JamesSedly"},{"state":"accepted","name":"Michaelrex Michaelrex"},{"state":"accepted","name":"Kennethsib Kennethsib"},{"state":"accepted","name":"Jeffreysoymn Jeffreysoymn"},{"state":"accepted","name":"fanniefa60 fanniefa60"},{"state":"accepted","name":"ErnestCooni ErnestCooni"},{"state":"accepted","name":"harrietsz3 harrietsz3"},{"state":"accepted","name":"William Webb"},{"state":"accepted","name":"ivanjr60 ivanjr60"},{"state":"accepted","name":"latonyapn1 latonyapn1"},{"state":"accepted","name":"DaceMaster DaceMaster"},{"state":"accepted","name":"JasonDut JasonDut"},{"state":"accepted","name":"sharlenequ16 sharlenequ16"},{"state":"accepted","name":"Gordonerype Gordonerype"},{"state":"accepted","name":"Glennadupe Glennadupe"},{"state":"accepted","name":"nolawv3 nolawv3"},{"state":"accepted","name":"BrandonRer BrandonRer"},{"state":"accepted","name":"lTeria lTeria"},{"state":"accepted","name":"KevinGow KevinGow"},{"state":"accepted","name":"bernadettemm1 bernadettemm1"},{"state":"accepted","name":"Fuppoubsseibe Fuppoubsseibe"},{"state":"accepted","name":"Enriquequorb Enriquequorb"},{"state":"accepted","name":"clarissasy4 clarissasy4"},{"state":"accepted","name":"Anthonyten Anthonyten"},{"state":"accepted","name":"QORroW QORroW"},{"state":"accepted","name":"arthurau11 arthurau11"},{"state":"accepted","name":"torrentxprofi torrentxprofi"},{"state":"accepted","name":"marciaee60 marciaee60"},{"state":"accepted","name":"Irrelsvek Irrelsvek"},{"state":"accepted","name":"ovonowoz ovonowoz"},{"state":"accepted","name":"agateexhab73 agateexhab73"},{"state":"accepted","name":"Bulk SMS"},{"state":"accepted","name":"micolockprofi micolockprofi"},{"state":"accepted","name":"DerrickHaupt DerrickHaupt"},{"state":"accepted","name":"inezud4 inezud4"},{"state":"accepted","name":"Darrelltup Darrelltup"},{"state":"accepted","name":"Charlesvop Charlesvop"},{"state":"accepted","name":"estelaxd3 estelaxd3"},{"state":"accepted","name":"Kurazhhef Kurazhhef"},{"state":"accepted","name":"marccl18 marccl18"},{"state":"accepted","name":"rosannadl4 rosannadl4"},{"state":"accepted","name":"WayneVes WayneVes"},{"state":"accepted","name":"liftodomprofi liftodomprofi"},{"state":"accepted","name":"Kenmoith Kenmoith"},{"state":"accepted","name":"lilabx4 lilabx4"},{"state":"accepted","name":"FrankSek FrankSek"},{"state":"accepted","name":"NeWSTep NeWSTep"},{"state":"accepted","name":"nataliezz18 nataliezz18"},{"state":"accepted","name":"vexpertprofi vexpertprofi"},{"state":"accepted","name":"lakeishafu69 lakeishafu69"},{"state":"accepted","name":"Stephengoogy Stephengoogy"},{"state":"accepted","name":"WilliamClilm WilliamClilm"},{"state":"accepted","name":"erickadu4 erickadu4"},{"state":"accepted","name":"LottoliveCam LottoliveCam"},{"state":"accepted","name":"HahatFjr HahatFjr"},{"state":"accepted","name":"helenelc11 helenelc11"},{"state":"accepted","name":"taylormj4 taylormj4"},{"state":"accepted","name":"WayneAdviz WayneAdviz"},{"state":"accepted","name":"elizabethlv69 elizabethlv69"},{"state":"accepted","name":"neuroksprofi neuroksprofi"},{"state":"accepted","name":"shirleyru11 shirleyru11"},{"state":"accepted","name":"ellendo11 ellendo11"},{"state":"accepted","name":"TELouis TELouis"},{"state":"accepted","name":"lynnwr3 lynnwr3"},{"state":"accepted","name":"karinacv16 karinacv16"},{"state":"accepted","name":"nolako69 nolako69"},{"state":"accepted","name":"tonialv2 tonialv2"},{"state":"accepted","name":"SNRyan SNRyan"},{"state":"accepted","name":"kathyuw3 kathyuw3"},{"state":"accepted","name":"jamievy4 jamievy4"},{"state":"accepted","name":"elbalj18 elbalj18"},{"state":"accepted","name":"hilarygs4 hilarygs4"},{"state":"accepted","name":"G0dwin G0dwin"},{"state":"accepted","name":"julietjj1 julietjj1"},{"state":"accepted","name":"punoworg punoworg"},{"state":"accepted","name":"kinovezhaprofi kinovezhaprofi"},{"state":"accepted","name":"Williegob Williegob"},{"state":"accepted","name":"HTRobert HTRobert"},{"state":"accepted","name":"travistm60 travistm60"},{"state":"accepted","name":"micheleyx4 micheleyx4"},{"state":"accepted","name":"MichaelRoags MichaelRoags"},{"state":"accepted","name":"DannyMug DannyMug"},{"state":"accepted","name":"bettyewh1 bettyewh1"},{"state":"accepted","name":"patsyby3 patsyby3"},{"state":"accepted","name":"Annadroni Annadroni"},{"state":"accepted","name":"lauriek69 lauriek69"},{"state":"accepted","name":"janexk3 janexk3"},{"state":"accepted","name":"Craigarova Craigarova"},{"state":"accepted","name":"YQDonald YQDonald"},{"state":"accepted","name":"hitobankprofi hitobankprofi"},{"state":"accepted","name":"SamuelPaund SamuelPaund"},{"state":"accepted","name":"franim60 franim60"},{"state":"accepted","name":"Gradynut Gradynut"},{"state":"accepted","name":"EdwardCoiny EdwardCoiny"},{"state":"accepted","name":"jacquelineob60 jacquelineob60"},{"state":"accepted","name":"studioUndef studioUndef"},{"state":"accepted","name":"angelinajw2 angelinajw2"},{"state":"accepted","name":"jodiyq16 jodiyq16"},{"state":"accepted","name":"leahfb2 leahfb2"},{"state":"accepted","name":"uvpchsweaw uvpchsweaw"},{"state":"accepted","name":"IFDewayne IFDewayne"},{"state":"accepted","name":"miriamal60 miriamal60"},{"state":"accepted","name":"courtneytt3 courtneytt3"},{"state":"accepted","name":"HydraulikJab HydraulikJab"},{"state":"accepted","name":"Epresennapart Epresennapart"},{"state":"accepted","name":"danawe3 danawe3"},{"state":"accepted","name":"yolandaht4 yolandaht4"},{"state":"accepted","name":"Mariamal Mariamal"},{"state":"accepted","name":"francisfc3 francisfc3"},{"state":"accepted","name":"SammyBrele SammyBrele"},{"state":"accepted","name":"AlexeyroW AlexeyroW"},{"state":"accepted","name":"Matthewgof Matthewgof"},{"state":"accepted","name":"jerryhw2 jerryhw2"},{"state":"accepted","name":"jacklynlr18 jacklynlr18"},{"state":"accepted","name":"RichardExish RichardExish"},{"state":"accepted","name":"marshallbh69 marshallbh69"},{"state":"accepted","name":"JosephScula JosephScula"},{"state":"accepted","name":"Squeeby Squeeby"},{"state":"accepted","name":"shelbywd2 shelbywd2"},{"state":"accepted","name":"jeremyol11 jeremyol11"},{"state":"accepted","name":"eduardopm3 eduardopm3"},{"state":"accepted","name":"jamieph60 jamieph60"},{"state":"accepted","name":"maribeluo16 maribeluo16"},{"state":"accepted","name":"vanessamp16 vanessamp16"},{"state":"accepted","name":"Edwardsom Edwardsom"},{"state":"accepted","name":"modulprofi modulprofi"},{"state":"accepted","name":"Travislot Travislot"},{"state":"accepted","name":"virgievl2 virgievl2"},{"state":"accepted","name":"TGCameron TGCameron"},{"state":"accepted","name":"Bradleyloyat Bradleyloyat"},{"state":"accepted","name":"deloresxf69 deloresxf69"},{"state":"accepted","name":"halliefp16 halliefp16"},{"state":"accepted","name":"MelvinUrimb MelvinUrimb"},{"state":"accepted","name":"tedsa4 tedsa4"},{"state":"accepted","name":"genevievemm4 genevievemm4"},{"state":"accepted","name":"celinakp16 celinakp16"},{"state":"accepted","name":"josefamy2 josefamy2"},{"state":"accepted","name":"Michaelfam Michaelfam"},{"state":"accepted","name":"Larrylig Larrylig"},{"state":"accepted","name":"ninagu4 ninagu4"},{"state":"accepted","name":"jessicabk3 jessicabk3"},{"state":"accepted","name":"SamuelFar SamuelFar"},{"state":"accepted","name":"genevievekk1 genevievekk1"},{"state":"accepted","name":"galeju3 galeju3"},{"state":"accepted","name":"DonaldMup DonaldMup"},{"state":"accepted","name":"maryloukr4 maryloukr4"},{"state":"accepted","name":"dledprodprofi dledprodprofi"},{"state":"accepted","name":"reginaldtd16 reginaldtd16"},{"state":"accepted","name":"PoskudaLk PoskudaLk"},{"state":"accepted","name":"Larrythoda Larrythoda"},{"state":"accepted","name":"janaix69 janaix69"},{"state":"accepted","name":"DonaldDot DonaldDot"},{"state":"accepted","name":"JosephEnugh JosephEnugh"},{"state":"accepted","name":"Jamesset Jamesset"},{"state":"accepted","name":"KirillSHB KirillSHB"},{"state":"accepted","name":"melodylf16 melodylf16"},{"state":"accepted","name":"constancepb60 constancepb60"},{"state":"accepted","name":"guadalupesv2 guadalupesv2"},{"state":"accepted","name":"elinorxn60 elinorxn60"},{"state":"accepted","name":"podshipnikHit podshipnikHit"},{"state":"accepted","name":"shanejx69 shanejx69"},{"state":"accepted","name":"geraldbr69 geraldbr69"},{"state":"accepted","name":"RobertIdeak RobertIdeak"},{"state":"accepted","name":"korshlvskaya korshlvskaya"},{"state":"accepted","name":"brandytw3 brandytw3"},{"state":"accepted","name":"ilenexu60 ilenexu60"},{"state":"accepted","name":"jitu sahu"},{"state":"accepted","name":"ronnieqq18 ronnieqq18"},{"state":"accepted","name":"randypl16 randypl16"},{"state":"accepted","name":"paulahc18 paulahc18"},{"state":"accepted","name":"JessieTeabe JessieTeabe"},{"state":"accepted","name":"Alberthoula Alberthoula"},{"state":"accepted","name":"karlath16 karlath16"},{"state":"accepted","name":"janniebf16 janniebf16"},{"state":"accepted","name":"Elzajuche Elzajuche"},{"state":"accepted","name":"leeil1 leeil1"},{"state":"accepted","name":"samxs69 samxs69"},{"state":"accepted","name":"sezonhitprofi sezonhitprofi"},{"state":"accepted","name":"lorettayk69 lorettayk69"},{"state":"accepted","name":"rachaeltd60 rachaeltd60"},{"state":"accepted","name":"Floydzek Floydzek"},{"state":"accepted","name":"TopimnroW TopimnroW"},{"state":"accepted","name":"ClintRet ClintRet"},{"state":"accepted","name":"StephenclAbs StephenclAbs"},{"state":"accepted","name":"tracyfw60 tracyfw60"},{"state":"accepted","name":"wendyfd18 wendyfd18"},{"state":"accepted","name":"CarlosSv0b CarlosSv0b"},{"state":"accepted","name":"janellemz69 janellemz69"},{"state":"accepted","name":"RileyElast RileyElast"},{"state":"accepted","name":"albabq18 albabq18"},{"state":"accepted","name":"oscarit69 oscarit69"},{"state":"accepted","name":"Balkoncicxcofyv Balkoncicxcofyv"},{"state":"accepted","name":"Stalmirprofi Stalmirprofi"},{"state":"accepted","name":"normaju60 normaju60"},{"state":"accepted","name":"DavidTar DavidTar"},{"state":"accepted","name":"katietj2 katietj2"},{"state":"accepted","name":"Alfredcop Alfredcop"},{"state":"accepted","name":"JemAmism JemAmism"},{"state":"accepted","name":"MichaelSWagnerjot MichaelSWagnerjot"},{"state":"accepted","name":"erinob4 erinob4"},{"state":"accepted","name":"ClaudioRor ClaudioRor"},{"state":"accepted","name":"kellyzv4 kellyzv4"},{"state":"accepted","name":"LucasWopsy LucasWopsy"},{"state":"accepted","name":"sarah taylor"},{"state":"accepted","name":"Laurenplubs Laurenplubs"},{"state":"accepted","name":"rospromprofi rospromprofi"},{"state":"accepted","name":"deanyq2 deanyq2"},{"state":"accepted","name":"chrisqr18 chrisqr18"},{"state":"accepted","name":"JessicaLok JessicaLok"},{"state":"accepted","name":"SteveCJ SteveCJ"},{"state":"accepted","name":"maihn2 maihn2"},{"state":"accepted","name":"AlexroW AlexroW"},{"state":"accepted","name":"williamxf3 williamxf3"},{"state":"accepted","name":"jozg16 jozg16"},{"state":"accepted","name":"DavidAW DavidAW"},{"state":"accepted","name":"PoskudaLs PoskudaLs"},{"state":"accepted","name":"jimmiepy16 jimmiepy16"},{"state":"accepted","name":"Chris Martin"},{"state":"accepted","name":"VapeZet VapeZet"},{"state":"accepted","name":"normajb1 normajb1"},{"state":"accepted","name":"elisabethxz60 elisabethxz60"},{"state":"accepted","name":"eulagh4 eulagh4"},{"state":"accepted","name":"DwayneSlawn DwayneSlawn"},{"state":"accepted","name":"Volgogei Volgogei"},{"state":"accepted","name":"Mahaatone_7 Mahaatone_7"},{"state":"accepted","name":"katherinezj16 katherinezj16"},{"state":"accepted","name":"leticiajd60 leticiajd60"},{"state":"accepted","name":"DavidCiz DavidCiz"},{"state":"accepted","name":"AlgoridmkIg AlgoridmkIg"},{"state":"accepted","name":"GeorgePricy GeorgePricy"},{"state":"accepted","name":"Freya Collins"},{"state":"accepted","name":"ReidvolSa ReidvolSa"},{"state":"accepted","name":"OscarCab OscarCab"},{"state":"accepted","name":"Milenakep Milenakep"},{"state":"accepted","name":"winnieiw3 winnieiw3"},{"state":"accepted","name":"natashafy2 natashafy2"},{"state":"accepted","name":"JohnRE JohnRE"},{"state":"accepted","name":"PerecluAmuth PerecluAmuth"},{"state":"accepted","name":"AberlagskIg AberlagskIg"},{"state":"accepted","name":"MydimaxKr MydimaxKr"},{"state":"accepted","name":"maxineis16 maxineis16"},{"state":"accepted","name":"Matthewduago Matthewduago"},{"state":"accepted","name":"mindyjf60 mindyjf60"},{"state":"accepted","name":"lucindamw18 lucindamw18"},{"state":"accepted","name":"estellavi3 estellavi3"},{"state":"accepted","name":"George Evans"},{"state":"accepted","name":"marckinalizza marckinalizza"},{"state":"accepted","name":"Devonbew Devonbew"},{"state":"accepted","name":"hannahrf16 hannahrf16"},{"state":"accepted","name":"MichaelRug MichaelRug"},{"state":"accepted","name":"masloffzhor masloffzhor"},{"state":"accepted","name":"pearlwd11 pearlwd11"},{"state":"accepted","name":"alyssabi60 alyssabi60"},{"state":"accepted","name":"HenryBiops HenryBiops"},{"state":"accepted","name":"jayea4 jayea4"},{"state":"accepted","name":"melindazo18 melindazo18"},{"state":"accepted","name":"AllaroWrt AllaroWrt"},{"state":"accepted","name":"MichaelUnasp MichaelUnasp"},{"state":"accepted","name":"christinexf2 christinexf2"},{"state":"accepted","name":"leolaeg2 leolaeg2"},{"state":"accepted","name":"Zep Zep"},{"state":"accepted","name":"dimavjukin dimavjukin"},{"state":"accepted","name":"wesleyhs60 wesleyhs60"},{"state":"accepted","name":"myrnacx1 myrnacx1"},{"state":"accepted","name":"bryanud3 bryanud3"},{"state":"accepted","name":"tanyash60 tanyash60"},{"state":"accepted","name":"Torrentik Torrentik"},{"state":"accepted","name":"opaldo4 opaldo4"},{"state":"accepted","name":"JamesTop JamesTop"},{"state":"accepted","name":"randyha11 randyha11"},{"state":"accepted","name":"jeanineur4 jeanineur4"},{"state":"accepted","name":"Gerrybag Gerrybag"},{"state":"accepted","name":"ilenepp1 ilenepp1"},{"state":"accepted","name":"Hubertsmida Hubertsmida"},{"state":"accepted","name":"Williamkep Williamkep"},{"state":"accepted","name":"miauj11 miauj11"},{"state":"accepted","name":"Denhok Denhok"},{"state":"accepted","name":"Mariobeeks Mariobeeks"},{"state":"accepted","name":"ilavb3 ilavb3"},{"state":"accepted","name":"constanceuz18 constanceuz18"},{"state":"accepted","name":"googaa googaa"},{"state":"accepted","name":"myrnarg60 myrnarg60"},{"state":"accepted","name":"staceygs60 staceygs60"},{"state":"accepted","name":"albertory3 albertory3"},{"state":"accepted","name":"shawngs2 shawngs2"},{"state":"accepted","name":"karapitova karapitova"},{"state":"accepted","name":"Andrewsnife Andrewsnife"},{"state":"accepted","name":"WilliamAK WilliamAK"},{"state":"accepted","name":"Harryhoige Harryhoige"},{"state":"accepted","name":"katrinadg3 katrinadg3"},{"state":"accepted","name":"JosephSmuck JosephSmuck"},{"state":"accepted","name":"Mosnewsel Mosnewsel"},{"state":"accepted","name":"eugeneaz18 eugeneaz18"},{"state":"accepted","name":"Carlosziz Carlosziz"},{"state":"accepted","name":"KeithGlica KeithGlica"},{"state":"accepted","name":"matthewqz2 matthewqz2"},{"state":"accepted","name":"KevinRigma KevinRigma"},{"state":"accepted","name":"agrohimqey agrohimqey"},{"state":"accepted","name":"RichardmayNc RichardmayNc"},{"state":"accepted","name":"cheryltp1 cheryltp1"},{"state":"accepted","name":"Johnsoncroxy Johnsoncroxy"},{"state":"accepted","name":"suedj11 suedj11"},{"state":"accepted","name":"ivannaJow ivannaJow"},{"state":"accepted","name":"liliatrumova liliatrumova"},{"state":"accepted","name":"Kaylavomb Kaylavomb"},{"state":"accepted","name":"monicarc2 monicarc2"},{"state":"accepted","name":"lulaky1 lulaky1"},{"state":"accepted","name":"Seoinfoor Seoinfoor"},{"state":"accepted","name":"dimahidov dimahidov"},{"state":"accepted","name":"darrylzx69 darrylzx69"},{"state":"accepted","name":"TorrHash TorrHash"},{"state":"accepted","name":"britneyzg2 britneyzg2"},{"state":"accepted","name":"MicheleCah MicheleCah"},{"state":"accepted","name":"Georgesix Georgesix"},{"state":"accepted","name":"divya goal"},{"state":"accepted","name":"msalisha Verma"},{"state":"accepted","name":"DonaldHog DonaldHog"},{"state":"accepted","name":"dollieae69 dollieae69"},{"state":"accepted","name":"Thomaslek Thomaslek"},{"state":"accepted","name":"angeliqueab16 angeliqueab16"},{"state":"accepted","name":"Vithok Vithok"},{"state":"accepted","name":"susiemy1 susiemy1"},{"state":"accepted","name":"Justcrets Justcrets"},{"state":"accepted","name":"mableuo18 mableuo18"},{"state":"accepted","name":"Viktorija2019Extew Viktorija2019Extew"},{"state":"accepted","name":"elsarr2 elsarr2"},{"state":"accepted","name":"hilaryun11 hilaryun11"},{"state":"accepted","name":"AndruPNelve AndruPNelve"},{"state":"accepted","name":"shellygm4 shellygm4"},{"state":"accepted","name":"parrotspo parrotspo"},{"state":"accepted","name":"Jones Wilson"},{"state":"accepted","name":"edgarrj11 edgarrj11"},{"state":"accepted","name":"Zelenalfv Zelenalfv"},{"state":"accepted","name":"ZaumabNOn ZaumabNOn"},{"state":"accepted","name":"caseycl18 caseycl18"},{"state":"accepted","name":"Stacylomy Stacylomy"},{"state":"accepted","name":"masterprofi masterprofi"},{"state":"accepted","name":"mistyeu3 mistyeu3"},{"state":"accepted","name":"angeliano11 angeliano11"},{"state":"accepted","name":"ClaytonTop ClaytonTop"},{"state":"accepted","name":"Spider  Goa"},{"state":"accepted","name":"thelmaqz11 thelmaqz11"},{"state":"accepted","name":"diannemt11 diannemt11"},{"state":"accepted","name":"rimmy roy"},{"state":"accepted","name":"magnetkaprofi magnetkaprofi"},{"state":"accepted","name":"Zelenabvd Zelenabvd"},{"state":"accepted","name":"Shanaswala Shanaswala"},{"state":"accepted","name":"JerLap JerLap"},{"state":"accepted","name":"vadronovskymn vadronovskymn"},{"state":"accepted","name":"MarinaNoicE MarinaNoicE"},{"state":"accepted","name":"gretchenod1 gretchenod1"},{"state":"accepted","name":"StephenSal StephenSal"},{"state":"accepted","name":"korkukov korkukov"},{"state":"accepted","name":"melindali60 melindali60"},{"state":"accepted","name":"Harryfus Harryfus"},{"state":"accepted","name":"BruceJaw BruceJaw"},{"state":"accepted","name":"lilaua1 lilaua1"},{"state":"accepted","name":"JefferyLaw JefferyLaw"},{"state":"accepted","name":"Antonioexm Antonioexm"},{"state":"accepted","name":"alexandervh69 alexandervh69"},{"state":"accepted","name":"FrJaLnkhow FrJaLnkhow"},{"state":"accepted","name":"Meztitacere Meztitacere"},{"state":"accepted","name":"kristyae1 kristyae1"},{"state":"accepted","name":"Jasmin Escorts"},{"state":"accepted","name":"GregoryLog GregoryLog"},{"state":"accepted","name":"kathyfl69 kathyfl69"},{"state":"accepted","name":"matthewky3 matthewky3"},{"state":"accepted","name":"Davidbioks Davidbioks"},{"state":"accepted","name":"carolsh60 carolsh60"},{"state":"accepted","name":"Mayzoollar Mayzoollar"},{"state":"accepted","name":"DanielGW DanielGW"},{"state":"accepted","name":"Antonioqmf Antonioqmf"},{"state":"accepted","name":"ramblerzs ramblerzs"},{"state":"accepted","name":"Felipeemano Felipeemano"},{"state":"accepted","name":"DanielNuple DanielNuple"},{"state":"accepted","name":"skartaprofi skartaprofi"},{"state":"accepted","name":"Potapochkin961 Potapochkin961"},{"state":"accepted","name":"pamxz2 pamxz2"},{"state":"accepted","name":"gayleiv4 gayleiv4"},{"state":"accepted","name":"jorgevb60 jorgevb60"},{"state":"accepted","name":"rosalinddi60 rosalinddi60"},{"state":"accepted","name":"Robertanave Robertanave"},{"state":"accepted","name":"smotrump smotrump"},{"state":"accepted","name":"Georgeevown Georgeevown"},{"state":"accepted","name":"Daltonimmuh Daltonimmuh"},{"state":"accepted","name":"Bertavek Bertavek"},{"state":"accepted","name":"Jeremypiork Jeremypiork"},{"state":"accepted","name":"Kutepov745 Kutepov745"},{"state":"accepted","name":"tabathaul4 tabathaul4"},{"state":"accepted","name":"LeslieDek LeslieDek"},{"state":"accepted","name":"diannadk18 diannadk18"},{"state":"accepted","name":"Pavlosuuj Pavlosuuj"},{"state":"accepted","name":"Ivahnov609 Ivahnov609"},{"state":"accepted","name":"ilabs16 ilabs16"},{"state":"accepted","name":"Zefirov763 Zefirov763"},{"state":"accepted","name":"mariowl2 mariowl2"},{"state":"accepted","name":"jeridk18 jeridk18"},{"state":"accepted","name":"Mjasoedov851 Mjasoedov851"},{"state":"accepted","name":"Pavloslzg Pavloslzg"},{"state":"accepted","name":"marcellahg60 marcellahg60"},{"state":"accepted","name":"billyob60 billyob60"},{"state":"accepted","name":"MichaelWhact MichaelWhact"},{"state":"accepted","name":"NatalySmbuige NatalySmbuige"},{"state":"accepted","name":"clareqv1 clareqv1"},{"state":"accepted","name":"AlonzoDuarp AlonzoDuarp"},{"state":"accepted","name":"Larrymow Larrymow"},{"state":"accepted","name":"KennethKaw KennethKaw"},{"state":"accepted","name":"Storozhev935 Storozhev935"},{"state":"accepted","name":"shadyprofi shadyprofi"},{"state":"accepted","name":"Ozhgihin878 Ozhgihin878"},{"state":"accepted","name":"OlgaMen OlgaMen"},{"state":"accepted","name":"latonyazs18 latonyazs18"},{"state":"accepted","name":"ArtuaKlerkruG ArtuaKlerkruG"},{"state":"accepted","name":"olyacherckas olyacherckas"},{"state":"accepted","name":"Shtykov774 Shtykov774"},{"state":"accepted","name":"StevenScorp StevenScorp"},{"state":"accepted","name":"Russellbax Russellbax"},{"state":"accepted","name":"Barbarafoota Barbarafoota"},{"state":"accepted","name":"Teleshev795 Teleshev795"},{"state":"accepted","name":"ettaki1 ettaki1"},{"state":"accepted","name":"robertek18 robertek18"},{"state":"accepted","name":"Ozhogin969 Ozhogin969"},{"state":"accepted","name":"PlacleWeime PlacleWeime"},{"state":"accepted","name":"lillianif11 lillianif11"},{"state":"accepted","name":"WilliamMom WilliamMom"},{"state":"accepted","name":"RichardSmura RichardSmura"},{"state":"accepted","name":"SvetlanaCop SvetlanaCop"},{"state":"accepted","name":"Arakin901 Arakin901"},{"state":"accepted","name":"Charlestwece Charlestwece"},{"state":"accepted","name":"Kozharikov575 Kozharikov575"},{"state":"accepted","name":"rolandbn60 rolandbn60"},{"state":"accepted","name":"reneepl2 reneepl2"},{"state":"accepted","name":"Neljubimov975 Neljubimov975"},{"state":"accepted","name":"angelicayy2 angelicayy2"},{"state":"accepted","name":"Usenkov560 Usenkov560"},{"state":"accepted","name":"pavelHit pavelHit"},{"state":"accepted","name":"kolosHit kolosHit"},{"state":"accepted","name":"lenmeHit lenmeHit"},{"state":"accepted","name":"Frankthilk Frankthilk"},{"state":"accepted","name":"manuelvl11 manuelvl11"},{"state":"accepted","name":"Joshuakat Joshuakat"},{"state":"accepted","name":"Gajduchkov969 Gajduchkov969"},{"state":"accepted","name":"cox cox"},{"state":"accepted","name":"georginaui4 georginaui4"},{"state":"accepted","name":"Ronnieror Ronnieror"},{"state":"accepted","name":"Tolstolytkin943 Tolstolytkin943"},{"state":"accepted","name":"wildaoq1 wildaoq1"},{"state":"accepted","name":"Turskij671 Turskij671"},{"state":"accepted","name":"MichaelKit MichaelKit"},{"state":"accepted","name":"EdwardDot EdwardDot"},{"state":"accepted","name":"WilliamBrabs WilliamBrabs"},{"state":"accepted","name":"savannahgo11 savannahgo11"},{"state":"accepted","name":"Mozhaitinov649 Mozhaitinov649"},{"state":"accepted","name":"Zolotarevskij761 Zolotarevskij761"},{"state":"accepted","name":"Chrisincox Chrisincox"},{"state":"accepted","name":"Kevinblave Kevinblave"},{"state":"accepted","name":"ednaii69 ednaii69"},{"state":"accepted","name":"vickimp2 vickimp2"},{"state":"accepted","name":"Rodimcev954 Rodimcev954"},{"state":"accepted","name":"MarinaTKRab MarinaTKRab"},{"state":"accepted","name":"Cameronerott Cameronerott"},{"state":"accepted","name":"StephenTep StephenTep"},{"state":"accepted","name":"MarcoBat MarcoBat"},{"state":"accepted","name":"fayuk18 fayuk18"},{"state":"accepted","name":"Brucesup Brucesup"},{"state":"accepted","name":"Sharaev619 Sharaev619"},{"state":"accepted","name":"Haritone_R Haritone_R"},{"state":"accepted","name":"MerillMyday MerillMyday"},{"state":"accepted","name":"Rohmanov847 Rohmanov847"},{"state":"accepted","name":"berylcv16 berylcv16"},{"state":"accepted","name":"tinazp4 tinazp4"},{"state":"accepted","name":"extradolb extradolb"},{"state":"accepted","name":"AaronTup AaronTup"},{"state":"accepted","name":"Kennethuncex Kennethuncex"},{"state":"accepted","name":"Majko739 Majko739"},{"state":"accepted","name":"Cliftonhuple Cliftonhuple"},{"state":"accepted","name":"Allenbilky Allenbilky"},{"state":"accepted","name":"MatthewMiC MatthewMiC"},{"state":"accepted","name":"Shnejderov818 Shnejderov818"},{"state":"accepted","name":"EdwardDex EdwardDex"},{"state":"accepted","name":"davelk18 davelk18"},{"state":"accepted","name":"berylee4 berylee4"},{"state":"accepted","name":"Gerardunups GerardunupsSZ"},{"state":"accepted","name":"Doska.info Doska.info"},{"state":"accepted","name":"maribeltk4 maribeltk4"},{"state":"accepted","name":"Mamleev985 Mamleev985"},{"state":"accepted","name":"liya-lilikina liya-lilikina"},{"state":"accepted","name":"Daviderose Daviderose"},{"state":"accepted","name":"Amelichev760 Amelichev760"},{"state":"accepted","name":"lIteteram lIteteram"},{"state":"accepted","name":"stanleycj18 stanleycj18"},{"state":"accepted","name":"Blaginyh569 Blaginyh569"},{"state":"accepted","name":"arlineok11 arlineok11"},{"state":"accepted","name":"sourcedconsultingplels sourcedconsultingplels"},{"state":"accepted","name":"Alfonsounlob Alfonsounlob"},{"state":"accepted","name":"Douglasvam Douglasvam"},{"state":"accepted","name":"Panenko916 Panenko916"},{"state":"accepted","name":"stanleylg60 stanleylg60"},{"state":"accepted","name":"FrankPah FrankPah"},{"state":"accepted","name":"aprelprofi aprelprofi"},{"state":"accepted","name":"Kuzovkov935 Kuzovkov935"},{"state":"accepted","name":"SpiderSloda SpiderSloda"},{"state":"accepted","name":"joycexx16 joycexx16"},{"state":"accepted","name":"elvayv2 elvayv2"},{"state":"accepted","name":"Williamsomex Williamsomex"},{"state":"accepted","name":"Ustjuhin514 Ustjuhin514"},{"state":"accepted","name":"imogeneii4 imogeneii4"},{"state":"accepted","name":"Semfun1pn Semfun1pn"},{"state":"accepted","name":"JohnnyLurce JohnnyLurce"},{"state":"accepted","name":"Lihohvostov904 Lihohvostov904"},{"state":"accepted","name":"JamesIters JamesIters"},{"state":"accepted","name":"Robertkek Robertkek"},{"state":"accepted","name":"EdgardeD EdgardeD"},{"state":"accepted","name":"carleneom60 carleneom60"},{"state":"accepted","name":"maw maw"},{"state":"accepted","name":"Melissanok Melissanok"},{"state":"accepted","name":"Pechenin939 Pechenin939"},{"state":"accepted","name":"DennisCroda DennisCroda"},{"state":"accepted","name":"ThomasAcide ThomasAcide"},{"state":"accepted","name":"leilamy1 leilamy1"},{"state":"accepted","name":"Jablonskih759 Jablonskih759"},{"state":"accepted","name":"Kuharenko921 Kuharenko921"},{"state":"accepted","name":"marcysh18 marcysh18"},{"state":"accepted","name":"AndreeJBsF AndreeJBsF"},{"state":"accepted","name":"consueload4 consueload4"},{"state":"accepted","name":"Tywenko657 Tywenko657"},{"state":"accepted","name":"Bogdanovskij638 Bogdanovskij638"},{"state":"accepted","name":"denfilmo denfilmo"},{"state":"accepted","name":"judithbe69 judithbe69"},{"state":"accepted","name":"judithse18 judithse18"},{"state":"accepted","name":"Tolstobrov597 Tolstobrov597"},{"state":"accepted","name":"AAJamesphono AAJamesphono"},{"state":"accepted","name":"Titarenko501 Titarenko501"},{"state":"accepted","name":"Chasehoire Chasehoire"},{"state":"accepted","name":"patrickyv18 patrickyv18"},{"state":"accepted","name":"andygroli andygroli"},{"state":"accepted","name":"Ajvazovskij689 Ajvazovskij689"},{"state":"accepted","name":"oscarab3 oscarab3"},{"state":"accepted","name":"cleanSes cleanSes"},{"state":"accepted","name":"Davidwreft Davidwreft"},{"state":"accepted","name":"Stevesah Stevesah"},{"state":"accepted","name":"Mikeshin967 Mikeshin967"},{"state":"accepted","name":"Robinsdiche Robinsdiche"},{"state":"accepted","name":"louisems3 louisems3"},{"state":"accepted","name":"Poludesjatnikov523 Poludesjatnikov523"},{"state":"accepted","name":"Jamesknigo Jamesknigo"},{"state":"accepted","name":"bernicebv4 bernicebv4"},{"state":"accepted","name":"zstraxaprofi zstraxaprofi"},{"state":"accepted","name":"Parawenko820 Parawenko820"},{"state":"accepted","name":"jessiecy69 jessiecy69"},{"state":"accepted","name":"Amisa Amisa"},{"state":"accepted","name":"Slastunov614 Slastunov614"},{"state":"accepted","name":"audrabk60 audrabk60"},{"state":"accepted","name":"mauranb18 mauranb18"},{"state":"accepted","name":"kislorodul kislorodul"},{"state":"accepted","name":"ElmerShada ElmerShada"},{"state":"accepted","name":"wisteasetle wisteasetle"},{"state":"accepted","name":"Saenko564 Saenko564"},{"state":"accepted","name":"Michaelmip Michaelmip"},{"state":"accepted","name":"deannazp16 deannazp16"},{"state":"accepted","name":"Goncharenko624 Goncharenko624"},{"state":"accepted","name":"RobertTible RobertTible"},{"state":"accepted","name":"marcydo16 marcydo16"},{"state":"accepted","name":"Zegzjulin702 Zegzjulin702"},{"state":"accepted","name":"Tobolov972 Tobolov972"},{"state":"accepted","name":"christinc16 christinc16"},{"state":"accepted","name":"ceceliasj69 ceceliasj69"},{"state":"accepted","name":"CharlesWoomi CharlesWoomi"},{"state":"accepted","name":"Pepelev951 Pepelev951"},{"state":"accepted","name":"Davidarbib Davidarbib"},{"state":"accepted","name":"Aciasmifaf Aciasmifaf"},{"state":"accepted","name":"Letugin669 Letugin669"},{"state":"accepted","name":"WilliamFlora WilliamFlora"},{"state":"accepted","name":"audravw1 audravw1"},{"state":"accepted","name":"Jasongonge Jasongonge"},{"state":"accepted","name":"shirleyam4 shirleyam4"},{"state":"accepted","name":"Uvin716 Uvin716"},{"state":"accepted","name":"yakimowia yakimowia"},{"state":"accepted","name":"cartinprofi cartinprofi"},{"state":"accepted","name":"karlyi1 karlyi1"},{"state":"accepted","name":"jodifw1 jodifw1"},{"state":"accepted","name":"Filichev846 Filichev846"},{"state":"accepted","name":"Salesexpot Salesexpot"},{"state":"accepted","name":"ernestinens1 ernestinens1"},{"state":"accepted","name":"Ganiev518 Ganiev518"},{"state":"accepted","name":"ZarlesWoomi ZarlesWoomi"},{"state":"accepted","name":"DavidOpive DavidOpive"},{"state":"accepted","name":"Matthewcar Matthewcar"},{"state":"accepted","name":"divya goal"},{"state":"accepted","name":"Giljarov525 Giljarov525"},{"state":"accepted","name":"alyceog18 alyceog18"},{"state":"accepted","name":"exiteban exiteban"},{"state":"accepted","name":"alissazn2 alissazn2"},{"state":"accepted","name":"npoezdkuprofi npoezdkuprofi"},{"state":"accepted","name":"Evlashin607 Evlashin607"},{"state":"accepted","name":"EugeneGef EugeneGef"},{"state":"accepted","name":"PhilipViela PhilipViela"},{"state":"accepted","name":"lolamurkova lolamurkova"},{"state":"accepted","name":"Ljadnov902 Ljadnov902"},{"state":"accepted","name":"ronhz4 ronhz4"},{"state":"accepted","name":"Jamestog Jamestog"},{"state":"accepted","name":"Anthonyblate Anthonyblate"},{"state":"accepted","name":"tpoputiprofi tpoputiprofi"},{"state":"accepted","name":"luisne18 luisne18"},{"state":"accepted","name":"PhillipChaix PhillipChaix"},{"state":"accepted","name":"Hudakov713 Hudakov713"},{"state":"accepted","name":"lolapunkina lolapunkina"},{"state":"accepted","name":"cherylow60 cherylow60"},{"state":"accepted","name":"willajg2 willajg2"},{"state":"accepted","name":"Varzin776 Varzin776"},{"state":"accepted","name":"Lauraiterm Lauraiterm"},{"state":"accepted","name":"skartakprofi skartakprofi"},{"state":"accepted","name":"ClaraGen ClaraGen"},{"state":"accepted","name":"Lovchev860 Lovchev860"},{"state":"accepted","name":"verazg18 verazg18"},{"state":"accepted","name":"Jaropolov761 Jaropolov761"},{"state":"accepted","name":"darcyai60 darcyai60"},{"state":"accepted","name":"Fap Fap"},{"state":"accepted","name":"svbkartaprofi svbkartaprofi"},{"state":"accepted","name":"Rodneybex Rodneybex"},{"state":"accepted","name":"Davidgriet Davidgriet"},{"state":"accepted","name":"Jamesabarm Jamesabarm"},{"state":"accepted","name":"Solomatov941 Solomatov941"},{"state":"accepted","name":"mishunkovich mishunkovich"},{"state":"accepted","name":"Thomasfut Thomasfut"},{"state":"accepted","name":"lolarm1 lolarm1"},{"state":"accepted","name":"Hilinichenko776 Hilinichenko776"},{"state":"accepted","name":"AAAGlennkiz AAAGlennkiz"},{"state":"accepted","name":"quits quits"},{"state":"accepted","name":"angieun18 angieun18"},{"state":"accepted","name":"BrainKen BrainKen"},{"state":"accepted","name":"ComboInade ComboInade"},{"state":"accepted","name":"Jukin601 Jukin601"},{"state":"accepted","name":"elmaqx69 elmaqx69"},{"state":"accepted","name":"Glinka992 Glinka992"},{"state":"accepted","name":"dinakx11 dinakx11"},{"state":"accepted","name":"Jestrin933 Jestrin933"},{"state":"accepted","name":"katinabp69 katinabp69"},{"state":"accepted","name":"Sergioabows Sergioabows"},{"state":"accepted","name":"Rezchikov752 Rezchikov752"},{"state":"accepted","name":"CiaJap CiaJap"},{"state":"accepted","name":"Arthurpoils Arthurpoils"},{"state":"accepted","name":"renehw16 renehw16"},{"state":"accepted","name":"Richardpreex Richardpreex"},{"state":"accepted","name":"Kalikin753 Kalikin753"},{"state":"accepted","name":"cherieqm11 cherieqm11"},{"state":"accepted","name":"Mlvet Mlvet"},{"state":"accepted","name":"vrussiaprofi vrussiaprofi"},{"state":"accepted","name":"Eropkin965 Eropkin965"},{"state":"accepted","name":"elisaiw1 elisaiw1"},{"state":"accepted","name":"troyul4 troyul4"},{"state":"accepted","name":"Leslieneome Leslieneome"},{"state":"accepted","name":"Bogdanftr Bogdanftr"},{"state":"accepted","name":"Fatnev645 Fatnev645"},{"state":"accepted","name":"ShtoryRostovwon ShtoryRostovwon"},{"state":"accepted","name":"Davidbot Davidbot"},{"state":"accepted","name":"melaniecr16 melaniecr16"},{"state":"accepted","name":"Manisha Arora"},{"state":"accepted","name":"Hertharof Hertharof"},{"state":"accepted","name":"Borisenok666 Borisenok666"},{"state":"accepted","name":"Maranot Maranot"},{"state":"accepted","name":"fpyrfibaf fpyrfibaf"},{"state":"accepted","name":"Jeffreyhix Jeffreyhix"},{"state":"accepted","name":"JasonMuh JasonMuh"},{"state":"accepted","name":"torHit torHit"},{"state":"accepted","name":"kyivzp kyivzp"},{"state":"accepted","name":"Bogdanpam Bogdanpam"},{"state":"accepted","name":"Jeffreygrict Jeffreygrict"},{"state":"accepted","name":"Zhuk641 Zhuk641"},{"state":"accepted","name":"Jeo812r Jeo812r"},{"state":"accepted","name":"sipirkprofi sipirkprofi"},{"state":"accepted","name":"mariettaxv2 mariettaxv2"},{"state":"accepted","name":"RobertNibug RobertNibug"},{"state":"accepted","name":"Grenaderskij550 Grenaderskij550"},{"state":"accepted","name":"kendrate2 kendrate2"},{"state":"accepted","name":"Kantemirov529 Kantemirov529"},{"state":"accepted","name":"jaimerf60 jaimerf60"},{"state":"accepted","name":"Renatatam Renatatam"},{"state":"accepted","name":"Bogdannpb Bogdannpb"},{"state":"accepted","name":"JosephDrobe JosephDrobe"},{"state":"accepted","name":"Zuborev797 Zuborev797"},{"state":"accepted","name":"ceceliaor16 ceceliaor16"},{"state":"accepted","name":"EdwardCit EdwardCit"},{"state":"accepted","name":"Sytin844 Sytin844"},{"state":"accepted","name":"charlottexq1 charlottexq1"},{"state":"accepted","name":"Faljandin998 Faljandin998"},{"state":"accepted","name":"LoelNetEleli LoelNetEleli"},{"state":"accepted","name":"audrank3 audrank3"},{"state":"accepted","name":"Jamestheda Jamestheda"},{"state":"accepted","name":"MyCreditRNBs MyCreditRNBs"},{"state":"accepted","name":"sofiaqc2 sofiaqc2"},{"state":"accepted","name":"Moskovskov623 Moskovskov623"},{"state":"accepted","name":"Bogdaneps Bogdaneps"},{"state":"accepted","name":"Kennethlaw Kennethlaw"},{"state":"accepted","name":"Alvinfoece Alvinfoece"},{"state":"accepted","name":"svaiirkprofi svaiirkprofi"},{"state":"accepted","name":"Freddylog Freddylog"},{"state":"accepted","name":"Moskalev779 Moskalev779"},{"state":"accepted","name":"AmadoTof AmadoTof"},{"state":"accepted","name":"daphneby2 daphneby2"},{"state":"accepted","name":"jacquelynte69 jacquelynte69"},{"state":"accepted","name":"Nikolaichev753 Nikolaichev753"},{"state":"accepted","name":"RobertRaw RobertRaw"},{"state":"accepted","name":"RichardBaf RichardBaf"},{"state":"accepted","name":"Annonfeboaf Annonfeboaf"},{"state":"accepted","name":"Ovsjankin900 Ovsjankin900"},{"state":"accepted","name":"lkurdinova lkurdinova"},{"state":"accepted","name":"wallacebw4 wallacebw4"},{"state":"accepted","name":"patrickdt2 patrickdt2"},{"state":"accepted","name":"Hudozhilov635 Hudozhilov635"},{"state":"accepted","name":"EugeneBoach EugeneBoach"},{"state":"accepted","name":"vorotaprofi vorotaprofi"},{"state":"accepted","name":"Williamspirm Williamspirm"},{"state":"accepted","name":"smotesla smotesla"},{"state":"accepted","name":"Solohin727 Solohin727"},{"state":"accepted","name":"JamesAlobe JamesAlobe"},{"state":"accepted","name":"andrewdy69 andrewdy69"},{"state":"accepted","name":"Chestertep Chestertep"},{"state":"accepted","name":"MauroAlcom MauroAlcom"},{"state":"accepted","name":"maryannud3 maryannud3"},{"state":"accepted","name":"pussss pussss"},{"state":"accepted","name":"Thomasled Thomasled"},{"state":"accepted","name":"Kabickij518 Kabickij518"},{"state":"accepted","name":"CharlesVow CharlesVow"},{"state":"accepted","name":"Kevinerype Kevinerype"},{"state":"accepted","name":"elenauf69 elenauf69"},{"state":"accepted","name":"peruash peruash"},{"state":"accepted","name":"Richardpaure Richardpaure"},{"state":"accepted","name":"Krovopuskov773 Krovopuskov773"},{"state":"accepted","name":"ukrnshopes ukrnshopes"},{"state":"accepted","name":"servisibprofi servisibprofi"},{"state":"accepted","name":"Alexavomb Alexavomb"},{"state":"accepted","name":"vivianig4 vivianig4"},{"state":"accepted","name":"JosephSaura JosephSaura"},{"state":"accepted","name":"Surgutskov612 Surgutskov612"},{"state":"accepted","name":"faydm3 faydm3"},{"state":"accepted","name":"levakorsky levakorsky"},{"state":"accepted","name":"Levchakov543 Levchakov543"},{"state":"accepted","name":"JoaquinKible JoaquinKible"},{"state":"accepted","name":"Servicedyu Servicedyu"},{"state":"accepted","name":"Davidnus Davidnus"},{"state":"accepted","name":"erickaas4 erickaas4"},{"state":"accepted","name":"Jamesreupt Jamesreupt"},{"state":"accepted","name":"Jamesfrina Jamesfrina"},{"state":"accepted","name":"Zhurihin845 Zhurihin845"},{"state":"accepted","name":"Gillterjunny Gillterjunny"},{"state":"accepted","name":"dominiquebc4 dominiquebc4"},{"state":"accepted","name":"AliciaPousy AliciaPousy"},{"state":"accepted","name":"Rogerwek Rogerwek"},{"state":"accepted","name":"Nikolenko646 Nikolenko646"},{"state":"accepted","name":"sashamol sashamol"},{"state":"accepted","name":"lenoreuq16 lenoreuq16"},{"state":"accepted","name":"Igoshev608 Igoshev608"},{"state":"accepted","name":"brettgb18 brettgb18"},{"state":"accepted","name":"HowardDiedo HowardDiedo"},{"state":"accepted","name":"Darnelldef Darnelldef"},{"state":"accepted","name":"Kolomiic967 Kolomiic967"},{"state":"accepted","name":"WilliamJah WilliamJah"},{"state":"accepted","name":"Pohotin692 Pohotin692"},{"state":"accepted","name":"Servicedmw Servicedmw"},{"state":"accepted","name":"Johnnieduche Johnnieduche"},{"state":"accepted","name":"christyeb2 christyeb2"},{"state":"accepted","name":"gulkinannn gulkinannn"},{"state":"accepted","name":"juliettepg3 juliettepg3"},{"state":"accepted","name":"KevinKit KevinKit"},{"state":"accepted","name":"Avramov682 Avramov682"},{"state":"accepted","name":"Aubreymer Aubreymer"},{"state":"accepted","name":"mishHit mishHit"},{"state":"accepted","name":"kiryavaifov kiryavaifov"},{"state":"accepted","name":"Charlesescop Charlesescop"},{"state":"accepted","name":"Akinshin667 Akinshin667"},{"state":"accepted","name":"scottpv4 scottpv4"},{"state":"accepted","name":"MichaelDix MichaelDix"},{"state":"accepted","name":"Charleygig Charleygig"},{"state":"accepted","name":"Elzawestteply Elzawestteply"},{"state":"accepted","name":"joannary4 joannary4"},{"state":"accepted","name":"Tutorskij918 Tutorskij918"},{"state":"accepted","name":"Koverzin638 Koverzin638"},{"state":"accepted","name":"Deannavargy Deannavargy"},{"state":"accepted","name":"JefferyunosE JefferyunosE"},{"state":"accepted","name":"susanabn4 susanabn4"},{"state":"accepted","name":"RobertaJen RobertaJen"},{"state":"accepted","name":"Haroldanobe Haroldanobe"},{"state":"accepted","name":"Gerardosoili Gerardosoili"},{"state":"accepted","name":"Bahrameev955 Bahrameev955"},{"state":"accepted","name":"concepcionuy2 concepcionuy2"},{"state":"accepted","name":"MildredBen MildredBen"},{"state":"accepted","name":"Romashko870 Romashko870"},{"state":"accepted","name":"ColinMof ColinMof"},{"state":"accepted","name":"jeffir60 jeffir60"},{"state":"accepted","name":"six six"},{"state":"accepted","name":"argug argug"},{"state":"accepted","name":"Petjushkin979 Petjushkin979"},{"state":"accepted","name":"RickeyDearm RickeyDearm"},{"state":"accepted","name":"gabriellexf16 gabriellexf16"},{"state":"accepted","name":"Blujuctuh1 Blujuctuh1"},{"state":"accepted","name":"glenxn2 glenxn2"},{"state":"accepted","name":"dolbzilla dolbzilla"},{"state":"accepted","name":"Krasavchikov547 Krasavchikov547"},{"state":"accepted","name":"vanessait4 vanessait4"},{"state":"accepted","name":"maricelabq11 maricelabq11"},{"state":"accepted","name":"Kalinchev658 Kalinchev658"},{"state":"accepted","name":"NicolasBut NicolasBut"},{"state":"accepted","name":"BabyHow BabyHow"},{"state":"accepted","name":"ellenit1 ellenit1"},{"state":"accepted","name":"RobertFeerm RobertFeerm"},{"state":"accepted","name":"CurtisGaisk CurtisGaisk"},{"state":"accepted","name":"madeleineoo11 madeleineoo11"},{"state":"accepted","name":"Anita Rai"},{"state":"accepted","name":"Epihin802 Epihin802"},{"state":"accepted","name":"jessiebk60 jessiebk60"},{"state":"accepted","name":"KevinAtors KevinAtors"},{"state":"accepted","name":"Degtjarenko568 Degtjarenko568"},{"state":"accepted","name":"pinupprofi pinupprofi"},{"state":"accepted","name":"deloresli4 deloresli4"},{"state":"accepted","name":"dramishina dramishina"},{"state":"accepted","name":"Jarnev603 Jarnev603"},{"state":"accepted","name":"WillieHucky WillieHucky"},{"state":"accepted","name":"Ronaldkiz Ronaldkiz"},{"state":"accepted","name":"effiewo11 effiewo11"},{"state":"accepted","name":"Igoshev727 Igoshev727"},{"state":"accepted","name":"Vladjunse Vladjunse"},{"state":"accepted","name":"DavidDep DavidDep"},{"state":"accepted","name":"letaeo18 letaeo18"},{"state":"accepted","name":"Ledjankin845 Ledjankin845"},{"state":"accepted","name":"rafaelcg18 rafaelcg18"},{"state":"accepted","name":"Chernopanevkin883 Chernopanevkin883"},{"state":"accepted","name":"HerbertSycle HerbertSycle"},{"state":"accepted","name":"Donaldacece Donaldacece"},{"state":"accepted","name":"Davidwem Davidwem"},{"state":"accepted","name":"Samuelsiple Samuelsiple"},{"state":"accepted","name":"advok advok"},{"state":"accepted","name":"Lovcov839 Lovcov839"},{"state":"accepted","name":"sethon1 sethon1"},{"state":"accepted","name":"antsilva antsilva"},{"state":"accepted","name":"Antonioahr Antonioahr"},{"state":"accepted","name":"Amirov984 Amirov984"},{"state":"accepted","name":"Faike Faike"},{"state":"accepted","name":"Phyllishak Phyllishak"},{"state":"accepted","name":"caitlinsd3 caitlinsd3"},{"state":"accepted","name":"Gundarev818 Gundarev818"},{"state":"accepted","name":"georgery16 georgery16"},{"state":"accepted","name":"HenryDop HenryDop"},{"state":"accepted","name":"Nasedkin768 Nasedkin768"},{"state":"accepted","name":"OlegSonsumsprurnrib OlegSonsumsprurnrib"},{"state":"accepted","name":"toniaow11 toniaow11"},{"state":"accepted","name":"Antoniojoo Antoniojoo"},{"state":"accepted","name":"Jannauak Jannauak"},{"state":"accepted","name":"demurast.ru demurast.ru"},{"state":"accepted","name":"Amerikancev909 Amerikancev909"},{"state":"accepted","name":"melodygv11 melodygv11"},{"state":"accepted","name":"Belolikov605 Belolikov605"},{"state":"accepted","name":"Josmoith Josmoith"},{"state":"accepted","name":"mayraxv4 mayraxv4"},{"state":"accepted","name":"Aleksejchik745 Aleksejchik745"},{"state":"accepted","name":"diannru60 diannru60"},{"state":"accepted","name":"tammizj11 tammizj11"},{"state":"accepted","name":"Mariarip Mariarip"},{"state":"accepted","name":"Sadchikov751 Sadchikov751"},{"state":"accepted","name":"Jamesspict Jamesspict"},{"state":"accepted","name":"Klimohin905 Klimohin905"},{"state":"accepted","name":"Andreaspcy Andreaspcy"},{"state":"accepted","name":"raeer60 raeer60"},{"state":"accepted","name":"latoyarp2 latoyarp2"},{"state":"accepted","name":"Prrfdkre113eason Prrfdkre113eason"},{"state":"accepted","name":"Janushev696 Janushev696"},{"state":"accepted","name":"Jannaapd Jannaapd"},{"state":"accepted","name":"Eddiewoono Eddiewoono"},{"state":"accepted","name":"cloudfilmo cloudfilmo"},{"state":"accepted","name":"kristintz16 kristintz16"},{"state":"accepted","name":"johannaqr1 johannaqr1"},{"state":"accepted","name":"Proshunin880 Proshunin880"},{"state":"accepted","name":"Joycehix Joycehix"},{"state":"accepted","name":"Jeffrelyzerve Jeffrelyzerve"},{"state":"accepted","name":"ritaHit ritaHit"},{"state":"accepted","name":"tashha tashha"},{"state":"accepted","name":"alliurWow alliurWow"},{"state":"accepted","name":"Ovdij623 Ovdij623"},{"state":"accepted","name":"jordanqx4 jordanqx4"},{"state":"accepted","name":"Yurkablows Yurkablows"},{"state":"accepted","name":"Michealrox Michealrox"},{"state":"accepted","name":"amono amono"},{"state":"accepted","name":"demuratv.ru demuratv.ru"},{"state":"accepted","name":"thelmapm69 thelmapm69"},{"state":"accepted","name":"Andreascmd Andreascmd"},{"state":"accepted","name":"lilliesw2 lilliesw2"},{"state":"accepted","name":"demurastepa.ru demurastepa.ru"},{"state":"accepted","name":"dominiquedz69 dominiquedz69"},{"state":"accepted","name":"penelopetc18 penelopetc18"},{"state":"accepted","name":"Michalfoubs Michalfoubs"},{"state":"accepted","name":"DavidPexia DavidPexia"},{"state":"accepted","name":"Brandonneork Brandonneork"},{"state":"accepted","name":"Cynthiabions Cynthiabions"},{"state":"accepted","name":"DonaldCen DonaldCen"},{"state":"accepted","name":"Keithdrymn Keithdrymn"},{"state":"accepted","name":"PetruhaStudentgeask PetruhaStudentgeask"},{"state":"accepted","name":"maureenaz11 maureenaz11"},{"state":"accepted","name":"doreendy1 doreendy1"},{"state":"accepted","name":"agrohimzoy agrohimzoy"},{"state":"accepted","name":"PedoMek PedoMek"},{"state":"accepted","name":"Anthonypleks Anthonypleks"},{"state":"accepted","name":"Egorneorn Egorneorn"},{"state":"accepted","name":"Vincentrok Vincentrok"},{"state":"accepted","name":"NorbCoerlill NorbCoerlill"},{"state":"accepted","name":"christiah60 christiah60"},{"state":"accepted","name":"StephenGaisy StephenGaisy"},{"state":"accepted","name":"irisfg69 irisfg69"},{"state":"accepted","name":"Shkurov563 Shkurov563"},{"state":"accepted","name":"JustCBDsub JustCBDsub"},{"state":"accepted","name":"demuratwitter.ru demuratwitter.ru"},{"state":"accepted","name":"Bahtejarov911 Bahtejarov911"},{"state":"accepted","name":"agrohimemk agrohimemk"},{"state":"accepted","name":"marshallyh4 marshallyh4"},{"state":"accepted","name":"joandt11 joandt11"},{"state":"accepted","name":"Dudoladov720 Dudoladov720"},{"state":"accepted","name":"JamesRek JamesRek"},{"state":"accepted","name":"Denisepep Denisepep"},{"state":"accepted","name":"Jamesvit Jamesvit"},{"state":"accepted","name":"AndrewNop AndrewNop"},{"state":"accepted","name":"rasskahrefs rasskahrefs"},{"state":"accepted","name":"DavidMab DavidMab"},{"state":"accepted","name":"loriezo69 loriezo69"},{"state":"accepted","name":"Bulgakov755 Bulgakov755"},{"state":"accepted","name":"WilliamFrifs WilliamFrifs"},{"state":"accepted","name":"EdwardPoste EdwardPoste"},{"state":"accepted","name":"billydh18 billydh18"},{"state":"accepted","name":"KatieceT KatieceT"},{"state":"accepted","name":"Jeffreytug Jeffreytug"},{"state":"accepted","name":"Janichkin566 Janichkin566"},{"state":"accepted","name":"mashaa mashaa"},{"state":"accepted","name":"Geeklot Geeklot"},{"state":"accepted","name":"vickimz3 vickimz3"},{"state":"accepted","name":"Zelenasec Zelenasec"},{"state":"accepted","name":"Nemchinov655 Nemchinov655"},{"state":"accepted","name":"WilliawmRox WilliawmRox"},{"state":"accepted","name":"Bogdanckm Bogdanckm"},{"state":"accepted","name":"dalamusicprofi dalamusicprofi"},{"state":"accepted","name":"Zavadskij696 Zavadskij696"},{"state":"accepted","name":"olchikmikina olchikmikina"},{"state":"accepted","name":"CurtispOofe CurtispOofe"},{"state":"accepted","name":"velmaun2 velmaun2"},{"state":"accepted","name":"MatthewSar MatthewSar"},{"state":"accepted","name":"KennethHed KennethHed"},{"state":"accepted","name":"franklinlz69 franklinlz69"},{"state":"accepted","name":"RickyCoete RickyCoete"},{"state":"accepted","name":"JeremyHef JeremyHef"},{"state":"accepted","name":"HoraceGywOp HoraceGywOp"},{"state":"accepted","name":"tvdemura.ru tvdemura.ru"},{"state":"accepted","name":"Nevterpov550 Nevterpov550"},{"state":"accepted","name":"Bogdanuhg Bogdanuhg"},{"state":"accepted","name":"lyudahodova lyudahodova"},{"state":"accepted","name":"DavidPronY DavidPronY"},{"state":"accepted","name":"Ljadnov879 Ljadnov879"},{"state":"accepted","name":"Xolioyavierb Xolioyavierb"},{"state":"accepted","name":"vectorspo vectorspo"},{"state":"accepted","name":"JamesWrign JamesWrign"},{"state":"accepted","name":"cheritb2 cheritb2"},{"state":"accepted","name":"Assanov658 Assanov658"},{"state":"accepted","name":"elisabethbz18 elisabethbz18"},{"state":"accepted","name":"easycomprofi easycomprofi"},{"state":"accepted","name":"Makogonenko569 Makogonenko569"},{"state":"accepted","name":"Tanyablows Tanyablows"},{"state":"accepted","name":"aimeeat60 aimeeat60"},{"state":"accepted","name":"Stanleyzerge Stanleyzerge"},{"state":"accepted","name":"Timmytaups Timmytaups"},{"state":"accepted","name":"Samojlov893 Samojlov893"},{"state":"accepted","name":"caseyfq18 caseyfq18"},{"state":"accepted","name":"CBDheify CBDheify"},{"state":"accepted","name":"SweatyQuidInava SweatyQuidInava"},{"state":"accepted","name":"Rybchevskij798 Rybchevskij798"},{"state":"accepted","name":"Tracyuneli Tracyuneli"},{"state":"accepted","name":"Lewiscak Lewiscak"},{"state":"accepted","name":"demuravideo.ru demuravideo.ru"},{"state":"accepted","name":"TipografiyaAloni TipografiyaAloni"},{"state":"accepted","name":"winifredmw2 winifredmw2"},{"state":"accepted","name":"GloriaFub GloriaFub"},{"state":"accepted","name":"Shopin677 Shopin677"},{"state":"accepted","name":"jeromeua16 jeromeua16"},{"state":"accepted","name":"Talankin990 Talankin990"},{"state":"accepted","name":"catalinaqj1 catalinaqj1"},{"state":"accepted","name":"easycompro easycompro"},{"state":"accepted","name":"Kredotanock Kredotanock"},{"state":"accepted","name":"rezidsosn rezidsosn"},{"state":"accepted","name":"Jarincev794 Jarincev794"},{"state":"accepted","name":"Robertbex Robertbex"},{"state":"accepted","name":"jeannielq18 jeannielq18"},{"state":"accepted","name":"edwinabj69 edwinabj69"},{"state":"accepted","name":"koostagaspro koostagaspro"},{"state":"accepted","name":"AaronInsam AaronInsam"},{"state":"accepted","name":"demurka.ru demurka.ru"},{"state":"accepted","name":"Donaldsit Donaldsit"},{"state":"accepted","name":"morganpz16 morganpz16"},{"state":"accepted","name":"iangj1 iangj1"},{"state":"accepted","name":"jackot jackot"},{"state":"accepted","name":"kovallykpro kovallykpro"},{"state":"accepted","name":"BigseoprodvizhenieKania BigseoprodvizhenieKania"},{"state":"accepted","name":"olginaas olginaas"},{"state":"accepted","name":"daveke69 daveke69"},{"state":"accepted","name":"proshh proshh"},{"state":"accepted","name":"frankvu3 frankvu3"},{"state":"accepted","name":"Susiesnals Susiesnals"},{"state":"accepted","name":"RobertDep RobertDep"},{"state":"accepted","name":"Anthonywam Anthonywam"},{"state":"accepted","name":"Jorgecah Jorgecah"},{"state":"accepted","name":"kelliny18 kelliny18"},{"state":"accepted","name":"Mariannob Mariannob"},{"state":"accepted","name":"vviriroprov vviriroprov"},{"state":"accepted","name":"DarrenBex DarrenBex"},{"state":"accepted","name":"Kozlovich644 Kozlovich644"},{"state":"accepted","name":"lawrencesj2 lawrencesj2"},{"state":"accepted","name":"terranceul60 terranceul60"},{"state":"accepted","name":"demuranew.ru demuranew.ru"},{"state":"accepted","name":"PIDARAS PIDARAS"},{"state":"accepted","name":"earnestineeg18 earnestineeg18"},{"state":"accepted","name":"kovallykprofi kovallykprofi"},{"state":"accepted","name":"RussellUnden RussellUnden"},{"state":"accepted","name":"Timothyzer Timothyzer"},{"state":"accepted","name":"victoriadc69 victoriadc69"},{"state":"accepted","name":"Davidemalf Davidemalf"},{"state":"accepted","name":"Phillipnar Phillipnar"},{"state":"accepted","name":"EdwardLep EdwardLep"},{"state":"accepted","name":"virginiahh18 virginiahh18"},{"state":"accepted","name":"sarahby18 sarahby18"},{"state":"accepted","name":"stoneparkprfo stoneparkprfo"},{"state":"accepted","name":"figuei figuei"},{"state":"accepted","name":"Timothyrug Timothyrug"},{"state":"accepted","name":"Stephenvot Stephenvot"},{"state":"accepted","name":"DwayneNip DwayneNip"},{"state":"accepted","name":"WayneWah WayneWah"},{"state":"accepted","name":"TimothyExach TimothyExach"},{"state":"accepted","name":"inoladembina inoladembina"},{"state":"accepted","name":"alicege11 alicege11"},{"state":"accepted","name":"brandonhe1 brandonhe1"},{"state":"accepted","name":"Lottocele Lottocele"},{"state":"accepted","name":"KennethCoaky KennethCoaky"},{"state":"accepted","name":"gwenvh69 gwenvh69"},{"state":"accepted","name":"patriciaqx18 patriciaqx18"},{"state":"accepted","name":"crard crard"},{"state":"accepted","name":"Nastya-karitskaa Nastya-karitskaa"},{"state":"accepted","name":"AstaffeEa AstaffeEa"},{"state":"accepted","name":"Albrigi2020Erype Albrigi2020Erype"},{"state":"accepted","name":"lucindaun3 lucindaun3"},{"state":"accepted","name":"Neiov Neiov"},{"state":"accepted","name":"Serviceeyj Serviceeyj"},{"state":"accepted","name":"Rudolphfus Rudolphfus"},{"state":"accepted","name":"Petermix Petermix"},{"state":"accepted","name":"demuratop.ru demuratop.ru"},{"state":"accepted","name":"leroylw4 leroylw4"},{"state":"accepted","name":"Robertnom Robertnom"},{"state":"accepted","name":"Michaelgef Michaelgef"},{"state":"accepted","name":"Brentwew Brentwew"},{"state":"accepted","name":"addiepz2 addiepz2"},{"state":"accepted","name":"dahamaa dahamaa"},{"state":"accepted","name":"walterwo69 walterwo69"},{"state":"accepted","name":"DerekBup DerekBup"},{"state":"accepted","name":"priscillavg11 priscillavg11"},{"state":"accepted","name":"SheldonZer SheldonZer"},{"state":"accepted","name":"NormaMut NormaMut"},{"state":"accepted","name":"aqualandmkua aqualandmkua"},{"state":"accepted","name":"HarveyGloff HarveyGloff"},{"state":"accepted","name":"Josephsmoto Josephsmoto"},{"state":"accepted","name":"AaronPar AaronPar"},{"state":"accepted","name":"Jesuschoff Jesuschoff"},{"state":"accepted","name":"Waltercub Waltercub"},{"state":"accepted","name":"renecf1 renecf1"},{"state":"accepted","name":"kristinedu2 kristinedu2"},{"state":"accepted","name":"starnakedprofi starnakedprofi"},{"state":"accepted","name":"ryanin2 ryanin2"},{"state":"accepted","name":"alishaPl alishaPl"},{"state":"accepted","name":"elizabethkb60 elizabethkb60"},{"state":"accepted","name":"WilburnFum WilburnFum"},{"state":"accepted","name":"lyndaoi11 lyndaoi11"},{"state":"accepted","name":"Debratub Debratub"},{"state":"accepted","name":"Servicefxz Servicefxz"},{"state":"accepted","name":"geraldinexj3 geraldinexj3"},{"state":"accepted","name":"beverlyzq18 beverlyzq18"},{"state":"accepted","name":"Jasonkib Jasonkib"},{"state":"accepted","name":"Richardferce Richardferce"},{"state":"accepted","name":"hdfilmpro hdfilmpro"},{"state":"accepted","name":"rosannars60 rosannars60"},{"state":"accepted","name":"Berniceenlix Berniceenlix"},{"state":"accepted","name":"brianaha4 brianaha4"},{"state":"accepted","name":"AlexKaNogy AlexKaNogy"},{"state":"accepted","name":"BA Time Table"},{"state":"accepted","name":"CynthiaTex CynthiaTex"},{"state":"accepted","name":"olliezp18 olliezp18"},{"state":"accepted","name":"Allennox Allennox"},{"state":"accepted","name":"andrealc2 andrealc2"},{"state":"accepted","name":"Webcallslace Webcallslace"},{"state":"accepted","name":"demurastepan.ru demurastepan.ru"},{"state":"accepted","name":"Dcjtf Dcjtf"},{"state":"accepted","name":"brittanyoj4 brittanyoj4"},{"state":"accepted","name":"isaacgw3 isaacgw3"},{"state":"accepted","name":"Michaelbub Michaelbub"},{"state":"accepted","name":"Jeromeontof Jeromeontof"},{"state":"accepted","name":"WilliamAnaks WilliamAnaks"},{"state":"accepted","name":"WilliamDuh WilliamDuh"},{"state":"accepted","name":"stepandemura.ru stepandemura.ru"},{"state":"accepted","name":"coryzv60 coryzv60"},{"state":"accepted","name":"plavamonikaFub plavamonikaFub"},{"state":"accepted","name":"jorgehf4 jorgehf4"},{"state":"accepted","name":"lilumitkina lilumitkina"},{"state":"accepted","name":"roseannka11 roseannka11"},{"state":"accepted","name":"EugeneDub EugeneDub"},{"state":"accepted","name":"mablery1 mablery1"},{"state":"accepted","name":"Antonioodc Antonioodc"},{"state":"accepted","name":"osdelapro osdelapro"},{"state":"accepted","name":"Jacobsog Jacobsog"},{"state":"accepted","name":"Cliftonroose Cliftonroose"},{"state":"accepted","name":"carolinaqn69 carolinaqn69"},{"state":"accepted","name":"Ikrasiz Ikrasiz"},{"state":"accepted","name":"MichaelPlutt MichaelPlutt"},{"state":"accepted","name":"terrata18 terrata18"},{"state":"accepted","name":"vaperpeste vaperpeste"},{"state":"accepted","name":"Renaldsuirm Renaldsuirm"},{"state":"accepted","name":"millicentwz4 millicentwz4"},{"state":"accepted","name":"Antoniolpy Antoniolpy"},{"state":"accepted","name":"angelapl60 angelapl60"},{"state":"accepted","name":"eloisebl2 eloisebl2"},{"state":"accepted","name":"StevenMoize StevenMoize"},{"state":"accepted","name":"linalunyaeva linalunyaeva"},{"state":"accepted","name":"petersmokov petersmokov"},{"state":"accepted","name":"Gxvsz Gxvsz"},{"state":"accepted","name":"verajv3 verajv3"},{"state":"accepted","name":"hopegp2 hopegp2"},{"state":"accepted","name":"AustinSeoHak AustinSeoHak"},{"state":"accepted","name":"TommyAlmot TommyAlmot"},{"state":"accepted","name":"Robertemalf Robertemalf"},{"state":"accepted","name":"GregoryDiday GregoryDiday"},{"state":"accepted","name":"jeanxc60 jeanxc60"},{"state":"accepted","name":"margretfx69 margretfx69"},{"state":"accepted","name":"Iariorm198 Iariorm198"},{"state":"accepted","name":"Rogerenubs Rogerenubs"},{"state":"accepted","name":"Xauog Xauog"},{"state":"accepted","name":"DavidDiokgitomia DavidDiokgitomia"},{"state":"accepted","name":"laceymc18 laceymc18"},{"state":"accepted","name":"DavidOrawl DavidOrawl"},{"state":"accepted","name":"JosephIsoda JosephIsoda"},{"state":"accepted","name":"prosinkina prosinkina"},{"state":"accepted","name":"alyssaci16 alyssaci16"},{"state":"accepted","name":"Michaelpeacy Michaelpeacy"},{"state":"accepted","name":"LeslieRig LeslieRig"},{"state":"accepted","name":"tabathapa2 tabathapa2"},{"state":"accepted","name":"demura.tv demura.tv"},{"state":"accepted","name":"OksiBix OksiBix"},{"state":"accepted","name":"nicholedg16 nicholedg16"},{"state":"accepted","name":"MartinKix MartinKix"},{"state":"accepted","name":"Dextercer Dextercer"},{"state":"accepted","name":"annettehr16 annettehr16"},{"state":"accepted","name":"DenAmism DenAmism"},{"state":"accepted","name":"beatrizlk2 beatrizlk2"},{"state":"accepted","name":"Dolakitte Dolakitte"},{"state":"accepted","name":"Henryraputeptkep Henryraputeptkep"},{"state":"accepted","name":"erikrh18 erikrh18"},{"state":"accepted","name":"Shersox Shersox"},{"state":"accepted","name":"Laurasnino Laurasnino"},{"state":"accepted","name":"ivyyf4 ivyyf4"},{"state":"accepted","name":"rabovii rabovii"},{"state":"accepted","name":"kvmpro kvmpro"},{"state":"accepted","name":"jonrs69 jonrs69"},{"state":"accepted","name":"avaje2 avaje2"},{"state":"accepted","name":"CyrilFlatt CyrilFlatt"},{"state":"accepted","name":"sherrikx60 sherrikx60"},{"state":"accepted","name":"jacquelynpt3 jacquelynpt3"},{"state":"accepted","name":"glennbf2 glennbf2"},{"state":"accepted","name":"MichaelHaw MichaelHaw"},{"state":"accepted","name":"Shashkov646 Shashkov646"},{"state":"accepted","name":"royli11 royli11"},{"state":"accepted","name":"SvetlanaHop SvetlanaHop"},{"state":"accepted","name":"susanneym2 susanneym2"},{"state":"accepted","name":"bettyiq2 bettyiq2"},{"state":"accepted","name":"NedvizhimostMSKguasp NedvizhimostMSKguasp"},{"state":"accepted","name":"allysonrj1 allysonrj1"},{"state":"accepted","name":"marlano1 marlano1"},{"state":"accepted","name":"lanank1 lanank1"},{"state":"accepted","name":"saahsaa saahsaa"},{"state":"accepted","name":"rubenzs1 rubenzs1"},{"state":"accepted","name":"Slepko961 Slepko961"},{"state":"accepted","name":"Voyeur-Nudism Voyeur-Nudism"},{"state":"accepted","name":"RJFY488 RJFY488"},{"state":"accepted","name":"jamiecq3 jamiecq3"},{"state":"accepted","name":"simoneda60 simoneda60"},{"state":"accepted","name":"elviagx11 elviagx11"},{"state":"accepted","name":"TimothyOvant TimothyOvant"},{"state":"accepted","name":"robyniw11 robyniw11"},{"state":"accepted","name":"OWMU900 OWMU900"},{"state":"accepted","name":"krednalprof krednalprof"},{"state":"accepted","name":"floydzu69 floydzu69"},{"state":"accepted","name":"jerriav18 jerriav18"},{"state":"accepted","name":"Scotthib Scotthib"},{"state":"accepted","name":"bafwrora bafwrora"},{"state":"accepted","name":"Sunduchkov960 Sunduchkov960"},{"state":"accepted","name":"pansyym60 pansyym60"},{"state":"accepted","name":"marquitamr2 marquitamr2"},{"state":"accepted","name":"7KFD9_boarl 7KFD9_boarl"},{"state":"accepted","name":"coryin18 coryin18"},{"state":"accepted","name":"Bettyjoimi Bettyjoimi"},{"state":"accepted","name":"krednalproo krednalproo"},{"state":"accepted","name":"Tatkaasmall Tatkaasmall"},{"state":"accepted","name":"jennysq69 jennysq69"},{"state":"accepted","name":"nelliebu11 nelliebu11"},{"state":"accepted","name":"chestersz11 chestersz11"},{"state":"accepted","name":"Allenenumn Allenenumn"},{"state":"accepted","name":"UPVH256 UPVH256"},{"state":"accepted","name":"joeaj16 joeaj16"},{"state":"accepted","name":"Majorskij789 Majorskij789"},{"state":"accepted","name":"RichardHow RichardHow"},{"state":"accepted","name":"chinavirus.ru chinavirus.ru"},{"state":"accepted","name":"wallacegw18 wallacegw18"},{"state":"accepted","name":"abigailja69 abigailja69"},{"state":"accepted","name":"Edwinjah Edwinjah"},{"state":"accepted","name":"Samueljef Samueljef"},{"state":"accepted","name":"reklamarostovEtest reklamarostovEtest"},{"state":"accepted","name":"leroymr11 leroymr11"},{"state":"accepted","name":"juanitaow4 juanitaow4"},{"state":"accepted","name":"polyliass polyliass"},{"state":"accepted","name":"bobyk60 bobyk60"},{"state":"accepted","name":"VBEV775 VBEV775"},{"state":"accepted","name":"kathiego1 kathiego1"},{"state":"accepted","name":"Fedorjakin585 Fedorjakin585"},{"state":"accepted","name":"hazelrr60 hazelrr60"},{"state":"accepted","name":"regapepkina regapepkina"},{"state":"accepted","name":"StephenMep StephenMep"},{"state":"accepted","name":"Arthursus Arthursus"},{"state":"accepted","name":"freidafl2 freidafl2"},{"state":"accepted","name":"albertil2 albertil2"},{"state":"accepted","name":"greba.ru greba.ru"},{"state":"accepted","name":"oscarys16 oscarys16"},{"state":"accepted","name":"KevinHig KevinHig"},{"state":"accepted","name":"Shaneerard Shaneerard"},{"state":"accepted","name":"Ranhug Ranhug"},{"state":"accepted","name":"sotnik.tv sotnik.tv"},{"state":"accepted","name":"darrylmc2 darrylmc2"},{"state":"accepted","name":"JZLP521 JZLP521"},{"state":"accepted","name":"KarlisBub KarlisBub"},{"state":"accepted","name":"WilmerPax WilmerPax"},{"state":"accepted","name":"mariejv2 mariejv2"},{"state":"accepted","name":"benitaju11 benitaju11"},{"state":"accepted","name":"Antonik706 Antonik706"},{"state":"accepted","name":"janelleui16 janelleui16"},{"state":"accepted","name":"filmhdpro filmhdpro"},{"state":"accepted","name":"earnestineya1 earnestineya1"},{"state":"accepted","name":"Annatup Annatup"},{"state":"accepted","name":"Randybot Randybot"},{"state":"accepted","name":"GreggToido GreggToido"},{"state":"accepted","name":"MyCharlesZorie MyCharlesZorie"},{"state":"accepted","name":"julieyl2 julieyl2"},{"state":"accepted","name":"usabest.ru usabest.ru"},{"state":"accepted","name":"estherrz3 estherrz3"},{"state":"accepted","name":"ZXCP640 ZXCP640"},{"state":"accepted","name":"melissajp1 melissajp1"},{"state":"accepted","name":"emiliafw11 emiliafw11"},{"state":"accepted","name":"AnnaTitiva AnnaTitiva"},{"state":"accepted","name":"Klimentov652 Klimentov652"},{"state":"accepted","name":"lorriefh69 lorriefh69"},{"state":"accepted","name":"neldaan2 neldaan2"},{"state":"accepted","name":"christibn11 christibn11"},{"state":"accepted","name":"Gizqufj Gizqufj"},{"state":"accepted","name":"kristiuw4 kristiuw4"},{"state":"accepted","name":"VNSQ761 VNSQ761"},{"state":"accepted","name":"Mylvam Mylvam"},{"state":"accepted","name":"carriejt11 carriejt11"},{"state":"accepted","name":"Gisdiqh Gisdiqh"},{"state":"accepted","name":"Ytmp3f445 Ytmp3f445"},{"state":"accepted","name":"Camilagar Camilagar"},{"state":"accepted","name":"RigelApask RigelApask"},{"state":"accepted","name":"fernandodo60 fernandodo60"},{"state":"accepted","name":"micheleoi3 micheleoi3"},{"state":"accepted","name":"JamesTrilk JamesTrilk"},{"state":"accepted","name":"Krivachev565 Krivachev565"},{"state":"accepted","name":"marissaqu18 marissaqu18"},{"state":"accepted","name":"Ralphomisk Ralphomisk"},{"state":"accepted","name":"Josephcax Josephcax"},{"state":"accepted","name":"VernonLah VernonLah"},{"state":"accepted","name":"billiexe3 billiexe3"},{"state":"accepted","name":"KardamushV KardamushV"},{"state":"accepted","name":"Morganedins Morganedins"},{"state":"accepted","name":"NormanGaf NormanGaf"},{"state":"accepted","name":"SeoRostovgroob SeoRostovgroob"},{"state":"accepted","name":"JeromeGag JeromeGag"},{"state":"accepted","name":"QDPU702 QDPU702"},{"state":"accepted","name":"milagrosnj69 milagrosnj69"},{"state":"accepted","name":"StevenKeelo StevenKeelo"},{"state":"accepted","name":"Kevinsauth Kevinsauth"},{"state":"accepted","name":"rodneyhu3 rodneyhu3"},{"state":"accepted","name":"carlyyh69 carlyyh69"},{"state":"accepted","name":"zhorasifin zhorasifin"},{"state":"accepted","name":"mavisdx2 mavisdx2"},{"state":"accepted","name":"EverettBraky EverettBraky"},{"state":"accepted","name":"Modestov725 Modestov725"},{"state":"accepted","name":"hannahnf60 hannahnf60"},{"state":"accepted","name":"Marvinrealp Marvinrealp"},{"state":"accepted","name":"ABSX255 ABSX255"},{"state":"accepted","name":"patricecr4 patricecr4"},{"state":"accepted","name":"Beelineblask Beelineblask"},{"state":"accepted","name":"colleencd18 colleencd18"},{"state":"accepted","name":"Edgaradvow Edgaradvow"},{"state":"accepted","name":"BrianVefly BrianVefly"},{"state":"accepted","name":"eugeniajf1 eugeniajf1"},{"state":"accepted","name":"JamespaX JamespaX"},{"state":"accepted","name":"edwardpx11 edwardpx11"},{"state":"accepted","name":"Pesmnjw Pesmnjw"},{"state":"accepted","name":"leticiaog4 leticiaog4"},{"state":"accepted","name":"harveyqt69 harveyqt69"},{"state":"accepted","name":"DavidUnfic DavidUnfic"},{"state":"accepted","name":"jennyef69 jennyef69"},{"state":"accepted","name":"WEQL234 WEQL234"},{"state":"accepted","name":"justineqj3 justineqj3"},{"state":"accepted","name":"bettesd18 bettesd18"},{"state":"accepted","name":"carolinacy18 carolinacy18"},{"state":"accepted","name":"linayk69 linayk69"},{"state":"accepted","name":"BernardWOR BernardWOR"},{"state":"accepted","name":"deidrevx60 deidrevx60"},{"state":"accepted","name":"elisabethcj1 elisabethcj1"},{"state":"accepted","name":"madelinebz4 madelinebz4"},{"state":"accepted","name":"BrianNum BrianNum"},{"state":"accepted","name":"terraay18 terraay18"},{"state":"accepted","name":"Charlesreimi Charlesreimi"},{"state":"accepted","name":"vsechastipro vsechastipro"},{"state":"accepted","name":"blodysoulr blodysoulr"},{"state":"accepted","name":"calvinfx11 calvinfx11"},{"state":"accepted","name":"Donnieinjem Donnieinjem"},{"state":"accepted","name":"JamesHep JamesHep"},{"state":"accepted","name":"LouisStesk LouisStesk"},{"state":"accepted","name":"Georgejed Georgejed"},{"state":"accepted","name":"Josephgueta Josephgueta"},{"state":"accepted","name":"julietya60 julietya60"},{"state":"accepted","name":"Joshuahoita Joshuahoita"},{"state":"accepted","name":"Kennethemele Kennethemele"},{"state":"accepted","name":"RonaldEstax RonaldEstax"},{"state":"accepted","name":"eleanorcb3 eleanorcb3"},{"state":"accepted","name":"DustinGulge DustinGulge"},{"state":"accepted","name":"brianayt69 brianayt69"},{"state":"accepted","name":"Chestermig Chestermig"},{"state":"accepted","name":"ofeliatd11 ofeliatd11"},{"state":"accepted","name":"KenCreedmooraNogy KenCreedmooraNogy"},{"state":"accepted","name":"lorenawq16 lorenawq16"},{"state":"accepted","name":"DouglasNef DouglasNef"},{"state":"accepted","name":"JamesJiche JamesJiche"},{"state":"accepted","name":"shelianb60 shelianb60"},{"state":"accepted","name":"Michaelpigue Michaelpigue"},{"state":"accepted","name":"AdamFus AdamFus"},{"state":"accepted","name":"Frankemusa Frankemusa"},{"state":"accepted","name":"marylougz2 marylougz2"},{"state":"accepted","name":"derekfa11 derekfa11"},{"state":"accepted","name":"vorebojaces75 vorebojaces75"},{"state":"accepted","name":"anare16 anare16"},{"state":"accepted","name":"JosephRof JosephRof"},{"state":"accepted","name":"karinjr16 karinjr16"},{"state":"accepted","name":"careyam60 careyam60"},{"state":"accepted","name":"HerbertGep HerbertGep"},{"state":"accepted","name":"Robertfainy Robertfainy"},{"state":"accepted","name":"janisnj3 janisnj3"},{"state":"accepted","name":"MatthewHow MatthewHow"},{"state":"accepted","name":"ErnestBup ErnestBup"},{"state":"accepted","name":"otrumonova otrumonova"},{"state":"accepted","name":"NathanKes NathanKes"},{"state":"accepted","name":"mindyhp69 mindyhp69"},{"state":"accepted","name":"marisawb18 marisawb18"},{"state":"accepted","name":"TimothyLob TimothyLob"},{"state":"accepted","name":"MarthaBal MarthaBal"},{"state":"accepted","name":"JamesBUS JamesBUS"},{"state":"accepted","name":"MaximMernes MaximMernes"},{"state":"accepted","name":"Gregoryhom Gregoryhom"},{"state":"accepted","name":"SeeYou SeeYou"},{"state":"accepted","name":"esmeraldaaj1 esmeraldaaj1"},{"state":"accepted","name":"Danillla777Daymn Danillla777Daymn"},{"state":"accepted","name":"lesterom69 lesterom69"},{"state":"accepted","name":"Frankroark Frankroark"},{"state":"accepted","name":"AarondlM AarondlM"},{"state":"accepted","name":"RichardPoido RichardPoido"},{"state":"accepted","name":"CarieWew CarieWew"},{"state":"accepted","name":"vsechprof vsechprof"},{"state":"accepted","name":"JavierRon JavierRon"},{"state":"accepted","name":"GeraldDap GeraldDap"},{"state":"accepted","name":"ginatv16 ginatv16"},{"state":"accepted","name":"rickyss69 rickyss69"},{"state":"accepted","name":"Richardmon Richardmon"},{"state":"accepted","name":"ruhuss ruhuss"},{"state":"accepted","name":"Giujzef Giujzef"},{"state":"accepted","name":"Darhat Darhat"},{"state":"accepted","name":"gracielawk11 gracielawk11"},{"state":"accepted","name":"Lilybes Lilybes"},{"state":"accepted","name":"TristanHot TristanHot"},{"state":"accepted","name":"HaroldHer HaroldHer"},{"state":"accepted","name":"concepcioniy3 concepcioniy3"},{"state":"accepted","name":"JamesTex JamesTex"},{"state":"accepted","name":"donacn18 donacn18"},{"state":"accepted","name":"Stevendiody Stevendiody"},{"state":"accepted","name":"Bobbyfaf Bobbyfaf"},{"state":"accepted","name":"Philfed Philfed"},{"state":"accepted","name":"deidreha3 deidreha3"},{"state":"accepted","name":"Matthewcer Matthewcer"},{"state":"accepted","name":"Andrejex Andrejex"},{"state":"accepted","name":"SamuelYM SamuelYM"},{"state":"accepted","name":"cinemanwkr cinemanwkr"},{"state":"accepted","name":"Wesleycig Wesleycig"},{"state":"accepted","name":"Lesterkit Lesterkit"},{"state":"accepted","name":"Michaelcub Michaelcub"},{"state":"accepted","name":"Robertargut Robertargut"},{"state":"accepted","name":"marshauc3 marshauc3"},{"state":"accepted","name":"ZacharyZoots ZacharyZoots"},{"state":"accepted","name":"SidneySledy SidneySledy"},{"state":"accepted","name":"bezmo.ru bezmo.ru"},{"state":"accepted","name":"sheilapz18 sheilapz18"},{"state":"accepted","name":"FasadMyday FasadMyday"},{"state":"accepted","name":"GlennMaync GlennMaync"},{"state":"accepted","name":"Anniepem Anniepem"},{"state":"accepted","name":"Sahskaclubs Sahskaclubs"},{"state":"accepted","name":"uniprimprof uniprimprof"},{"state":"accepted","name":"alyssasr69 alyssasr69"},{"state":"accepted","name":"Bnqbekq Bnqbekq"},{"state":"accepted","name":"ZacharyMoita ZacharyMoita"},{"state":"accepted","name":"daleph60 daleph60"},{"state":"accepted","name":"Edwardcix Edwardcix"},{"state":"accepted","name":"Davidfrawn Davidfrawn"},{"state":"accepted","name":"Dannyplede Dannyplede"},{"state":"accepted","name":"Derrickamopy Derrickamopy"},{"state":"accepted","name":"Jameselurn Jameselurn"},{"state":"accepted","name":"JeffreyPed JeffreyPed"},{"state":"accepted","name":"ricardouc16 ricardouc16"},{"state":"accepted","name":"ameliagg3 ameliagg3"},{"state":"accepted","name":"TeqwyBus TeqwyBus"},{"state":"accepted","name":"Robertnet Robertnet"},{"state":"accepted","name":"fiona basil"},{"state":"accepted","name":"Thomasbrisp Thomasbrisp"},{"state":"accepted","name":"ancy mathias"},{"state":"accepted","name":"Mashanamopy Mashanamopy"},{"state":"accepted","name":"jacquelineny60 jacquelineny60"},{"state":"accepted","name":"Philiplix Philiplix"},{"state":"accepted","name":"Gregoryitelo Gregoryitelo"},{"state":"accepted","name":"milaSon milaSon"},{"state":"accepted","name":"hughie16 hughie16"},{"state":"accepted","name":"Novostroychige Novostroychige"},{"state":"accepted","name":"Igoryamopy Igoryamopy"},{"state":"accepted","name":"leonorir2 leonorir2"},{"state":"accepted","name":"krivodimitry krivodimitry"},{"state":"accepted","name":"kirillvovva kirillvovva"},{"state":"accepted","name":"AaronEsoks AaronEsoks"},{"state":"accepted","name":"Randallagrit Randallagrit"},{"state":"accepted","name":"ArthurBus ArthurBus"},{"state":"accepted","name":"chasityty1 chasityty1"},{"state":"accepted","name":"kinoprohd kinoprohd"},{"state":"accepted","name":"JamesAppof JamesAppof"},{"state":"accepted","name":"debbiemw3 debbiemw3"},{"state":"accepted","name":"Rickydrugh Rickydrugh"},{"state":"accepted","name":"PamelaRop PamelaRop"},{"state":"accepted","name":"darrylgz4 darrylgz4"},{"state":"accepted","name":"BekHow BekHow"},{"state":"accepted","name":"JoshuaCag JoshuaCag"},{"state":"accepted","name":"AviabilityChege AviabilityChege"},{"state":"accepted","name":"kolyaadrov kolyaadrov"},{"state":"accepted","name":"Bradleyguext Bradleyguext"},{"state":"accepted","name":"marciaoz11 marciaoz11"},{"state":"accepted","name":"Huiamopy Huiamopy"},{"state":"accepted","name":"Trevortaink Trevortaink"},{"state":"accepted","name":"deanntl4 deanntl4"},{"state":"accepted","name":"Michaelusent Michaelusent"},{"state":"accepted","name":"Jaw Jaw"},{"state":"accepted","name":"SamuelTuh SamuelTuh"},{"state":"accepted","name":"MichaelOmilm MichaelOmilm"},{"state":"accepted","name":"emmato4 emmato4"},{"state":"accepted","name":"lawrencecj60 lawrencecj60"},{"state":"accepted","name":"GeorgeSiday GeorgeSiday"},{"state":"accepted","name":"Kebao Kebao"},{"state":"accepted","name":"WilliamAlgog WilliamAlgog"},{"state":"accepted","name":"Bryanterank Bryanterank"},{"state":"accepted","name":"JSLKU_boarl JSLKU_boarl"},{"state":"accepted","name":"elmerbp3 elmerbp3"},{"state":"accepted","name":"kathrinedc69 kathrinedc69"},{"state":"accepted","name":"Toni_Myb Toni_Myb"},{"state":"accepted","name":"Robertfew Robertfew"},{"state":"accepted","name":"Dristi Das"},{"state":"accepted","name":"ukrnshopess ukrnshopess"},{"state":"accepted","name":"shirleyoj3 shirleyoj3"},{"state":"accepted","name":"CarsonLic CarsonLic"},{"state":"accepted","name":"hogyanprof hogyanprof"},{"state":"accepted","name":"Travinskij676 Travinskij676"},{"state":"accepted","name":"DarrenSef DarrenSef"},{"state":"accepted","name":"ScottKef ScottKef"},{"state":"accepted","name":"murielwo11 murielwo11"},{"state":"accepted","name":"Massazhorell Massazhorell"},{"state":"accepted","name":"JohnnyGqba JohnnyGqba"},{"state":"accepted","name":"OpdhHAmcNema OpdhHAmcNema"},{"state":"accepted","name":"allanos1 allanos1"},{"state":"accepted","name":"martaHit martaHit"},{"state":"accepted","name":"Robertcah Robertcah"},{"state":"accepted","name":"Davidfub Davidfub"},{"state":"accepted","name":"alankb69 alankb69"},{"state":"accepted","name":"phoebecg69 phoebecg69"},{"state":"accepted","name":"Michaellor Michaellor"},{"state":"accepted","name":"Matthewadazy Matthewadazy"},{"state":"accepted","name":"ManuelBob ManuelBob"},{"state":"accepted","name":"rebeccacb1 rebeccacb1"},{"state":"accepted","name":"BrentCab BrentCab"},{"state":"accepted","name":"RobertuSaph RobertuSaph"},{"state":"accepted","name":"cleowd18 cleowd18"},{"state":"accepted","name":"otpito.ru otpito.ru"},{"state":"accepted","name":"ChangStali ChangStali"},{"state":"accepted","name":"penelopetg2 penelopetg2"},{"state":"accepted","name":"juanyc60 juanyc60"},{"state":"accepted","name":"kankenpro kankenpro"},{"state":"accepted","name":"Kennethzer Kennethzer"},{"state":"accepted","name":"Migueltaurl Migueltaurl"},{"state":"accepted","name":"KaqaztikBluesk KaqaztikBluesk"},{"state":"accepted","name":"RoberttoCoice RoberttoCoice"},{"state":"accepted","name":"mikeyb69 mikeyb69"},{"state":"accepted","name":"Dimeo Dimeo"},{"state":"accepted","name":"charlottesg11 charlottesg11"},{"state":"accepted","name":"Mixunmaw Mixunmaw"},{"state":"accepted","name":"Dagatism Dagatism"},{"state":"accepted","name":"Stevengrill Stevengrill"},{"state":"accepted","name":"Robertdib Robertdib"},{"state":"accepted","name":"Anthonypoeme Anthonypoeme"},{"state":"accepted","name":"cindyuk3 cindyuk3"},{"state":"accepted","name":"valeriana1 valeriana1"},{"state":"accepted","name":"Jesuseffix Jesuseffix"},{"state":"accepted","name":"minzhukva minzhukva"},{"state":"accepted","name":"staciyq3 staciyq3"},{"state":"accepted","name":"chloelWem chloelWem"},{"state":"accepted","name":"brookeku1 brookeku1"},{"state":"accepted","name":"ElmerScace ElmerScace"},{"state":"accepted","name":"DonaldHielm DonaldHielm"},{"state":"accepted","name":"Mihaelwix Mihaelwix"},{"state":"accepted","name":"noemimb3 noemimb3"},{"state":"accepted","name":"clado clado"},{"state":"accepted","name":"rolandph11 rolandph11"},{"state":"accepted","name":"Raman Kumar"},{"state":"accepted","name":"RichardMog RichardMog"},{"state":"accepted","name":"Eglagox Eglagox"},{"state":"accepted","name":"johnnieiz4 johnnieiz4"},{"state":"accepted","name":"AlfredoGuecy AlfredoGuecy"},{"state":"accepted","name":"RichardRon RichardRon"},{"state":"accepted","name":"kathieuy16 kathieuy16"},{"state":"accepted","name":"Averytaurn Averytaurn"},{"state":"accepted","name":"kathywn4 kathywn4"},{"state":"accepted","name":"BetChan BetChan"},{"state":"accepted","name":"Engskymn Engskymn"},{"state":"accepted","name":"Socorropycle Socorropycle"},{"state":"accepted","name":"tammyya3 tammyya3"},{"state":"accepted","name":"murielav60 murielav60"},{"state":"accepted","name":"Vincentvar Vincentvar"},{"state":"accepted","name":"laceyda1 laceyda1"},{"state":"accepted","name":"CrystalK CrystalK"},{"state":"accepted","name":"PinkieSkeme PinkieSkeme"},{"state":"accepted","name":"pearlieve4 pearlieve4"},{"state":"accepted","name":"BobbyNew BobbyNew"},{"state":"accepted","name":"elisabethkg4 elisabethkg4"},{"state":"accepted","name":"CareyMaing CareyMaing"},{"state":"accepted","name":"Andrewavace Andrewavace"},{"state":"accepted","name":"WilliamCEABE WilliamCEABE"},{"state":"accepted","name":"lorriexg3 lorriexg3"},{"state":"accepted","name":"LincolnSem LincolnSem"},{"state":"accepted","name":"JamieTor JamieTor"},{"state":"accepted","name":"FedorRob FedorRob"},{"state":"accepted","name":"malytka malytka"},{"state":"accepted","name":"bethrf16 bethrf16"},{"state":"accepted","name":"prosha prosha"},{"state":"accepted","name":"alfredawa60 alfredawa60"},{"state":"accepted","name":"grudkovalili grudkovalili"},{"state":"accepted","name":"bettera4 bettera4"},{"state":"accepted","name":"BrianCeabe BrianCeabe"},{"state":"accepted","name":"Albertdonee Albertdonee"},{"state":"accepted","name":"timcc18 timcc18"},{"state":"accepted","name":"ThomasDal ThomasDal"},{"state":"accepted","name":"Williamzooft Williamzooft"},{"state":"accepted","name":"Calvinbew Calvinbew"},{"state":"accepted","name":"FilippSwoPy FilippSwoPy"},{"state":"accepted","name":"JoshuaDok JoshuaDok"},{"state":"accepted","name":"RobertEncut RobertEncut"},{"state":"accepted","name":"janiq16 janiq16"},{"state":"accepted","name":"pravoved26 pravoved26"},{"state":"accepted","name":"DanielMek DanielMek"},{"state":"accepted","name":"Jamesuemart Jamesuemart"},{"state":"accepted","name":"Bvasxax Bvasxax"},{"state":"accepted","name":"traciewm11 traciewm11"},{"state":"accepted","name":"LDdhHAmcNema LDdhHAmcNema"},{"state":"accepted","name":"dumsdror dumsdror"},{"state":"accepted","name":"aimeekp16 aimeekp16"},{"state":"accepted","name":"Behterev59 Behterev59"},{"state":"accepted","name":"ten ten"},{"state":"accepted","name":"Abdul Kaleem"},{"state":"accepted","name":"Dum Dum"},{"state":"accepted","name":"vinsaHit vinsaHit"},{"state":"accepted","name":"Nancyser Nancyser"},{"state":"accepted","name":"christinego69 christinego69"},{"state":"accepted","name":"SPAlbert SPAlbert"},{"state":"accepted","name":"tonymr60 tonymr60"},{"state":"accepted","name":"viewoutpro viewoutpro"},{"state":"accepted","name":"Kczvlva Kczvlva"},{"state":"accepted","name":"DonaldPiors DonaldPiors"},{"state":"accepted","name":"ThomasVow ThomasVow"},{"state":"accepted","name":"Roccomaype Roccomaype"},{"state":"accepted","name":"angelcw18 angelcw18"},{"state":"accepted","name":"KevinBrees KevinBrees"},{"state":"accepted","name":"RazainWaype RazainWaype"},{"state":"accepted","name":"sherryts4 sherryts4"},{"state":"accepted","name":"WayneBib WayneBib"},{"state":"accepted","name":"ThomasWaymn ThomasWaymn"},{"state":"accepted","name":"Kukmet Kukmet"},{"state":"accepted","name":"edithes69 edithes69"},{"state":"accepted","name":"willieeo69 willieeo69"},{"state":"accepted","name":"otvert.ru otvert.ru"},{"state":"accepted","name":"LeslieReess LeslieReess"},{"state":"accepted","name":"polyaux polyaux"},{"state":"accepted","name":"JamesSycle JamesSycle"},{"state":"accepted","name":"WilliamBok WilliamBok"},{"state":"accepted","name":"allisongb11 allisongb11"},{"state":"accepted","name":"moriinahka moriinahka"},{"state":"accepted","name":"richardji60 richardji60"},{"state":"accepted","name":"Beene_S Beene_S"},{"state":"accepted","name":"MarinaGOPaf MarinaGOPaf"},{"state":"accepted","name":"KennethImate KennethImate"},{"state":"accepted","name":"RichardKal RichardKal"},{"state":"accepted","name":"MichaelDor MichaelDor"},{"state":"accepted","name":"WilliamNoulk WilliamNoulk"},{"state":"accepted","name":"Eugenecen Eugenecen"},{"state":"accepted","name":"elinorgg60 elinorgg60"},{"state":"accepted","name":"vegabond.ru vegabond.ru"},{"state":"accepted","name":"JanekKic JanekKic"},{"state":"accepted","name":"keithyn18 keithyn18"},{"state":"accepted","name":"Thomascaw Thomascaw"},{"state":"accepted","name":"CurtisChiex CurtisChiex"},{"state":"accepted","name":"jeanieaq60 jeanieaq60"},{"state":"accepted","name":"Williamjonse Williamjonse"},{"state":"accepted","name":"constitutionputin.ru constitutionputin.ru"},{"state":"accepted","name":"rashpell rashpell"},{"state":"accepted","name":"celiaqd18 celiaqd18"},{"state":"accepted","name":"pollynd69 pollynd69"},{"state":"accepted","name":"RichardAnava RichardAnava"},{"state":"accepted","name":"tarotko1 tarotko1"},{"state":"accepted","name":"DavidAmons DavidAmons"},{"state":"accepted","name":"Evgeniy77Fruch Evgeniy77Fruch"},{"state":"accepted","name":"alkas.ru alkas.ru"},{"state":"accepted","name":"raepz3 raepz3"},{"state":"accepted","name":"lacyxh11 lacyxh11"},{"state":"accepted","name":"Robertsainy Robertsainy"},{"state":"accepted","name":"dolginaolha dolginaolha"},{"state":"accepted","name":"DimonBib DimonBib"},{"state":"accepted","name":"kerriav69 kerriav69"},{"state":"accepted","name":"JamesBlike JamesBlike"},{"state":"accepted","name":"Jameslok Jameslok"},{"state":"accepted","name":"bridgetteny16 bridgetteny16"},{"state":"accepted","name":"PinUp PinUp"},{"state":"accepted","name":"Peterdok Peterdok"},{"state":"accepted","name":"Michaelgoppy Michaelgoppy"},{"state":"accepted","name":"fanniehb16 fanniehb16"},{"state":"accepted","name":"BevHow BevHow"},{"state":"accepted","name":"AleX_bef AleX_bef"},{"state":"accepted","name":"fannieoe3 fannieoe3"},{"state":"accepted","name":"sophielf60 sophielf60"},{"state":"accepted","name":"Jeanniefieri Jeanniefieri"},{"state":"accepted","name":"JamesTep JamesTep"},{"state":"accepted","name":"mitchellia69 mitchellia69"},{"state":"accepted","name":"pilingprof pilingprof"},{"state":"accepted","name":"kristinmv16 kristinmv16"},{"state":"accepted","name":"Briandyday Briandyday"},{"state":"accepted","name":"gracielala18 gracielala18"},{"state":"accepted","name":"odessamj16 odessamj16"},{"state":"accepted","name":"MichaelWrory MichaelWrory"},{"state":"accepted","name":"g4stroban g4stroban"},{"state":"accepted","name":"maya justin"},{"state":"accepted","name":"alyssarm69 alyssarm69"},{"state":"accepted","name":"beverleykk2 beverleykk2"},{"state":"accepted","name":"Davidpag Davidpag"},{"state":"accepted","name":"deannakrug deannakrug"},{"state":"accepted","name":"Jutsaue Jutsaue"},{"state":"accepted","name":"jamieer4 jamieer4"},{"state":"accepted","name":"BeyHow BeyHow"},{"state":"accepted","name":"govrinov.ru govrinov.ru"},{"state":"accepted","name":"lidiavz11 lidiavz11"},{"state":"accepted","name":"Arthurbix Arthurbix"},{"state":"accepted","name":"JasonSaf JasonSaf"},{"state":"accepted","name":"Barrydrype Barrydrype"},{"state":"accepted","name":"esperanzayk4 esperanzayk4"},{"state":"accepted","name":"Scottneush Scottneush"},{"state":"accepted","name":"Michaelneido Michaelneido"},{"state":"accepted","name":"fomish fomish"},{"state":"accepted","name":"Victoria777bup Victoria777bup"},{"state":"accepted","name":"andrewyu4 andrewyu4"},{"state":"accepted","name":"WilliamKab WilliamKab"},{"state":"accepted","name":"jewelyp60 jewelyp60"},{"state":"accepted","name":"Rickyred Rickyred"},{"state":"accepted","name":"ThomascoetA ThomascoetA"},{"state":"accepted","name":"levetekpro levetekpro"},{"state":"accepted","name":"Robert Martinez"},{"state":"accepted","name":"Richarkfoese Richarkfoese"},{"state":"accepted","name":"Jose Howerton"},{"state":"accepted","name":"randiyn18 randiyn18"},{"state":"accepted","name":"Josephelarl Josephelarl"},{"state":"accepted","name":"Miguelunort Miguelunort"},{"state":"accepted","name":"Nariorp843 Nariorp843"},{"state":"accepted","name":"RichardAvevy RichardAvevy"},{"state":"accepted","name":"laurelix11 laurelix11"},{"state":"accepted","name":"ArmandoSuipt ArmandoSuipt"},{"state":"accepted","name":"WilliamAcelt WilliamAcelt"},{"state":"accepted","name":"leonardyb18 leonardyb18"},{"state":"accepted","name":"Kazakov216 Kazakov216"},{"state":"accepted","name":"passportussr.ru passportussr.ru"},{"state":"accepted","name":"miasub miasub"},{"state":"accepted","name":"BexHow BexHow"},{"state":"accepted","name":"michelleki1 michelleki1"},{"state":"accepted","name":"Dannatox Dannatox"},{"state":"accepted","name":"pryginroma pryginroma"},{"state":"accepted","name":"selenacq16 selenacq16"},{"state":"accepted","name":"manelispro manelispro"},{"state":"accepted","name":"Danielagist Danielagist"},{"state":"accepted","name":"frankiebi18 frankiebi18"},{"state":"accepted","name":"GYDenver GYDenver"},{"state":"accepted","name":"elviafj69 elviafj69"},{"state":"accepted","name":"Harossddnorse Harossddnorse"},{"state":"accepted","name":"Dannypox Dannypox"},{"state":"accepted","name":"JosephFaulp JosephFaulp"},{"state":"accepted","name":"JamesScasy JamesScasy"},{"state":"accepted","name":"JaimeSak JaimeSak"},{"state":"accepted","name":"xiaomiprof xiaomiprof"},{"state":"accepted","name":"JanetElips JanetElips"},{"state":"accepted","name":"alisonra3 alisonra3"},{"state":"accepted","name":"madeleineic60 madeleineic60"},{"state":"accepted","name":"MarioHob MarioHob"},{"state":"accepted","name":"bonesinfo bonesinfo"},{"state":"accepted","name":"TruckDaf TruckDaf"},{"state":"accepted","name":"PatrickSaF PatrickSaF"},{"state":"accepted","name":"ClaudeFoene ClaudeFoene"},{"state":"accepted","name":"Ysheriss Ysheriss"},{"state":"accepted","name":"janelleyi18 janelleyi18"},{"state":"accepted","name":"evewa4 evewa4"},{"state":"accepted","name":"yandexzs yandexzs"},{"state":"accepted","name":"crownvirus.ru crownvirus.ru"},{"state":"accepted","name":"Rufuspeple Rufuspeple"},{"state":"accepted","name":"BiaHow BiaHow"},{"state":"accepted","name":"Keithjem Keithjem"},{"state":"accepted","name":"claudiahc16 claudiahc16"},{"state":"accepted","name":"Jamesbiazy Jamesbiazy"},{"state":"accepted","name":"MatthewSenly MatthewSenly"},{"state":"accepted","name":"Elliottcet Elliottcet"},{"state":"accepted","name":"MichaelHat MichaelHat"},{"state":"accepted","name":"Mauricio Irvin"},{"state":"accepted","name":"Farosssddnorse Farosssddnorse"},{"state":"accepted","name":"graceif3 graceif3"},{"state":"accepted","name":"Stevesut Stevesut"},{"state":"accepted","name":"lorieem18 lorieem18"},{"state":"accepted","name":"VictoraLtes VictoraLtes"},{"state":"accepted","name":"concettauh11 concettauh11"},{"state":"accepted","name":"claudinerf60 claudinerf60"},{"state":"accepted","name":"tomasok1 tomasok1"},{"state":"accepted","name":"QREdward QREdward"},{"state":"accepted","name":"oeretikova oeretikova"},{"state":"accepted","name":"Carloscrola Carloscrola"},{"state":"accepted","name":"Bryanjonee Bryanjonee"},{"state":"accepted","name":"jeromekx16 jeromekx16"},{"state":"accepted","name":"kaylaba60 kaylaba60"},{"state":"accepted","name":"BillySow BillySow"},{"state":"accepted","name":"MontyFic MontyFic"},{"state":"accepted","name":"Geraldsoips Geraldsoips"},{"state":"accepted","name":"Xkpeluk Xkpeluk"},{"state":"accepted","name":"tericm4 tericm4"},{"state":"accepted","name":"WilliamHew WilliamHew"},{"state":"accepted","name":"franciscoie2 franciscoie2"},{"state":"accepted","name":"tranp.ru tranp.ru"},{"state":"accepted","name":"Haroldseame Haroldseame"},{"state":"accepted","name":"maudeug3 maudeug3"},{"state":"accepted","name":"slommprof slommprof"},{"state":"accepted","name":"francisdv11 francisdv11"},{"state":"accepted","name":"rosheneb rosheneb"},{"state":"accepted","name":"BibHow BibHow"},{"state":"accepted","name":"KevinUtink KevinUtink"},{"state":"accepted","name":"francisju69 francisju69"},{"state":"accepted","name":"shawnvg1 shawnvg1"},{"state":"accepted","name":"noreentk60 noreentk60"},{"state":"accepted","name":"GerardoThype GerardoThype"},{"state":"accepted","name":"Anjali Meheta"},{"state":"accepted","name":"bretttw3 bretttw3"},{"state":"accepted","name":"melindany11 melindany11"},{"state":"accepted","name":"rot rot"},{"state":"accepted","name":"SmirnoffroW SmirnoffroW"},{"state":"accepted","name":"Faisal Ahmed"},{"state":"accepted","name":"patka.ru patka.ru"},{"state":"accepted","name":"PatrickPal PatrickPal"},{"state":"accepted","name":"terrall18 terrall18"},{"state":"accepted","name":"peakypro peakypro"},{"state":"accepted","name":"HaroldRuign HaroldRuign"},{"state":"accepted","name":"billiehj1 billiehj1"},{"state":"accepted","name":"Thomasqueme Thomasqueme"},{"state":"accepted","name":"DavidsoT DavidsoT"},{"state":"accepted","name":"tre3ndy3 tre3ndy3"},{"state":"accepted","name":"yflfzoollar yflfzoollar"},{"state":"accepted","name":"katerx11 katerx11"},{"state":"accepted","name":"mhakomara mhakomara"},{"state":"accepted","name":"MichaelGap MichaelGap"},{"state":"accepted","name":"kinsmo.com kinsmo.com"},{"state":"accepted","name":"BicHow BicHow"},{"state":"accepted","name":"EddiePreat EddiePreat"},{"state":"accepted","name":"harriettzr60 harriettzr60"},{"state":"accepted","name":"izyumowar izyumowar"},{"state":"accepted","name":"hermanle2 hermanle2"},{"state":"accepted","name":"raspisaniepro raspisaniepro"},{"state":"accepted","name":"TimothyElory TimothyElory"},{"state":"accepted","name":"idawm3 idawm3"},{"state":"accepted","name":"traciemf4 traciemf4"},{"state":"accepted","name":"MichaelAmutt MichaelAmutt"},{"state":"accepted","name":"cgf3butn9b8 cgf3butn9b8"},{"state":"accepted","name":"jeromebe1 jeromebe1"},{"state":"accepted","name":"Davidgeoms Davidgeoms"},{"state":"accepted","name":"RobertProrm RobertProrm"},{"state":"accepted","name":"gaylefa18 gaylefa18"},{"state":"accepted","name":"ellant16 ellant16"},{"state":"accepted","name":"RileyEpils RileyEpils"},{"state":"accepted","name":"BruceSwate BruceSwate"},{"state":"accepted","name":"Zacharywam Zacharywam"},{"state":"accepted","name":"RufusPak RufusPak"},{"state":"accepted","name":"MichealMob MichealMob"},{"state":"accepted","name":"linuxeb linuxeb"},{"state":"accepted","name":"ManInade ManInade"},{"state":"accepted","name":"Xranocy Xranocy"},{"state":"accepted","name":"Milesevets Milesevets"},{"state":"accepted","name":"jessieeq18 jessieeq18"},{"state":"accepted","name":"carmelauk2 carmelauk2"},{"state":"accepted","name":"DarreNob DarreNob"},{"state":"accepted","name":"vfndtqrfzoollar vfndtqrfzoollar"},{"state":"accepted","name":"Andrewneite Andrewneite"},{"state":"accepted","name":"jaykf11 jaykf11"},{"state":"accepted","name":"benfq60 benfq60"},{"state":"accepted","name":"KulIkA KulIkA"},{"state":"accepted","name":"tylerbn11 tylerbn11"},{"state":"accepted","name":"Brentlog Brentlog"},{"state":"accepted","name":"TimothyQuins TimothyQuins"},{"state":"accepted","name":"CharlesFloum CharlesFloum"},{"state":"accepted","name":"MartinHutle MartinHutle"},{"state":"accepted","name":"ANWinston ANWinston"},{"state":"accepted","name":"AnthonyNeR AnthonyNeR"},{"state":"accepted","name":"bellehoish bellehoish"},{"state":"accepted","name":"carlamy2 carlamy2"},{"state":"accepted","name":"glokks glokks"},{"state":"accepted","name":"annieun60 annieun60"},{"state":"accepted","name":"Keepvid832g Keepvid832g"},{"state":"accepted","name":"melbaym2 melbaym2"},{"state":"accepted","name":"Nancy Alvarez"},{"state":"accepted","name":"Kathryn Hopkins"},{"state":"accepted","name":"bettyxl1 bettyxl1"},{"state":"accepted","name":"PPNickolas PPNickolas"},{"state":"accepted","name":"Jamesinelf Jamesinelf"},{"state":"accepted","name":"LonnieHob LonnieHob"},{"state":"accepted","name":"JasonZex JasonZex"},{"state":"accepted","name":"John Johnson"},{"state":"accepted","name":"Reginaumi Reginaumi"},{"state":"accepted","name":"terryeh11 terryeh11"},{"state":"accepted","name":"BidHow BidHow"},{"state":"accepted","name":"Kennethbit Kennethbit"},{"state":"accepted","name":"RobertPuh RobertPuh"},{"state":"accepted","name":"leepb4 leepb4"},{"state":"accepted","name":"RobertNef RobertNef"},{"state":"accepted","name":"rosalindyj69 rosalindyj69"},{"state":"accepted","name":"eileenlq69 eileenlq69"},{"state":"accepted","name":"juneig3 juneig3"},{"state":"accepted","name":"domkow2 domkow2"},{"state":"accepted","name":"Halima Sayad"},{"state":"accepted","name":"Haw Haw"},{"state":"accepted","name":"franklinvc1 franklinvc1"},{"state":"accepted","name":"Greggpycle Greggpycle"},{"state":"accepted","name":"DonovanDriff DonovanDriff"},{"state":"accepted","name":"Dufwqcf Dufwqcf"},{"state":"accepted","name":"elmeraf4 elmeraf4"},{"state":"accepted","name":"ThomasSueni ThomasSueni"},{"state":"accepted","name":"Marioweima Marioweima"},{"state":"accepted","name":"Arinushkin929 Arinushkin929"},{"state":"accepted","name":"ermayf2 ermayf2"},{"state":"accepted","name":"haroldvj16 haroldvj16"},{"state":"accepted","name":"Horohorin786 Horohorin786"},{"state":"accepted","name":"AnDyncpync AnDyncpync"},{"state":"accepted","name":"voldinochka voldinochka"},{"state":"accepted","name":"sqqoppprosqqopppro sqqoppprosqqopppro"},{"state":"accepted","name":"Sushnjakov676 Sushnjakov676"},{"state":"accepted","name":"jayns69 jayns69"},{"state":"accepted","name":"AnthonyHom AnthonyHom"},{"state":"accepted","name":"Frankmeede Frankmeede"},{"state":"accepted","name":"Karandyshev578 Karandyshev578"},{"state":"accepted","name":"DwaynePrada DwaynePrada"},{"state":"accepted","name":"Shumarkin702 Shumarkin702"},{"state":"accepted","name":"BieHow BieHow"},{"state":"accepted","name":"edgarqp3 edgarqp3"},{"state":"accepted","name":"VincentMY VincentMY"},{"state":"accepted","name":"VikiPaf VikiPaf"},{"state":"accepted","name":"jaimepe2 jaimepe2"},{"state":"accepted","name":"gruppi gruppi"},{"state":"accepted","name":"diplomupro diplomupro"},{"state":"accepted","name":"jamesph16 jamesph16"},{"state":"accepted","name":"Oganovskij686 Oganovskij686"},{"state":"accepted","name":"angelitaiy3 angelitaiy3"},{"state":"accepted","name":"Shamuhamedov900 Shamuhamedov900"},{"state":"accepted","name":"noemija3 noemija3"},{"state":"accepted","name":"irinapletanova irinapletanova"},{"state":"accepted","name":"briankv60 briankv60"},{"state":"accepted","name":"Kartashevskij731 Kartashevskij731"},{"state":"accepted","name":"Bichurin238 Bichurin238"},{"state":"accepted","name":"Sameeksha Gulati"},{"state":"accepted","name":"ArnulfoVep ArnulfoVep"},{"state":"accepted","name":"Dolgosheev875 Dolgosheev875"},{"state":"accepted","name":"allysonju69 allysonju69"},{"state":"accepted","name":"louisayx1 louisayx1"},{"state":"accepted","name":"AnthonyTet AnthonyTet"},{"state":"accepted","name":"jolenezw16 jolenezw16"},{"state":"accepted","name":"kathriness18 kathriness18"},{"state":"accepted","name":"Pigolicyn753 Pigolicyn753"},{"state":"accepted","name":"EdwinVoT EdwinVoT"},{"state":"accepted","name":"Jafarov604 Jafarov604"},{"state":"accepted","name":"yvetteav2 yvetteav2"},{"state":"accepted","name":"Skazkin772 Skazkin772"},{"state":"accepted","name":"kimberlyuy16 kimberlyuy16"},{"state":"accepted","name":"Lazunin688 Lazunin688"},{"state":"accepted","name":"kuzyazoollar kuzyazoollar"},{"state":"accepted","name":"Davidtoimb Davidtoimb"},{"state":"accepted","name":"Arthurdaync Arthurdaync"},{"state":"accepted","name":"mitchellnz69 mitchellnz69"},{"state":"accepted","name":"Albertonuh Albertonuh"},{"state":"accepted","name":"bobgl60 bobgl60"},{"state":"accepted","name":"Shumilin580 Shumilin580"},{"state":"accepted","name":"Isha Basu"},{"state":"accepted","name":"kelleyqv4 kelleyqv4"},{"state":"accepted","name":"Berdibekov948 Berdibekov948"},{"state":"accepted","name":"feleciast4 feleciast4"},{"state":"accepted","name":"Davidvet Davidvet"},{"state":"accepted","name":"Robertfausy Robertfausy"},{"state":"accepted","name":"BifHow BifHow"},{"state":"accepted","name":"zonastpro zonastpro"},{"state":"accepted","name":"Erilin725 Erilin725"},{"state":"accepted","name":"apriliu1 apriliu1"},{"state":"accepted","name":"Firsov399 Firsov399"},{"state":"accepted","name":"lupewt3 lupewt3"},{"state":"accepted","name":"Bobbybah Bobbybah"},{"state":"accepted","name":"kerryvj3 kerryvj3"},{"state":"accepted","name":"NochnayaSa NochnayaSa"},{"state":"accepted","name":"NelsonMaype NelsonMaype"},{"state":"accepted","name":"Jamesvot Jamesvot"},{"state":"accepted","name":"WilfredSnisk WilfredSnisk"},{"state":"accepted","name":"milliejn11 milliejn11"},{"state":"accepted","name":"Williamfok Williamfok"},{"state":"accepted","name":"LowellVat LowellVat"},{"state":"accepted","name":"Michaelwep Michaelwep"},{"state":"accepted","name":"brendaxd3 brendaxd3"},{"state":"accepted","name":"krystalsm1 krystalsm1"},{"state":"accepted","name":"covidHit covidHit"},{"state":"accepted","name":"lianarukina lianarukina"},{"state":"accepted","name":"GeorgeDus GeorgeDus"},{"state":"accepted","name":"karinBix karinBix"},{"state":"accepted","name":"prohas prohas"},{"state":"accepted","name":"Robertgolla Robertgolla"},{"state":"accepted","name":"monafg60 monafg60"},{"state":"accepted","name":"Manuelopell Manuelopell"},{"state":"accepted","name":"mayrayt1 mayrayt1"},{"state":"accepted","name":"theodoremc11 theodoremc11"},{"state":"accepted","name":"marisaje2 marisaje2"},{"state":"accepted","name":"DavidLiese DavidLiese"},{"state":"accepted","name":"Willieset Willieset"},{"state":"accepted","name":"JerryScado JerryScado"},{"state":"accepted","name":"lorenema3 lorenema3"},{"state":"accepted","name":"Gordonpieby Gordonpieby"},{"state":"accepted","name":"Davidvow Davidvow"},{"state":"accepted","name":"NathanEmeda NathanEmeda"},{"state":"accepted","name":"Joshuaglymn Joshuaglymn"},{"state":"accepted","name":"augustaty18 augustaty18"},{"state":"accepted","name":"Robertmox Robertmox"},{"state":"accepted","name":"Danielmew Danielmew"},{"state":"accepted","name":"WilliamGooni WilliamGooni"},{"state":"accepted","name":"JustinPlult JustinPlult"},{"state":"accepted","name":"JamesSex JamesSex"},{"state":"accepted","name":"vickivj18 vickivj18"},{"state":"accepted","name":"PeterCharo PeterCharo"},{"state":"accepted","name":"WilliamZoope WilliamZoope"},{"state":"accepted","name":"Vernonpes Vernonpes"},{"state":"accepted","name":"RobertPaurn RobertPaurn"},{"state":"accepted","name":"JamesAxiow JamesAxiow"},{"state":"accepted","name":"DavidTom DavidTom"},{"state":"accepted","name":"Steventuh Steventuh"},{"state":"accepted","name":"YasiaheBestzoollar YasiaheBestzoollar"},{"state":"accepted","name":"RussellGek RussellGek"},{"state":"accepted","name":"SamuelSoirm SamuelSoirm"},{"state":"accepted","name":"Frankglype Frankglype"},{"state":"accepted","name":"lizayj2 lizayj2"},{"state":"accepted","name":"Krustalel Krustalel"},{"state":"accepted","name":"clarasa16 clarasa16"},{"state":"accepted","name":"rosalindaez1 rosalindaez1"},{"state":"accepted","name":"alanbk16 alanbk16"},{"state":"accepted","name":"Anshika  Roy"},{"state":"accepted","name":"pansyrp4 pansyrp4"},{"state":"accepted","name":"MassagRaisk MassagRaisk"},{"state":"accepted","name":"DamaPaf DamaPaf"},{"state":"accepted","name":"tigruhapro tigruhapro"},{"state":"accepted","name":"Sheldontuche Sheldontuche"},{"state":"accepted","name":"KennethMet KennethMet"},{"state":"accepted","name":"molliedp11 molliedp11"},{"state":"accepted","name":"sergioqo60 sergioqo60"},{"state":"accepted","name":"Douglasbiz Douglasbiz"},{"state":"accepted","name":"rachellelg18 rachellelg18"},{"state":"accepted","name":"VictorHow VictorHow"},{"state":"accepted","name":"joelkm2 joelkm2"},{"state":"accepted","name":"Larryfet Larryfet"},{"state":"accepted","name":"Wendelltwism Wendelltwism"},{"state":"accepted","name":"kirkyk3 kirkyk3"},{"state":"accepted","name":"janiceqn11 janiceqn11"},{"state":"accepted","name":"georginagv60 georginagv60"},{"state":"accepted","name":"jewellroke jewellroke"},{"state":"accepted","name":"EmiAmism EmiAmism"},{"state":"accepted","name":"maidanutiy maidanutiy"},{"state":"accepted","name":"antoinetteme3 antoinetteme3"},{"state":"accepted","name":"bridgetteim4 bridgetteim4"},{"state":"accepted","name":"mamiegi16 mamiegi16"},{"state":"accepted","name":"kredytmd kredytmd"},{"state":"accepted","name":"nelltn2 nelltn2"},{"state":"accepted","name":"BihHow BihHow"},{"state":"accepted","name":"SpencerJus SpencerJus"},{"state":"accepted","name":"JorgeSeige JorgeSeige"},{"state":"accepted","name":"darylsg16 darylsg16"},{"state":"accepted","name":"BillyDorge BillyDorge"},{"state":"accepted","name":"DavidClula DavidClula"},{"state":"accepted","name":"Carlosnah Carlosnah"},{"state":"accepted","name":"tonyfz60 tonyfz60"},{"state":"accepted","name":"TerryFuh TerryFuh"},{"state":"accepted","name":"Lindseyhap Lindseyhap"},{"state":"accepted","name":"CarterSag CarterSag"},{"state":"accepted","name":"dorothyjk4 dorothyjk4"},{"state":"accepted","name":"dolorescs60 dolorescs60"},{"state":"accepted","name":"Robertdifar Robertdifar"},{"state":"accepted","name":"CyberXskymn CyberXskymn"},{"state":"accepted","name":"Richardsoisy Richardsoisy"},{"state":"accepted","name":"Harryvon Harryvon"},{"state":"accepted","name":"RandellNon RandellNon"},{"state":"accepted","name":"joysm4 joysm4"},{"state":"accepted","name":"consuelojr2 consuelojr2"},{"state":"accepted","name":"mashaReN mashaReN"},{"state":"accepted","name":"earldl3 earldl3"},{"state":"accepted","name":"JohnnieTet JohnnieTet"},{"state":"accepted","name":"alysonhi69 alysonhi69"},{"state":"accepted","name":"Jerrydus Jerrydus"},{"state":"accepted","name":"JerryMig JerryMig"},{"state":"accepted","name":"josefafl60 josefafl60"},{"state":"accepted","name":"audiopikpro audiopikpro"},{"state":"accepted","name":"tammitz11 tammitz11"},{"state":"accepted","name":"jonahfaurse jonahfaurse"},{"state":"accepted","name":"Qaric570 Qaric570"},{"state":"accepted","name":"gildavi16 gildavi16"},{"state":"accepted","name":"jamitf11 jamitf11"},{"state":"accepted","name":"BikHow BikHow"},{"state":"accepted","name":"MalikFrant MalikFrant"},{"state":"accepted","name":"WilliamLaw WilliamLaw"},{"state":"accepted","name":"doskBix doskBix"},{"state":"accepted","name":"rebeccawi69 rebeccawi69"},{"state":"accepted","name":"MauriceCunny MauriceCunny"},{"state":"accepted","name":"milaklunova milaklunova"},{"state":"accepted","name":"alexandergl3 alexandergl3"},{"state":"accepted","name":"Briannor Briannor"},{"state":"accepted","name":"albertapu11 albertapu11"},{"state":"accepted","name":"shanast60 shanast60"},{"state":"accepted","name":"ingridxv3 ingridxv3"},{"state":"accepted","name":"BorkaCeabe BorkaCeabe"},{"state":"accepted","name":"rhondant11 rhondant11"},{"state":"accepted","name":"CharlesVerne CharlesVerne"},{"state":"accepted","name":"DavidCor DavidCor"},{"state":"accepted","name":"adrianane2 adrianane2"},{"state":"accepted","name":"winrarallpro winrarallpro"},{"state":"accepted","name":"karinqi60 karinqi60"},{"state":"accepted","name":"tamiie69 tamiie69"},{"state":"accepted","name":"EwGeniTNe85 EwGeniTNe85"},{"state":"accepted","name":"Jamesjus Jamesjus"},{"state":"accepted","name":"DonaldErogy DonaldErogy"},{"state":"accepted","name":"darrenqn11 darrenqn11"},{"state":"accepted","name":"EugeneEndug EugeneEndug"},{"state":"accepted","name":"Jamesmop Jamesmop"},{"state":"accepted","name":"daveer1 daveer1"},{"state":"accepted","name":"josefama16 josefama16"},{"state":"accepted","name":"emmafp18 emmafp18"},{"state":"accepted","name":"ThomasNab ThomasNab"},{"state":"accepted","name":"alycexl69 alycexl69"},{"state":"accepted","name":"perevodaspro perevodaspro"},{"state":"accepted","name":"smotmask smotmask"},{"state":"accepted","name":"Maima_Dis Maima_Dis"},{"state":"accepted","name":"sondraxv2 sondraxv2"},{"state":"accepted","name":"JamieUtend JamieUtend"},{"state":"accepted","name":"Roberttes Roberttes"},{"state":"accepted","name":"chesterdj3 chesterdj3"},{"state":"accepted","name":"revatw3 revatw3"},{"state":"accepted","name":"rosaliejf11 rosaliejf11"},{"state":"accepted","name":"ilinichnazoollar ilinichnazoollar"},{"state":"accepted","name":"marcnl4 marcnl4"},{"state":"accepted","name":"elinorai11 elinorai11"},{"state":"accepted","name":"Lamontber Lamontber"},{"state":"accepted","name":"lindafr69 lindafr69"},{"state":"accepted","name":"sashagh60 sashagh60"},{"state":"accepted","name":"BimHow BimHow"},{"state":"accepted","name":"colubmuspro colubmuspro"},{"state":"accepted","name":"DanielSEF DanielSEF"},{"state":"accepted","name":"Jameslop Jameslop"},{"state":"accepted","name":"GeorgeMulge GeorgeMulge"},{"state":"accepted","name":"robbiedt1 robbiedt1"},{"state":"accepted","name":"Alfonsotek Alfonsotek"},{"state":"accepted","name":"Jameswek Jameswek"},{"state":"accepted","name":"marinarc4 marinarc4"},{"state":"accepted","name":"justinebu60 justinebu60"},{"state":"accepted","name":"hannahpa1 hannahpa1"},{"state":"accepted","name":"clarepo4 clarepo4"},{"state":"accepted","name":"Milarerie Milarerie"},{"state":"accepted","name":"kristinug16 kristinug16"},{"state":"accepted","name":"beatriceqn69 beatriceqn69"},{"state":"accepted","name":"shirleybib shirleybib"},{"state":"accepted","name":"Jenny Gupta"},{"state":"accepted","name":"mauriceeo18 mauriceeo18"},{"state":"accepted","name":"Timothyjag Timothyjag"},{"state":"accepted","name":"elisabethtg2 elisabethtg2"},{"state":"accepted","name":"imogenept18 imogenept18"},{"state":"accepted","name":"margerymq69 margerymq69"},{"state":"accepted","name":"dorisnv16 dorisnv16"},{"state":"accepted","name":"MicuPek MicuPek"},{"state":"accepted","name":"BinHow BinHow"},{"state":"accepted","name":"erikgu69 erikgu69"},{"state":"accepted","name":"eleanorfs18 eleanorfs18"},{"state":"accepted","name":"Dergachov983 Dergachov983"},{"state":"accepted","name":"shanarp16 shanarp16"},{"state":"accepted","name":"AndrewNom AndrewNom"},{"state":"accepted","name":"Larrynog Larrynog"},{"state":"accepted","name":"Eepqiln Eepqiln"},{"state":"accepted","name":"DewayneAtoke DewayneAtoke"},{"state":"accepted","name":"MichealGrouh MichealGrouh"},{"state":"accepted","name":"Vincentbeish Vincentbeish"},{"state":"accepted","name":"gtnjfzoollar gtnjfzoollar"},{"state":"accepted","name":"fredzp2 fredzp2"},{"state":"accepted","name":"Filmhdfwatc Filmhdfwatc"},{"state":"accepted","name":"lilianay1 lilianay1"},{"state":"accepted","name":"Varih366 Varih366"},{"state":"accepted","name":"alejandralw69 alejandralw69"},{"state":"accepted","name":"Charlesunsed Charlesunsed"},{"state":"accepted","name":"Henrytak Henrytak"},{"state":"accepted","name":"HaroldRD HaroldRD"},{"state":"accepted","name":"esthernm18 esthernm18"},{"state":"accepted","name":"deanneqs11 deanneqs11"},{"state":"accepted","name":"Chriscam Chriscam"},{"state":"accepted","name":"Raswupkin499 Raswupkin499"},{"state":"accepted","name":"kodeksgkpro kodeksgkpro"},{"state":"accepted","name":"latonyanh11 latonyanh11"},{"state":"accepted","name":"Jefferychage Jefferychage"},{"state":"accepted","name":"PeterTox PeterTox"},{"state":"accepted","name":"willaqk16 willaqk16"},{"state":"accepted","name":"DavidMem DavidMem"},{"state":"accepted","name":"coronadolb coronadolb"},{"state":"accepted","name":"Kennethunjut Kennethunjut"},{"state":"accepted","name":"tamikavy18 tamikavy18"},{"state":"accepted","name":"Walternor Walternor"},{"state":"accepted","name":"BrianAdesy BrianAdesy"},{"state":"accepted","name":"pauletteai4 pauletteai4"},{"state":"accepted","name":"mariasc18 mariasc18"},{"state":"accepted","name":"janeqr69 janeqr69"},{"state":"accepted","name":"Helentes Helentes"},{"state":"accepted","name":"Thomasleabs Thomasleabs"},{"state":"accepted","name":"EdgarHob EdgarHob"},{"state":"accepted","name":"Michaelphack Michaelphack"},{"state":"accepted","name":"BioHow BioHow"},{"state":"accepted","name":"medoslov.ru medoslov.ru"},{"state":"accepted","name":"irenecl1 irenecl1"},{"state":"accepted","name":"earlzl69 earlzl69"},{"state":"accepted","name":"Donaldcat Donaldcat"},{"state":"accepted","name":"kathywo2 kathywo2"},{"state":"accepted","name":"MillerTor MillerTor"},{"state":"accepted","name":"Kristinabag Kristinabag"},{"state":"accepted","name":"katrinawd16 katrinawd16"},{"state":"accepted","name":"codykh16 codykh16"},{"state":"accepted","name":"concettawx69 concettawx69"},{"state":"accepted","name":"enriqueuf16 enriqueuf16"},{"state":"accepted","name":"dwightrc3 dwightrc3"},{"state":"accepted","name":"Craighah Craighah"},{"state":"accepted","name":"Marvinasync Marvinasync"},{"state":"accepted","name":"harriettii3 harriettii3"},{"state":"accepted","name":"Patrickdiali Patrickdiali"},{"state":"accepted","name":"ThomasWoope ThomasWoope"},{"state":"accepted","name":"MartaMup MartaMup"},{"state":"accepted","name":"staceyff18 staceyff18"},{"state":"accepted","name":"patrickye3 patrickye3"},{"state":"accepted","name":"Ashleytek Ashleytek"},{"state":"accepted","name":"gayleri16 gayleri16"},{"state":"accepted","name":"Gerardoelulk Gerardoelulk"},{"state":"accepted","name":"nanetteya69 nanetteya69"},{"state":"accepted","name":"milagrosfz69 milagrosfz69"},{"state":"accepted","name":"FrankFusly FrankFusly"},{"state":"accepted","name":"DerrickPioks DerrickPioks"},{"state":"accepted","name":"Maria499 Maria499"},{"state":"accepted","name":"BipHow BipHow"},{"state":"accepted","name":"inaHit inaHit"},{"state":"accepted","name":"moviebarpro moviebarpro"},{"state":"accepted","name":"jeffreysk18 jeffreysk18"},{"state":"accepted","name":"EugeneDally EugeneDally"},{"state":"accepted","name":"lilabr3 lilabr3"},{"state":"accepted","name":"gailjo18 gailjo18"},{"state":"accepted","name":"julianazr1 julianazr1"},{"state":"accepted","name":"georgiazs1 georgiazs1"},{"state":"accepted","name":"AshleyHor AshleyHor"},{"state":"accepted","name":"lupeyc69 lupeyc69"},{"state":"accepted","name":"coronafil coronafil"},{"state":"accepted","name":"RaymondRip RaymondRip"},{"state":"accepted","name":"terripc18 terripc18"},{"state":"accepted","name":"TerenceBat TerenceBat"},{"state":"accepted","name":"ettamx11 ettamx11"},{"state":"accepted","name":"arnoldkf16 arnoldkf16"},{"state":"accepted","name":"donagy60 donagy60"},{"state":"accepted","name":"JasonBes JasonBes"},{"state":"accepted","name":"JoeBat JoeBat"},{"state":"accepted","name":"tatstudy.ru tatstudy.ru"},{"state":"accepted","name":"carolineat1 carolineat1"},{"state":"accepted","name":"taniapy69 taniapy69"},{"state":"accepted","name":"jimmieps69 jimmieps69"},{"state":"accepted","name":"wendyca16 wendyca16"},{"state":"accepted","name":"vampirapro vampirapro"},{"state":"accepted","name":"leelc16 leelc16"},{"state":"accepted","name":"BirHow BirHow"},{"state":"accepted","name":"stephenwg11 stephenwg11"},{"state":"accepted","name":"nelliefm2 nelliefm2"},{"state":"accepted","name":"diannatx4 diannatx4"},{"state":"accepted","name":"jeribb69 jeribb69"},{"state":"accepted","name":"audreybq1 audreybq1"},{"state":"accepted","name":"ericazd16 ericazd16"},{"state":"accepted","name":"adrianpv18 adrianpv18"},{"state":"accepted","name":"raymondws4 raymondws4"},{"state":"accepted","name":"ErikaSap ErikaSap"},{"state":"accepted","name":"margaretyv16 margaretyv16"},{"state":"accepted","name":"randiky1 randiky1"},{"state":"accepted","name":"henrynr3 henrynr3"},{"state":"accepted","name":"Melenaygm Melenaygm"},{"state":"accepted","name":"julianky4 julianky4"},{"state":"accepted","name":"ZMDonald ZMDonald"},{"state":"accepted","name":"henriettazc18 henriettazc18"},{"state":"accepted","name":"dorisik16 dorisik16"},{"state":"accepted","name":"Qlqozpw Qlqozpw"},{"state":"accepted","name":"marcieja60 marcieja60"},{"state":"accepted","name":"AaronTow AaronTow"},{"state":"accepted","name":"andreagh16 andreagh16"},{"state":"accepted","name":"BisHow BisHow"},{"state":"accepted","name":"Melenasvg Melenasvg"},{"state":"accepted","name":"GarryJag GarryJag"},{"state":"accepted","name":"DavisIcelo DavisIcelo"},{"state":"accepted","name":"martasd2 martasd2"},{"state":"accepted","name":"Charlesamest Charlesamest"},{"state":"accepted","name":"Robertlef Robertlef"},{"state":"accepted","name":"joannav3 joannav3"},{"state":"accepted","name":"floydda2 floydda2"},{"state":"accepted","name":"bobbl3 bobbl3"},{"state":"accepted","name":"harveytd2 harveytd2"},{"state":"accepted","name":"christiandv2 christiandv2"},{"state":"accepted","name":"melodyok16 melodyok16"},{"state":"accepted","name":"Karenabuby Karenabuby"},{"state":"accepted","name":"invprofitpro invprofitpro"},{"state":"accepted","name":"mallorybn69 mallorybn69"},{"state":"accepted","name":"neldaco18 neldaco18"},{"state":"accepted","name":"luisgw60 luisgw60"},{"state":"accepted","name":"ambergt16 ambergt16"},{"state":"accepted","name":"maysellers maysellers"},{"state":"accepted","name":"reginaldxm16 reginaldxm16"},{"state":"accepted","name":"rosemarieho18 rosemarieho18"},{"state":"accepted","name":"DaynaMip DaynaMip"},{"state":"accepted","name":"Howardboype Howardboype"},{"state":"accepted","name":"josefaoj18 josefaoj18"},{"state":"accepted","name":"amberay2 amberay2"},{"state":"accepted","name":"BitHow BitHow"},{"state":"accepted","name":"DavidLeava DavidLeava"},{"state":"accepted","name":"Matthewfab Matthewfab"},{"state":"accepted","name":"gskremontpro gskremontpro"},{"state":"accepted","name":"FERGUSSSUN FERGUSSSUN"},{"state":"accepted","name":"DavidNeern DavidNeern"},{"state":"accepted","name":"ZacharyTaple ZacharyTaple"},{"state":"accepted","name":"rokoshevaya rokoshevaya"},{"state":"accepted","name":"borisfishinov borisfishinov"},{"state":"accepted","name":"johnnieaq4 johnnieaq4"},{"state":"accepted","name":"jeaninewr3 jeaninewr3"},{"state":"accepted","name":"marionet1 marionet1"},{"state":"accepted","name":"roshenspo roshenspo"},{"state":"accepted","name":"mariets1 mariets1"},{"state":"accepted","name":"celinamv1 celinamv1"},{"state":"accepted","name":"RafaelGycle RafaelGycle"},{"state":"accepted","name":"UDCFilm-RA UDCFilm-RA"},{"state":"accepted","name":"oliyaolechka oliyaolechka"},{"state":"accepted","name":"Nikolaycox Nikolaycox"},{"state":"accepted","name":"milatuttitova milatuttitova"},{"state":"accepted","name":"kellieky69 kellieky69"},{"state":"accepted","name":"Christopher Purser"},{"state":"accepted","name":"JoshuaFlorance JoshuaFlorance"},{"state":"accepted","name":"SeanMailey SeanMailey"},{"state":"accepted","name":"JeremyBaynes JeremyBaynes"},{"state":"accepted","name":"gmdkuymScago gmdkuymScago"},{"state":"accepted","name":"arnoldun2 arnoldun2"},{"state":"accepted","name":"joyceos60 joyceos60"},{"state":"accepted","name":"Flvtochd3767 Flvtochd3767"},{"state":"accepted","name":"pattyig16 pattyig16"},{"state":"accepted","name":"LIBrian LIBrian"},{"state":"accepted","name":"Bobbytek Bobbytek"},{"state":"accepted","name":"Ramonsow Ramonsow"},{"state":"accepted","name":"kimpa2 kimpa2"},{"state":"accepted","name":"gabrielledx4 gabrielledx4"},{"state":"accepted","name":"marionru1 marionru1"},{"state":"accepted","name":"BivHow BivHow"},{"state":"accepted","name":"shawnaat69 shawnaat69"},{"state":"accepted","name":"darcyfy3 darcyfy3"},{"state":"accepted","name":"AngelTrulk AngelTrulk"},{"state":"accepted","name":"Titusdar Titusdar"},{"state":"accepted","name":"Daviddealo Daviddealo"},{"state":"accepted","name":"JeromeUnery JeromeUnery"},{"state":"accepted","name":"AaronFus AaronFus"},{"state":"accepted","name":"JacobWaw JacobWaw"},{"state":"accepted","name":"leolath11 leolath11"},{"state":"accepted","name":"lilymw3 lilymw3"},{"state":"accepted","name":"Zetaddazoollar Zetaddazoollar"},{"state":"accepted","name":"autumnbc18 autumnbc18"},{"state":"accepted","name":"barry allen"},{"state":"accepted","name":"alexandriayj60 alexandriayj60"},{"state":"accepted","name":"doramurkina doramurkina"},{"state":"accepted","name":"gogapiletov gogapiletov"},{"state":"accepted","name":"cheribn4 cheribn4"},{"state":"accepted","name":"mupsBus mupsBus"},{"state":"accepted","name":"David Taylor"},{"state":"accepted","name":"sharonim18 sharonim18"},{"state":"accepted","name":"pupsBus pupsBus"},{"state":"accepted","name":"virgieko69 virgieko69"},{"state":"accepted","name":"carlossx1 carlossx1"},{"state":"accepted","name":"PabloSeito PabloSeito"},{"state":"accepted","name":"Garlandrug Garlandrug"},{"state":"accepted","name":"Robertmaymn Robertmaymn"},{"state":"accepted","name":"yanaromkina yanaromkina"},{"state":"accepted","name":"Herbertdrasp Herbertdrasp"},{"state":"accepted","name":"JeffreyReada JeffreyReada"},{"state":"accepted","name":"Jasonwew Jasonwew"},{"state":"accepted","name":"Trevorjef Trevorjef"},{"state":"accepted","name":"herbertva3 herbertva3"},{"state":"accepted","name":"daphneid11 daphneid11"},{"state":"accepted","name":"minervatm1 minervatm1"},{"state":"accepted","name":"Marivon Marivon"},{"state":"accepted","name":"EugeneCex EugeneCex"},{"state":"accepted","name":"robinti1 robinti1"},{"state":"accepted","name":"AnthonySpice AnthonySpice"},{"state":"accepted","name":"BiwHow BiwHow"},{"state":"accepted","name":"Kevinphima Kevinphima"},{"state":"accepted","name":"Kendalltress Kendalltress"},{"state":"accepted","name":"janiene11 janiene11"},{"state":"accepted","name":"janhg16 janhg16"},{"state":"accepted","name":"angelineyb16 angelineyb16"},{"state":"accepted","name":"Pamelaabuch Pamelaabuch"},{"state":"accepted","name":"crystalkp60 crystalkp60"},{"state":"accepted","name":"nikkimy1 nikkimy1"},{"state":"accepted","name":"kimberlyty60 kimberlyty60"},{"state":"accepted","name":"patriciazl2 patriciazl2"},{"state":"accepted","name":"georgiaer1 georgiaer1"},{"state":"accepted","name":"wienefent wienefent"},{"state":"accepted","name":"BruceAxiom BruceAxiom"},{"state":"accepted","name":"whitneyad3 whitneyad3"},{"state":"accepted","name":"alfredst16 alfredst16"},{"state":"accepted","name":"alanoq60 alanoq60"},{"state":"accepted","name":"Stevenloaws Stevenloaws"},{"state":"accepted","name":"ShawnAwaTe ShawnAwaTe"},{"state":"accepted","name":"araceliop2 araceliop2"},{"state":"accepted","name":"maybk60 maybk60"},{"state":"accepted","name":"carleneba3 carleneba3"},{"state":"accepted","name":"millieei2 millieei2"},{"state":"accepted","name":"oprosyprofi oprosyprofi"},{"state":"accepted","name":"ThomasPrath ThomasPrath"},{"state":"accepted","name":"Jefferycaw Jefferycaw"},{"state":"accepted","name":"evaav60 evaav60"},{"state":"accepted","name":"isabelnb4 isabelnb4"},{"state":"accepted","name":"emilyav18 emilyav18"},{"state":"accepted","name":"nicolemt18 nicolemt18"},{"state":"accepted","name":"Genaacag Genaacag"},{"state":"accepted","name":"Pavlosoyg Pavlosoyg"},{"state":"accepted","name":"deanzm69 deanzm69"},{"state":"accepted","name":"estelafk1 estelafk1"},{"state":"accepted","name":"lakshika mehta"},{"state":"accepted","name":"matthewbc69 matthewbc69"},{"state":"accepted","name":"marvaye2 marvaye2"},{"state":"accepted","name":"lidiann3 lidiann3"},{"state":"accepted","name":"avasv3 avasv3"},{"state":"accepted","name":"nolayc3 nolayc3"},{"state":"accepted","name":"Charlestes Charlestes"},{"state":"accepted","name":"doloresyx16 doloresyx16"},{"state":"accepted","name":"Pavlosaca Pavlosaca"},{"state":"accepted","name":"Michaeldaple Michaeldaple"},{"state":"accepted","name":"PhillipDet PhillipDet"},{"state":"accepted","name":"Joshuabip Joshuabip"},{"state":"accepted","name":"rochellebr1 rochellebr1"},{"state":"accepted","name":"rochelleyi16 rochelleyi16"},{"state":"accepted","name":"malindawp3 malindawp3"},{"state":"accepted","name":"gracelWem gracelWem"},{"state":"accepted","name":"melaniety60 melaniety60"},{"state":"accepted","name":"julietzq11 julietzq11"},{"state":"accepted","name":"RobertAssow RobertAssow"},{"state":"accepted","name":"kathleenks1 kathleenks1"},{"state":"accepted","name":"BrianGef BrianGef"},{"state":"accepted","name":"Jamessuiff Jamessuiff"},{"state":"accepted","name":"tammybh1 tammybh1"},{"state":"accepted","name":"luisady18 luisady18"},{"state":"accepted","name":"BixHow BixHow"},{"state":"accepted","name":"Petrcoike Petrcoike"},{"state":"accepted","name":"selenaxu16 selenaxu16"},{"state":"accepted","name":"leospocom leospocom"},{"state":"accepted","name":"Charlesslaph Charlesslaph"},{"state":"accepted","name":"Patrickdef Patrickdef"},{"state":"accepted","name":"albertoiu16 albertoiu16"},{"state":"accepted","name":"vavada vavada"},{"state":"accepted","name":"Frankdob Frankdob"},{"state":"accepted","name":"laurihf1 laurihf1"},{"state":"accepted","name":"MichaelNeath MichaelNeath"},{"state":"accepted","name":"seantl69 seantl69"},{"state":"accepted","name":"latashazl11 latashazl11"},{"state":"accepted","name":"rubenza1 rubenza1"},{"state":"accepted","name":"deanneid18 deanneid18"},{"state":"accepted","name":"oserialpro oserialpro"},{"state":"accepted","name":"GeorgePheme GeorgePheme"},{"state":"accepted","name":"MichaelCax MichaelCax"},{"state":"accepted","name":"nanettetg69 nanettetg69"},{"state":"accepted","name":"FloydBibre FloydBibre"},{"state":"accepted","name":"careyti2 careyti2"},{"state":"accepted","name":"jamieaw69 jamieaw69"},{"state":"accepted","name":"britneyci3 britneyci3"},{"state":"accepted","name":"tishakc11 tishakc11"},{"state":"accepted","name":"ModestoErype ModestoErype"},{"state":"accepted","name":"juliannedz3 juliannedz3"},{"state":"accepted","name":"EdwardDug EdwardDug"},{"state":"accepted","name":"MichaelLar MichaelLar"},{"state":"accepted","name":"GTA5ManWrown GTA5ManWrown"},{"state":"accepted","name":"BiyHow BiyHow"},{"state":"accepted","name":"elsielh2 elsielh2"},{"state":"accepted","name":"Robertwooda Robertwooda"},{"state":"accepted","name":"kathrynef16 kathrynef16"},{"state":"accepted","name":"Thomaslet Thomaslet"},{"state":"accepted","name":"roxannegv16 roxannegv16"},{"state":"accepted","name":"dwightgm16 dwightgm16"},{"state":"accepted","name":"jodixj60 jodixj60"},{"state":"accepted","name":"Robertadady Robertadady"},{"state":"accepted","name":"Robertnic Robertnic"},{"state":"accepted","name":"FrankDaync FrankDaync"},{"state":"accepted","name":"ScottBuh ScottBuh"},{"state":"accepted","name":"rondagc16 rondagc16"},{"state":"accepted","name":"Cesserzoollar Cesserzoollar"},{"state":"accepted","name":"PetyaLow PetyaLow"},{"state":"accepted","name":"carmenvt18 carmenvt18"},{"state":"accepted","name":"SusanRhich SusanRhich"},{"state":"accepted","name":"esmeraldakn2 esmeraldakn2"},{"state":"accepted","name":"crystaldj18 crystaldj18"},{"state":"accepted","name":"BizHow BizHow"},{"state":"accepted","name":"lesliezb3 lesliezb3"},{"state":"accepted","name":"faydf4 faydf4"},{"state":"accepted","name":"doreenvj60 doreenvj60"},{"state":"accepted","name":"RicardoDuh RicardoDuh"},{"state":"accepted","name":"Andrewhaw Andrewhaw"},{"state":"accepted","name":"alinecj18 alinecj18"},{"state":"accepted","name":"Calvinitazy Calvinitazy"},{"state":"accepted","name":"kathleennr2 kathleennr2"},{"state":"accepted","name":"Davidgor Davidgor"},{"state":"accepted","name":"haleybx3 haleybx3"},{"state":"accepted","name":"AvaZet AvaZet"},{"state":"accepted","name":"micheleaj60 micheleaj60"},{"state":"accepted","name":"silviasu16 silviasu16"},{"state":"accepted","name":"trudynt60 trudynt60"},{"state":"accepted","name":"Asyjzke Asyjzke"},{"state":"accepted","name":"gladysmn2 gladysmn2"},{"state":"accepted","name":"kitchenru.ru kitchenru.ru"},{"state":"accepted","name":"socorrokm1 socorrokm1"},{"state":"accepted","name":"BobHow BobHow"},{"state":"accepted","name":"allieqj2 allieqj2"},{"state":"accepted","name":"richardad60 richardad60"},{"state":"accepted","name":"mariotc1 mariotc1"},{"state":"accepted","name":"melbafi69 melbafi69"},{"state":"accepted","name":"jeffreyen4 jeffreyen4"},{"state":"accepted","name":"yolandadz18 yolandadz18"},{"state":"accepted","name":"lionsmot lionsmot"},{"state":"accepted","name":"Mihaelvjz Mihaelvjz"},{"state":"accepted","name":"serenayq4 serenayq4"},{"state":"accepted","name":"ThomasDot ThomasDot"},{"state":"accepted","name":"Jeremypobby Jeremypobby"},{"state":"accepted","name":"Shawnnut Shawnnut"},{"state":"accepted","name":"DouglasCok DouglasCok"},{"state":"accepted","name":"rarbooks.ru rarbooks.ru"},{"state":"accepted","name":"MichealBog MichealBog"},{"state":"accepted","name":"joshuaqe3 joshuaqe3"},{"state":"accepted","name":"celinaly60 celinaly60"},{"state":"accepted","name":"louxu16 louxu16"},{"state":"accepted","name":"eunicebq11 eunicebq11"},{"state":"accepted","name":"JeffreyTof JeffreyTof"},{"state":"accepted","name":"Phillipjepsy Phillipjepsy"},{"state":"accepted","name":"maxHit maxHit"},{"state":"accepted","name":"Michaelraick Michaelraick"},{"state":"accepted","name":"HenryLEP HenryLEP"},{"state":"accepted","name":"Eddiereept Eddiereept"},{"state":"accepted","name":"KuriernaWegryTeafe KuriernaWegryTeafe"},{"state":"accepted","name":"jerrysc2 jerrysc2"},{"state":"accepted","name":"Jestinezoollar Jestinezoollar"},{"state":"accepted","name":"faithho16 faithho16"},{"state":"accepted","name":"lavonnegy1 lavonnegy1"},{"state":"accepted","name":"noireinjem noireinjem"},{"state":"accepted","name":"justinenh3 justinenh3"},{"state":"accepted","name":"melisawl4 melisawl4"},{"state":"accepted","name":"myrnadf3 myrnadf3"},{"state":"accepted","name":"margueritezx60 margueritezx60"},{"state":"accepted","name":"BocHow BocHow"},{"state":"accepted","name":"lonnieet3 lonnieet3"},{"state":"accepted","name":"Harryfug Harryfug"},{"state":"accepted","name":"JamesGlymn JamesGlymn"},{"state":"accepted","name":"ElizavettikSvet ElizavettikSvet"},{"state":"accepted","name":"miguelup60 miguelup60"},{"state":"accepted","name":"ramonaxz69 ramonaxz69"},{"state":"accepted","name":"ednabo69 ednabo69"},{"state":"accepted","name":"kobiHit kobiHit"},{"state":"accepted","name":"gingertn1 gingertn1"},{"state":"accepted","name":"tabithadd1 tabithadd1"},{"state":"accepted","name":"jodijk11 jodijk11"},{"state":"accepted","name":"gildafh2 gildafh2"},{"state":"accepted","name":"lethalq60 lethalq60"},{"state":"accepted","name":"labedroomwom labedroomwom"},{"state":"accepted","name":"darylwd69 darylwd69"},{"state":"accepted","name":"blanchexd69 blanchexd69"},{"state":"accepted","name":"mariawu1 mariawu1"},{"state":"accepted","name":"Thomasnag Thomasnag"},{"state":"accepted","name":"charmainexa18 charmainexa18"},{"state":"accepted","name":"elyamiskova elyamiskova"},{"state":"accepted","name":"Matthewpic Matthewpic"},{"state":"accepted","name":"BodHow BodHow"},{"state":"accepted","name":"judithdb4 judithdb4"},{"state":"accepted","name":"StripDup StripDup"},{"state":"accepted","name":"DaviQueek DaviQueek"},{"state":"accepted","name":"fayeqd4 fayeqd4"},{"state":"accepted","name":"toddei60 toddei60"},{"state":"accepted","name":"fernandodx3 fernandodx3"},{"state":"accepted","name":"Gennadiymep Gennadiymep"},{"state":"accepted","name":"DuaneMob DuaneMob"},{"state":"accepted","name":"MaksirPib MaksirPib"},{"state":"accepted","name":"adarw4 adarw4"},{"state":"accepted","name":"katherinemv69 katherinemv69"},{"state":"accepted","name":"raegd69 raegd69"},{"state":"accepted","name":"unpancy unpancy"},{"state":"accepted","name":"lilPPovepe lilPPovepe"},{"state":"accepted","name":"Thomasbar Thomasbar"},{"state":"accepted","name":"Janavor Janavor"},{"state":"accepted","name":"BoeHow BoeHow"},{"state":"accepted","name":"johnnytv60 johnnytv60"},{"state":"accepted","name":"annieog69 annieog69"},{"state":"accepted","name":"terird1 terird1"},{"state":"accepted","name":"youturoW youturoW"},{"state":"accepted","name":"tubbaprofi tubbaprofi"},{"state":"accepted","name":"Georgiymep Georgiymep"},{"state":"accepted","name":"lynneuo1 lynneuo1"},{"state":"accepted","name":"Donaldaddes Donaldaddes"},{"state":"accepted","name":"CharlesHon CharlesHon"},{"state":"accepted","name":"censorsnet censorsnet"},{"state":"accepted","name":"Davidmaymn Davidmaymn"},{"state":"accepted","name":"StanEnuts StanEnuts"},{"state":"accepted","name":"tommyrn60 tommyrn60"},{"state":"accepted","name":"vickyha3 vickyha3"},{"state":"accepted","name":"lynnetteol1 lynnetteol1"},{"state":"accepted","name":"mathewei16 mathewei16"},{"state":"accepted","name":"anitayi1 anitayi1"},{"state":"accepted","name":"Saraner Saraner"},{"state":"accepted","name":"Kennethpycle Kennethpycle"},{"state":"accepted","name":"tamerago3 tamerago3"},{"state":"accepted","name":"ctpromprofi ctpromprofi"},{"state":"accepted","name":"noemiye69 noemiye69"},{"state":"accepted","name":"elmersn1 elmersn1"},{"state":"accepted","name":"BrianGap BrianGap"},{"state":"accepted","name":"lillylg16 lillylg16"},{"state":"accepted","name":"Hectorhix Hectorhix"},{"state":"accepted","name":"BofHow BofHow"},{"state":"accepted","name":"gracieac3 gracieac3"},{"state":"accepted","name":"vktubeprofi vktubeprofi"},{"state":"accepted","name":"RobertSaf RobertSaf"},{"state":"accepted","name":"Davidmut Davidmut"},{"state":"accepted","name":"malindavx60 malindavx60"},{"state":"accepted","name":"Darrellvek Darrellvek"},{"state":"accepted","name":"RogerArrat RogerArrat"},{"state":"accepted","name":"BryanLow BryanLow"},{"state":"accepted","name":"RobertTal RobertTal"},{"state":"accepted","name":"AbramEnuts AbramEnuts"},{"state":"accepted","name":"Galinaenaks Galinaenaks"},{"state":"accepted","name":"stefanieir3 stefanieir3"},{"state":"accepted","name":"GoldISp GoldISp"},{"state":"accepted","name":"RandyPQ RandyPQ"},{"state":"accepted","name":"jerryvq69 jerryvq69"},{"state":"accepted","name":"thelmatn69 thelmatn69"},{"state":"accepted","name":"brettth11 brettth11"},{"state":"accepted","name":"Zhwtzpi Zhwtzpi"},{"state":"accepted","name":"alysonkr60 alysonkr60"},{"state":"accepted","name":"jareddt1 jareddt1"},{"state":"accepted","name":"susanws2 susanws2"},{"state":"accepted","name":"BogHow BogHow"},{"state":"accepted","name":"dawnzv16 dawnzv16"},{"state":"accepted","name":"agneseq3 agneseq3"},{"state":"accepted","name":"valarieec1 valarieec1"},{"state":"accepted","name":"Fauktilarzoollar Fauktilarzoollar"},{"state":"accepted","name":"zelmacb16 zelmacb16"},{"state":"accepted","name":"dolbynat dolbynat"},{"state":"accepted","name":"margeryjx60 margeryjx60"},{"state":"accepted","name":"Eugenecix Eugenecix"},{"state":"accepted","name":"Williamknogy Williamknogy"},{"state":"accepted","name":"katherinebj69 katherinebj69"},{"state":"accepted","name":"blancans69 blancans69"},{"state":"accepted","name":"charmainexr60 charmainexr60"},{"state":"accepted","name":"lolamaznova lolamaznova"},{"state":"accepted","name":"Anthonypisse Anthonypisse"},{"state":"accepted","name":"JosephPyday JosephPyday"},{"state":"accepted","name":"Williamdus Williamdus"},{"state":"accepted","name":"MichaelVal MichaelVal"},{"state":"accepted","name":"Mauricejoype Mauricejoype"},{"state":"accepted","name":"ErnestEmics ErnestEmics"},{"state":"accepted","name":"BohHow BohHow"},{"state":"accepted","name":"elinorhq4 elinorhq4"},{"state":"accepted","name":"Jamessef Jamessef"},{"state":"accepted","name":"JustinBlese JustinBlese"},{"state":"accepted","name":"karynqo18 karynqo18"},{"state":"accepted","name":"maryellenio11 maryellenio11"},{"state":"accepted","name":"AnthonyHyday AnthonyHyday"},{"state":"accepted","name":"frankfg2 frankfg2"},{"state":"accepted","name":"Robertpix Robertpix"},{"state":"accepted","name":"Jamespaugh Jamespaugh"},{"state":"accepted","name":"TerryDug TerryDug"},{"state":"accepted","name":"Justinkek Justinkek"},{"state":"accepted","name":"Martinsig Martinsig"},{"state":"accepted","name":"Jefferynup Jefferynup"},{"state":"accepted","name":"MichaelJoupe MichaelJoupe"},{"state":"accepted","name":"Charlieduert Charlieduert"},{"state":"accepted","name":"DonaldDualo DonaldDualo"},{"state":"accepted","name":"Danielquece Danielquece"},{"state":"accepted","name":"Jamesheege Jamesheege"},{"state":"accepted","name":"Lancefleri Lancefleri"},{"state":"accepted","name":"silviagm2 silviagm2"},{"state":"accepted","name":"MaksiwPib MaksiwPib"},{"state":"accepted","name":"Robertkew Robertkew"},{"state":"accepted","name":"angelinaqc18 angelinaqc18"},{"state":"accepted","name":"keramapro keramapro"},{"state":"accepted","name":"leeog3 leeog3"},{"state":"accepted","name":"valerialb4 valerialb4"},{"state":"accepted","name":"Hustlerstar_TiC Hustlerstar_TiC"},{"state":"accepted","name":"katiezd16 katiezd16"},{"state":"accepted","name":"AlbertFedenendtes AlbertFedenendtes"},{"state":"accepted","name":"Deniscao Deniscao"},{"state":"accepted","name":"ArendaAvtoMSKMap ArendaAvtoMSKMap"},{"state":"accepted","name":"gayon69 gayon69"},{"state":"accepted","name":"BoiHow BoiHow"},{"state":"accepted","name":"kaseyzj2 kaseyzj2"},{"state":"accepted","name":"eddiejz4 eddiejz4"},{"state":"accepted","name":"ghfjk ghfjk"},{"state":"accepted","name":"JacobvOt JacobvOt"},{"state":"accepted","name":"Patrickrable Patrickrable"},{"state":"accepted","name":"miaex3 miaex3"},{"state":"accepted","name":"LesterReige LesterReige"},{"state":"accepted","name":"lucyjy4 lucyjy4"},{"state":"accepted","name":"Deniskfs Deniskfs"},{"state":"accepted","name":"lillianeg16 lillianeg16"},{"state":"accepted","name":"eulavj2 eulavj2"},{"state":"accepted","name":"glenwj11 glenwj11"},{"state":"accepted","name":"tomwe60 tomwe60"},{"state":"accepted","name":"salliexh60 salliexh60"},{"state":"accepted","name":"JasonPairl JasonPairl"},{"state":"accepted","name":"izpyzapcsxg izpyzapcsxg"},{"state":"accepted","name":"nwbvwikffyv nwbvwikffyv"},{"state":"accepted","name":"gwtzwimaogx gwtzwimaogx"},{"state":"accepted","name":"Stevenvok Stevenvok"},{"state":"accepted","name":"FeliciaEdupe FeliciaEdupe"},{"state":"accepted","name":"andreavg1 andreavg1"},{"state":"accepted","name":"nykxvbiisyy nykxvbiisyy"},{"state":"accepted","name":"evkxxjjjxuz evkxxjjjxuz"},{"state":"accepted","name":"gxhywacaadp gxhywacaadp"},{"state":"accepted","name":"debraes3 debraes3"},{"state":"accepted","name":"rucraint rucraint"},{"state":"accepted","name":"evczwfyoopc evczwfyoopc"},{"state":"accepted","name":"gxixxbrzyyf gxixxbrzyyf"},{"state":"accepted","name":"awiwxhnymsx awiwxhnymsx"},{"state":"accepted","name":"Upnjuyq Upnjuyq"},{"state":"accepted","name":"SandrySpilm SandrySpilm"},{"state":"accepted","name":"aaronpn2 aaronpn2"},{"state":"accepted","name":"dashulihk dashulihk"},{"state":"accepted","name":"melbamc1 melbamc1"},{"state":"accepted","name":"erikarl18 erikarl18"},{"state":"accepted","name":"karina_bef karina_bef"},{"state":"accepted","name":"WillieShish WillieShish"},{"state":"accepted","name":"miliHit miliHit"},{"state":"accepted","name":"BokHow BokHow"},{"state":"accepted","name":"jeanineje60 jeanineje60"},{"state":"accepted","name":"exsvwdkgcpq exsvwdkgcpq"},{"state":"accepted","name":"silviabs1 silviabs1"},{"state":"accepted","name":"pinupcasino pinupcasino"},{"state":"accepted","name":"hvyxvbrchrv hvyxvbrchrv"},{"state":"accepted","name":"Jameslat Jameslat"},{"state":"accepted","name":"holliebh3 holliebh3"},{"state":"accepted","name":"latishafu2 latishafu2"},{"state":"accepted","name":"derrickbm2 derrickbm2"},{"state":"accepted","name":"jerrihq2 jerrihq2"},{"state":"accepted","name":"BettyLeavy BettyLeavy"},{"state":"accepted","name":"blamingzoollar blamingzoollar"},{"state":"accepted","name":"herbertfx3 herbertfx3"},{"state":"accepted","name":"earlineps60 earlineps60"},{"state":"accepted","name":"MelvinDef MelvinDef"},{"state":"accepted","name":"jxryvgxbrvc jxryvgxbrvc"},{"state":"accepted","name":"christiwy3 christiwy3"},{"state":"accepted","name":"danamj4 danamj4"},{"state":"accepted","name":"lesleyfm11 lesleyfm11"},{"state":"accepted","name":"Faheem Jabbar"},{"state":"accepted","name":"Bravo John"},{"state":"accepted","name":"hayee faheem"},{"state":"accepted","name":"ShtoriRostovdaf ShtoriRostovdaf"},{"state":"accepted","name":"brittanyvi18 brittanyvi18"},{"state":"accepted","name":"BolHow BolHow"},{"state":"accepted","name":"mercedestu16 mercedestu16"},{"state":"accepted","name":"LouisSpags LouisSpags"},{"state":"accepted","name":"rosalieyo1 rosalieyo1"},{"state":"accepted","name":"kellynp60 kellynp60"},{"state":"accepted","name":"justinpm60 justinpm60"},{"state":"accepted","name":"nanniesu16 nanniesu16"},{"state":"accepted","name":"vitinnromain vitinnromain"},{"state":"accepted","name":"gorakirilov gorakirilov"},{"state":"accepted","name":"freerobuxgenpyday freerobuxgenpyday"},{"state":"accepted","name":"larajg69 larajg69"},{"state":"accepted","name":"richardqv2 richardqv2"},{"state":"accepted","name":"virginiaha16 virginiaha16"},{"state":"accepted","name":"lorettapq3 lorettapq3"},{"state":"accepted","name":"marjoriefi1 marjoriefi1"},{"state":"accepted","name":"AstridChusy AstridChusy"},{"state":"accepted","name":"cynthiaxe60 cynthiaxe60"},{"state":"accepted","name":"JeffreyChilm JeffreyChilm"},{"state":"accepted","name":"neilyi3 neilyi3"},{"state":"accepted","name":"sezonyccpro sezonyccpro"},{"state":"accepted","name":"AdamEnuts AdamEnuts"},{"state":"accepted","name":"guyaj3 guyaj3"},{"state":"accepted","name":"salvadolb salvadolb"},{"state":"accepted","name":"Veronikawerma Veronikawerma"},{"state":"accepted","name":"JosephRhype JosephRhype"},{"state":"accepted","name":"lauritt3 lauritt3"},{"state":"accepted","name":"thereseou2 thereseou2"},{"state":"accepted","name":"JamesTaini JamesTaini"},{"state":"accepted","name":"BomHow BomHow"},{"state":"accepted","name":"lanakj2 lanakj2"},{"state":"accepted","name":"Ralphinorn Ralphinorn"},{"state":"accepted","name":"AubreyRhype AubreyRhype"},{"state":"accepted","name":"Uyjfwlc Uyjfwlc"},{"state":"accepted","name":"brandonsn60 brandonsn60"},{"state":"accepted","name":"MichaelNinue MichaelNinue"},{"state":"accepted","name":"tanishaxy60 tanishaxy60"},{"state":"accepted","name":"jasminenj2 jasminenj2"},{"state":"accepted","name":"RolandBoM RolandBoM"},{"state":"accepted","name":"benkq3 benkq3"},{"state":"accepted","name":"letitiayl1 letitiayl1"},{"state":"accepted","name":"bernadettebj69 bernadettebj69"},{"state":"accepted","name":"BettyLic BettyLic"},{"state":"accepted","name":"anniepn16 anniepn16"},{"state":"accepted","name":"DonaldMig DonaldMig"},{"state":"accepted","name":"TriamFoene TriamFoene"},{"state":"accepted","name":"fredno69 fredno69"},{"state":"accepted","name":"billiebn60 billiebn60"},{"state":"accepted","name":"EkaterinaKet EkaterinaKet"},{"state":"accepted","name":"Jamieutede Jamieutede"},{"state":"accepted","name":"jeanyp2 jeanyp2"},{"state":"accepted","name":"Irvingnelf Irvingnelf"},{"state":"accepted","name":"herbertqa2 herbertqa2"},{"state":"accepted","name":"RichardTex RichardTex"},{"state":"accepted","name":"myrnabk11 myrnabk11"},{"state":"accepted","name":"BonHow BonHow"},{"state":"accepted","name":"coleenvf69 coleenvf69"},{"state":"accepted","name":"bradleyyv1 bradleyyv1"},{"state":"accepted","name":"ReneeMar ReneeMar"},{"state":"accepted","name":"kennethis2 kennethis2"},{"state":"accepted","name":"marazp2 marazp2"},{"state":"accepted","name":"JerseyCitynelf JerseyCitynelf"},{"state":"accepted","name":"audraad16 audraad16"},{"state":"accepted","name":"madgeyr2 madgeyr2"},{"state":"accepted","name":"isocert 2020"},{"state":"accepted","name":"kayeio18 kayeio18"},{"state":"accepted","name":"DavidZix DavidZix"},{"state":"accepted","name":"johnrx69 johnrx69"},{"state":"accepted","name":"janettevy1 janettevy1"},{"state":"accepted","name":"mindyfm69 mindyfm69"},{"state":"accepted","name":"caraob60 caraob60"},{"state":"accepted","name":"Hxedubi Hxedubi"},{"state":"accepted","name":"doradikaya doradikaya"},{"state":"accepted","name":"DavidGib DavidGib"},{"state":"accepted","name":"BopHow BopHow"},{"state":"accepted","name":"EugeneAcide EugeneAcide"},{"state":"accepted","name":"BrianTiz BrianTiz"},{"state":"accepted","name":"Jasonphods Jasonphods"},{"state":"accepted","name":"lizzierd1 lizzierd1"},{"state":"accepted","name":"charmaineaa3 charmaineaa3"},{"state":"accepted","name":"promirk promirk"},{"state":"accepted","name":"Tradeinforex Tradeinforex"},{"state":"accepted","name":"ofelianm60 ofelianm60"},{"state":"accepted","name":"erickafa4 erickafa4"},{"state":"accepted","name":"keishaap4 keishaap4"},{"state":"accepted","name":"ThomasHaf ThomasHaf"},{"state":"accepted","name":"EddieMef EddieMef"},{"state":"accepted","name":"Teodoragep Teodoragep"},{"state":"accepted","name":"adelinexn4 adelinexn4"},{"state":"accepted","name":"Leditinder Leditinder"},{"state":"accepted","name":"Fettgaratticgt Fettgaratticgt"},{"state":"accepted","name":"pponyas pponyas"},{"state":"accepted","name":"kellyyy69 kellyyy69"},{"state":"accepted","name":"TommyZed TommyZed"},{"state":"accepted","name":"frankieyd11 frankieyd11"},{"state":"accepted","name":"mollieyy4 mollieyy4"},{"state":"accepted","name":"josieki1 josieki1"},{"state":"accepted","name":"JesVor JesVor"},{"state":"accepted","name":"Patrickexign Patrickexign"},{"state":"accepted","name":"Stevenkib Stevenkib"},{"state":"accepted","name":"BorHow BorHow"},{"state":"accepted","name":"manuelagb16 manuelagb16"},{"state":"accepted","name":"Scottboown Scottboown"},{"state":"accepted","name":"VictorCiz VictorCiz"},{"state":"accepted","name":"lesakr2 lesakr2"},{"state":"accepted","name":"deanxk4 deanxk4"},{"state":"accepted","name":"Jamesmer Jamesmer"},{"state":"accepted","name":"Lucasbep Lucasbep"},{"state":"accepted","name":"juliannecp60 juliannecp60"},{"state":"accepted","name":"Barbaralah Barbaralah"},{"state":"accepted","name":"Gregorycix Gregorycix"},{"state":"accepted","name":"Nancytew Nancytew"},{"state":"accepted","name":"Robertkeeri Robertkeeri"},{"state":"accepted","name":"Kasynopish Kasynopish"},{"state":"accepted","name":"Garthquels Garthquels"},{"state":"accepted","name":"kiramashkina kiramashkina"},{"state":"accepted","name":"TradeInForexBlog TradeInForexBlog"},{"state":"accepted","name":"Davidkef Davidkef"},{"state":"accepted","name":"ShawnPhype ShawnPhype"},{"state":"accepted","name":"TORG.ZONE TORG.ZONE"},{"state":"accepted","name":"Terriejem Terriejem"},{"state":"accepted","name":"duaneas16 duaneas16"},{"state":"accepted","name":"taylorea16 taylorea16"},{"state":"accepted","name":"Keitgaf Keitgaf"},{"state":"accepted","name":"alanpd16 alanpd16"},{"state":"accepted","name":"ybrekzzoollar ybrekzzoollar"},{"state":"accepted","name":"joanwr11 joanwr11"},{"state":"accepted","name":"Pqsvfus Pqsvfus"},{"state":"accepted","name":"darlaem11 darlaem11"},{"state":"accepted","name":"kristanm4 kristanm4"},{"state":"accepted","name":"nikkikv11 nikkikv11"},{"state":"accepted","name":"BosHow BosHow"},{"state":"accepted","name":"JareShamn JareShamn"},{"state":"accepted","name":"raecr3 raecr3"},{"state":"accepted","name":"arlinebi18 arlinebi18"},{"state":"accepted","name":"wadeed60 wadeed60"},{"state":"accepted","name":"Gkraisexvm Gkraisexvm"},{"state":"accepted","name":"alexandriaxx2 alexandriaxx2"},{"state":"accepted","name":"EngusaroW EngusaroW"},{"state":"accepted","name":"ukropzs ukropzs"},{"state":"accepted","name":"aureliako11 aureliako11"},{"state":"accepted","name":"millicentqp2 millicentqp2"},{"state":"accepted","name":"Billyhog Billyhog"},{"state":"accepted","name":"MarionEduch MarionEduch"},{"state":"accepted","name":"susanww18 susanww18"},{"state":"accepted","name":"effiepj18 effiepj18"},{"state":"accepted","name":"lynngv60 lynngv60"},{"state":"accepted","name":"randallyg16 randallyg16"},{"state":"accepted","name":"bernadettesc60 bernadettesc60"},{"state":"accepted","name":"Metallenepe Metallenepe"},{"state":"accepted","name":"evangelinezr60 evangelinezr60"},{"state":"accepted","name":"Fdywpde Fdywpde"},{"state":"accepted","name":"allisoniv11 allisoniv11"},{"state":"accepted","name":"bobkd1 bobkd1"},{"state":"accepted","name":"janisfi3 janisfi3"},{"state":"accepted","name":"BotHow BotHow"},{"state":"accepted","name":"lilaio1 lilaio1"},{"state":"accepted","name":"clarencete1 clarencete1"},{"state":"accepted","name":"ArleneToG ArleneToG"},{"state":"accepted","name":"staceyui11 staceyui11"},{"state":"accepted","name":"Domingodaync Domingodaync"},{"state":"accepted","name":"MildredSitte MildredSitte"},{"state":"accepted","name":"Michaelswarl Michaelswarl"},{"state":"accepted","name":"JesseGof JesseGof"},{"state":"accepted","name":"beulahhx1 beulahhx1"},{"state":"accepted","name":"JoshuaRewly JoshuaRewly"},{"state":"accepted","name":"Scottraini Scottraini"},{"state":"accepted","name":"Keithted Keithted"},{"state":"accepted","name":"biaxHit biaxHit"},{"state":"accepted","name":"scottay1 scottay1"},{"state":"accepted","name":"sonjahj3 sonjahj3"},{"state":"accepted","name":"adrianakl2 adrianakl2"},{"state":"accepted","name":"laverneey11 laverneey11"},{"state":"accepted","name":"BouHow BouHow"},{"state":"accepted","name":"virgiltm16 virgiltm16"},{"state":"accepted","name":"WillieAdoky WillieAdoky"},{"state":"accepted","name":"lonniemm69 lonniemm69"},{"state":"accepted","name":"Michaelnon Michaelnon"},{"state":"accepted","name":"DustinTab DustinTab"},{"state":"accepted","name":"tameraah16 tameraah16"},{"state":"accepted","name":"brandiuj3 brandiuj3"},{"state":"accepted","name":"alineus1 alineus1"},{"state":"accepted","name":"ettaty60 ettaty60"},{"state":"accepted","name":"BestDVDcopy BestDVDcopy"},{"state":"accepted","name":"Everettgaste Everettgaste"},{"state":"accepted","name":"ManuelFaisa ManuelFaisa"},{"state":"accepted","name":"MatthewHen MatthewHen"},{"state":"accepted","name":"RomeoBoaph RomeoBoaph"},{"state":"accepted","name":"marykq2 marykq2"},{"state":"accepted","name":"KevinDoori KevinDoori"},{"state":"accepted","name":"JamesDosse JamesDosse"},{"state":"accepted","name":"isaacwu60 isaacwu60"},{"state":"accepted","name":"jeffmu4 jeffmu4"},{"state":"accepted","name":"Cristypaf Cristypaf"},{"state":"accepted","name":"violaio69 violaio69"},{"state":"accepted","name":"Manuelenaby Manuelenaby"},{"state":"accepted","name":"ethelke16 ethelke16"},{"state":"accepted","name":"Melcosospita Melcosospita"},{"state":"accepted","name":"hillaryet69 hillaryet69"},{"state":"accepted","name":"Johnniedenue Johnniedenue"},{"state":"accepted","name":"doloresls16 doloresls16"},{"state":"accepted","name":"Monicacund Monicacund"},{"state":"accepted","name":"SemenaRostovnix SemenaRostovnix"},{"state":"accepted","name":"sheriio4 sheriio4"},{"state":"accepted","name":"LizaBor LizaBor"},{"state":"accepted","name":"tonyawz2 tonyawz2"},{"state":"accepted","name":"Gregoryintip Gregoryintip"},{"state":"accepted","name":"Jamiesak Jamiesak"},{"state":"accepted","name":"cherios3 cherios3"},{"state":"accepted","name":"gtnfzoollar gtnfzoollar"},{"state":"accepted","name":"BovHow BovHow"},{"state":"accepted","name":"anasis.ru anasis.ru"},{"state":"accepted","name":"vernonyf1 vernonyf1"},{"state":"accepted","name":"mplegendpro mplegendpro"},{"state":"accepted","name":"franklinjf16 franklinjf16"},{"state":"accepted","name":"alisoncx60 alisoncx60"},{"state":"accepted","name":"biancaxk16 biancaxk16"},{"state":"accepted","name":"deborahm2 deborahm2"},{"state":"accepted","name":"JasonEmaph JasonEmaph"},{"state":"accepted","name":"PabloDok PabloDok"},{"state":"accepted","name":"deliafo3 deliafo3"},{"state":"accepted","name":"angelcd69 angelcd69"},{"state":"accepted","name":"geraldineew69 geraldineew69"},{"state":"accepted","name":"BowHow BowHow"},{"state":"accepted","name":"rafaelvn16 rafaelvn16"},{"state":"accepted","name":"evayd69 evayd69"},{"state":"accepted","name":"deannang60 deannang60"},{"state":"accepted","name":"Howardlip Howardlip"},{"state":"accepted","name":"DavidFaf DavidFaf"},{"state":"accepted","name":"Darrincrush Darrincrush"},{"state":"accepted","name":"MarieThows MarieThows"},{"state":"accepted","name":"franou3 franou3"},{"state":"accepted","name":"razvodkatya razvodkatya"},{"state":"accepted","name":"SeoRostovDongroob SeoRostovDongroob"},{"state":"accepted","name":"Ockarprok Ockarprok"},{"state":"accepted","name":"catherineev60 catherineev60"},{"state":"accepted","name":"shannapm3 shannapm3"},{"state":"accepted","name":"kayeod18 kayeod18"},{"state":"accepted","name":"oliasmirrnova oliasmirrnova"},{"state":"accepted","name":"Pagma Pagma"},{"state":"accepted","name":"DerrickUtisy DerrickUtisy"},{"state":"accepted","name":"MyronMex MyronMex"},{"state":"accepted","name":"mandynz60 mandynz60"},{"state":"accepted","name":"brandonyd69 brandonyd69"},{"state":"accepted","name":"erikauo60 erikauo60"},{"state":"accepted","name":"lidiagr16 lidiagr16"},{"state":"accepted","name":"VitaFem VitaFem"},{"state":"accepted","name":"Freelancernikprotax Freelancernikprotax"},{"state":"accepted","name":"paultw18 paultw18"},{"state":"accepted","name":"Edwardswono Edwardswono"},{"state":"accepted","name":"ivark1 ivark1"},{"state":"accepted","name":"BoxHow BoxHow"},{"state":"accepted","name":"MichaelVen MichaelVen"},{"state":"accepted","name":"DavidTup DavidTup"},{"state":"accepted","name":"willalu11 willalu11"},{"state":"accepted","name":"Dpyjlsy Dpyjlsy"},{"state":"accepted","name":"Bruceanecy Bruceanecy"},{"state":"accepted","name":"andreatf3 andreatf3"},{"state":"accepted","name":"adrianavk4 adrianavk4"},{"state":"accepted","name":"calliefm1 calliefm1"},{"state":"accepted","name":"Terrybab Terrybab"},{"state":"accepted","name":"JamesReasp JamesReasp"},{"state":"accepted","name":"RichardAmede RichardAmede"},{"state":"accepted","name":"Oleparcova Oleparcova"},{"state":"accepted","name":"sonjauh69 sonjauh69"},{"state":"accepted","name":"sondrasq11 sondrasq11"},{"state":"accepted","name":"Jamesnek Jamesnek"},{"state":"accepted","name":"aidazl3 aidazl3"},{"state":"accepted","name":"lounu4 lounu4"},{"state":"accepted","name":"Ohotslp Ohotslp"},{"state":"accepted","name":"Lynette Valdez"},{"state":"accepted","name":"bertawr11 bertawr11"},{"state":"accepted","name":"Bettykex Bettykex"},{"state":"accepted","name":"MelodySaxia MelodySaxia"},{"state":"accepted","name":"BoyHow BoyHow"},{"state":"accepted","name":"adelaqj16 adelaqj16"},{"state":"accepted","name":"barryol60 barryol60"},{"state":"accepted","name":"Lucilleron Lucilleron"},{"state":"accepted","name":"Marceldut Marceldut"},{"state":"accepted","name":"DavidVathe DavidVathe"},{"state":"accepted","name":"marthabd1 marthabd1"},{"state":"accepted","name":"gregcf3 gregcf3"},{"state":"accepted","name":"RosieGully RosieGully"},{"state":"accepted","name":"donaldoy16 donaldoy16"},{"state":"accepted","name":"yolandawp2 yolandawp2"},{"state":"accepted","name":"Travisbiz Travisbiz"},{"state":"accepted","name":"leannlz16 leannlz16"},{"state":"accepted","name":"Bonjem Bonjem"},{"state":"accepted","name":"terrenceov3 terrenceov3"},{"state":"accepted","name":"ebonyew60 ebonyew60"},{"state":"accepted","name":"Olgagem Olgagem"},{"state":"accepted","name":"Beriettisssielem Beriettisssielem"},{"state":"accepted","name":"ellenjj69 ellenjj69"},{"state":"accepted","name":"meredithpi11 meredithpi11"},{"state":"accepted","name":"biancakm69 biancakm69"},{"state":"accepted","name":"Crizkdt Crizkdt"},{"state":"accepted","name":"GabrielFes GabrielFes"},{"state":"accepted","name":"maricelapx18 maricelapx18"},{"state":"accepted","name":"alishatx60 alishatx60"},{"state":"accepted","name":"lyndass16 lyndass16"},{"state":"accepted","name":"marianadh4 marianadh4"},{"state":"accepted","name":"Scottkag Scottkag"},{"state":"accepted","name":"Anthonyknift Anthonyknift"},{"state":"accepted","name":"SpectehnikaRostovdic SpectehnikaRostovdic"},{"state":"accepted","name":"Reklamowiec Reklamowiec"},{"state":"accepted","name":"Nsmioki Nsmioki"},{"state":"accepted","name":"fayejb11 fayejb11"},{"state":"accepted","name":"margeryxl16 margeryxl16"},{"state":"accepted","name":"tamekavd18 tamekavd18"},{"state":"accepted","name":"MargieMindy MargieMindy"},{"state":"accepted","name":"vickijw69 vickijw69"},{"state":"accepted","name":"kathierf2 kathierf2"},{"state":"accepted","name":"DyblikrRuh DyblikrRuh"},{"state":"accepted","name":"IvanWaineHiz IvanWaineHiz"},{"state":"accepted","name":"maureenyk60 maureenyk60"},{"state":"accepted","name":"roywb2 roywb2"},{"state":"accepted","name":"marionzo3 marionzo3"},{"state":"accepted","name":"Darrellcup Darrellcup"},{"state":"accepted","name":"thelmaaa18 thelmaaa18"},{"state":"accepted","name":"Daviddanid Daviddanid"},{"state":"accepted","name":"RolandTib RolandTib"},{"state":"accepted","name":"Stevenniz Stevenniz"},{"state":"accepted","name":"ShawnBed ShawnBed"},{"state":"accepted","name":"lottieni11 lottieni11"},{"state":"accepted","name":"GeorgeTag GeorgeTag"},{"state":"accepted","name":"Stephencinly Stephencinly"},{"state":"accepted","name":"eulaqv1 eulaqv1"},{"state":"accepted","name":"concepcionmu1 concepcionmu1"},{"state":"accepted","name":"shawnvv1 shawnvv1"},{"state":"accepted","name":"StranicaBix StranicaBix"},{"state":"accepted","name":"WilliamCen WilliamCen"},{"state":"accepted","name":"Ervinincar Ervinincar"},{"state":"accepted","name":"sharondu2 sharondu2"},{"state":"accepted","name":"JamesNix JamesNix"},{"state":"accepted","name":"julianzp60 julianzp60"},{"state":"accepted","name":"Lizalyz Lizalyz"},{"state":"accepted","name":"gormonypro gormonypro"},{"state":"accepted","name":"vilmath16 vilmath16"},{"state":"accepted","name":"DavidStibe DavidStibe"},{"state":"accepted","name":"florinevj2 florinevj2"},{"state":"accepted","name":"juliobf1 juliobf1"},{"state":"accepted","name":"rickcj18 rickcj18"},{"state":"accepted","name":"BozHow BozHow"},{"state":"accepted","name":"Colleengex Colleengex"},{"state":"accepted","name":"KristenPaf KristenPaf"},{"state":"accepted","name":"Denparcova Denparcova"},{"state":"accepted","name":"annekt3 annekt3"},{"state":"accepted","name":"almadx4 almadx4"},{"state":"accepted","name":"patxp4 patxp4"},{"state":"accepted","name":"molliexq11 molliexq11"},{"state":"accepted","name":"LouiseChefs LouiseChefs"},{"state":"accepted","name":"Josephusabs Josephusabs"},{"state":"accepted","name":"Suzanne Ramirez"},{"state":"accepted","name":"Giulia jones"},{"state":"accepted","name":"Olesya jack"},{"state":"accepted","name":"sheilafz16 sheilafz16"},{"state":"accepted","name":"serenaxm18 serenaxm18"},{"state":"accepted","name":"Vqqqmby Vqqqmby"},{"state":"accepted","name":"corinetw2 corinetw2"},{"state":"accepted","name":"nolapi69 nolapi69"},{"state":"accepted","name":"Robertadari Robertadari"},{"state":"accepted","name":"RussellGaf RussellGaf"},{"state":"accepted","name":"michaelnx2 michaelnx2"},{"state":"accepted","name":"chelseaih18 chelseaih18"},{"state":"accepted","name":"malindama11 malindama11"},{"state":"accepted","name":"coletteae3 coletteae3"},{"state":"accepted","name":"peggyud1 peggyud1"},{"state":"accepted","name":"inessg60 inessg60"},{"state":"accepted","name":"billyww1 billyww1"},{"state":"accepted","name":"FutbolkaAbate FutbolkaAbate"},{"state":"accepted","name":"tammiig2 tammiig2"},{"state":"accepted","name":"mallorycp60 mallorycp60"},{"state":"accepted","name":"jacklynlp60 jacklynlp60"},{"state":"accepted","name":"RichardVab RichardVab"},{"state":"accepted","name":"zoeAltew zoeAltew"},{"state":"accepted","name":"AlexevichArred AlexevichArred"},{"state":"accepted","name":"BraHow BraHow"},{"state":"accepted","name":"noellean2 noellean2"},{"state":"accepted","name":"gayao2 gayao2"},{"state":"accepted","name":"asheyniktvFedenendtes asheyniktvFedenendtes"},{"state":"accepted","name":"asaseVold asaseVold"},{"state":"accepted","name":"MaryJhusly MaryJhusly"},{"state":"accepted","name":"ericry60 ericry60"},{"state":"accepted","name":"robertqi18 robertqi18"},{"state":"accepted","name":"proshch proshch"},{"state":"accepted","name":"Kirtika Patel"},{"state":"accepted","name":"jodiebk60 jodiebk60"},{"state":"accepted","name":"RichardLek RichardLek"},{"state":"accepted","name":"ninaHit ninaHit"},{"state":"accepted","name":"eleanordt3 eleanordt3"},{"state":"accepted","name":"Arthurreaph Arthurreaph"},{"state":"accepted","name":"enriquelp11 enriquelp11"},{"state":"accepted","name":"nathanzf16 nathanzf16"},{"state":"accepted","name":"renkiLike renkiLike"},{"state":"accepted","name":"DanielDop DanielDop"},{"state":"accepted","name":"Thomascem Thomascem"},{"state":"accepted","name":"Youtubedownloaderl7507 Youtubedownloaderl7507"},{"state":"accepted","name":"millicentmg69 millicentmg69"},{"state":"accepted","name":"gregke16 gregke16"},{"state":"accepted","name":"traceyep2 traceyep2"},{"state":"accepted","name":"chadpz16 chadpz16"},{"state":"accepted","name":"DUPLEX_ DUPLEX_"},{"state":"accepted","name":"Davidwag Davidwag"},{"state":"accepted","name":"angeluk2 angeluk2"},{"state":"accepted","name":"PhilipOrelo PhilipOrelo"},{"state":"accepted","name":"Alita Johnson"},{"state":"accepted","name":"nonatn3 nonatn3"},{"state":"accepted","name":"donace18 donace18"},{"state":"accepted","name":"maigj16 maigj16"},{"state":"accepted","name":"StephenLed StephenLed"},{"state":"accepted","name":"MichaelNar MichaelNar"},{"state":"accepted","name":"Stephenhem Stephenhem"},{"state":"accepted","name":"EddieDab EddieDab"},{"state":"accepted","name":"Qtodajv Qtodajv"},{"state":"accepted","name":"JefferyveF JefferyveF"},{"state":"accepted","name":"GarryVom GarryVom"},{"state":"accepted","name":"Stevenhox Stevenhox"},{"state":"accepted","name":"Albertorok Albertorok"},{"state":"accepted","name":"Jamesfew Jamesfew"},{"state":"accepted","name":"staceysh18 staceysh18"},{"state":"accepted","name":"jimmiegg18 jimmiegg18"},{"state":"accepted","name":"Ernestoisova Ernestoisova"},{"state":"accepted","name":"Emmittrex Emmittrex"},{"state":"accepted","name":"Robertdiunc Robertdiunc"},{"state":"accepted","name":"JerryroF JerryroF"},{"state":"accepted","name":"Patrickcroli Patrickcroli"},{"state":"accepted","name":"VincentWaf VincentWaf"},{"state":"accepted","name":"ThomasDog ThomasDog"},{"state":"accepted","name":"AndrewSleer AndrewSleer"},{"state":"accepted","name":"pearlieev69 pearlieev69"},{"state":"accepted","name":"triciavs18 triciavs18"},{"state":"accepted","name":"shirleyty11 shirleyty11"},{"state":"accepted","name":"frederickvo60 frederickvo60"},{"state":"accepted","name":"AdrianCic AdrianCic"},{"state":"accepted","name":"MichaelJag MichaelJag"},{"state":"accepted","name":"jewelwi1 jewelwi1"},{"state":"accepted","name":"douglaspn69 douglaspn69"},{"state":"accepted","name":"NormandWrota NormandWrota"},{"state":"accepted","name":"louisba2 louisba2"},{"state":"accepted","name":"RobertElita RobertElita"},{"state":"accepted","name":"Jasonidods Jasonidods"},{"state":"accepted","name":"Rafaelsouby Rafaelsouby"},{"state":"accepted","name":"PhilipFinly PhilipFinly"},{"state":"accepted","name":"StevenNut StevenNut"},{"state":"accepted","name":"mtorrentspro mtorrentspro"},{"state":"accepted","name":"Georgebaw Georgebaw"},{"state":"accepted","name":"Eddievap Eddievap"},{"state":"accepted","name":"WilliamAgige WilliamAgige"},{"state":"accepted","name":"ErnestoEvign ErnestoEvign"},{"state":"accepted","name":"Marcusshomy Marcusshomy"},{"state":"accepted","name":"perryqr69 perryqr69"},{"state":"accepted","name":"elnorafe2 elnorafe2"},{"state":"accepted","name":"CharlesZiz CharlesZiz"},{"state":"accepted","name":"Ricardohew Ricardohew"},{"state":"accepted","name":"Charlesnub Charlesnub"},{"state":"accepted","name":"PhillipDIORB PhillipDIORB"},{"state":"accepted","name":"Justintob Justintob"},{"state":"accepted","name":"shannonkb11 shannonkb11"},{"state":"accepted","name":"audreygx3 audreygx3"},{"state":"accepted","name":"elvirafn4 elvirafn4"},{"state":"accepted","name":"Lizziegualm Lizziegualm"},{"state":"accepted","name":"davidtp4 davidtp4"},{"state":"accepted","name":"marissaug2 marissaug2"},{"state":"accepted","name":"josefinawq4 josefinawq4"},{"state":"accepted","name":"aliceet60 aliceet60"},{"state":"accepted","name":"socorrokf4 socorrokf4"},{"state":"accepted","name":"winnieul1 winnieul1"},{"state":"accepted","name":"Briandaf Briandaf"},{"state":"accepted","name":"lorenega4 lorenega4"},{"state":"accepted","name":"Individlep Individlep"},{"state":"accepted","name":"LiskaSi LiskaSi"},{"state":"accepted","name":"Alita Johnson"},{"state":"accepted","name":"douglasab69 douglasab69"},{"state":"accepted","name":"kimberleydw2 kimberleydw2"},{"state":"accepted","name":"lynnettelk3 lynnettelk3"},{"state":"accepted","name":"pollyoh69 pollyoh69"},{"state":"accepted","name":"edgarii16 edgarii16"},{"state":"accepted","name":"caroldu11 caroldu11"},{"state":"accepted","name":"linahf18 linahf18"},{"state":"accepted","name":"Fqokkxe Fqokkxe"},{"state":"accepted","name":"niliHit niliHit"},{"state":"accepted","name":"jeffreydw69 jeffreydw69"},{"state":"accepted","name":"Jolie Jolie"},{"state":"accepted","name":"ConradOcCum ConradOcCum"},{"state":"accepted","name":"pearlieux18 pearlieux18"},{"state":"accepted","name":"Davidbog Davidbog"},{"state":"accepted","name":"angelya18 angelya18"},{"state":"accepted","name":"Lizalyc Lizalyc"},{"state":"accepted","name":"shirleyjl3 shirleyjl3"},{"state":"accepted","name":"SkaHaise SkaHaise"},{"state":"accepted","name":"franciscoep3 franciscoep3"},{"state":"accepted","name":"AskerMem AskerMem"},{"state":"accepted","name":"ritazheltaya ritazheltaya"},{"state":"accepted","name":"katecf16 katecf16"},{"state":"accepted","name":"corineap11 corineap11"},{"state":"accepted","name":"Williamsit Williamsit"},{"state":"accepted","name":"sapogbbc sapogbbc"},{"state":"accepted","name":"megansl4 megansl4"},{"state":"accepted","name":"danielleld11 danielleld11"},{"state":"accepted","name":"Rolandttaf Rolandttaf"},{"state":"accepted","name":"meghanpa69 meghanpa69"},{"state":"accepted","name":"RobertBit RobertBit"},{"state":"accepted","name":"Jacobrag Jacobrag"},{"state":"accepted","name":"lidiaeh1 lidiaeh1"},{"state":"accepted","name":"jamiewx60 jamiewx60"},{"state":"accepted","name":"deliauf69 deliauf69"},{"state":"accepted","name":"margiegm4 margiegm4"},{"state":"accepted","name":"nevaub11 nevaub11"},{"state":"accepted","name":"ltrfhbyzoollar ltrfhbyzoollar"},{"state":"accepted","name":"sheenaqj11 sheenaqj11"},{"state":"accepted","name":"rebekahup4 rebekahup4"},{"state":"accepted","name":"idauc18 idauc18"},{"state":"accepted","name":"victorev18 victorev18"},{"state":"accepted","name":"jacobwg3 jacobwg3"},{"state":"accepted","name":"StephenLib StephenLib"},{"state":"accepted","name":"deirdrebh2 deirdrebh2"},{"state":"accepted","name":"kayean11 kayean11"},{"state":"accepted","name":"ivanky2 ivanky2"},{"state":"accepted","name":"lolamakitova lolamakitova"},{"state":"accepted","name":"julianagj3 julianagj3"},{"state":"accepted","name":"oliviakr16 oliviakr16"},{"state":"accepted","name":"Warrenevady Warrenevady"},{"state":"accepted","name":"JamesBasia JamesBasia"},{"state":"accepted","name":"Michaelhoums Michaelhoums"},{"state":"accepted","name":"Jessieblome Jessieblome"},{"state":"accepted","name":"ShelbyHoume ShelbyHoume"},{"state":"accepted","name":"TravisBoalp TravisBoalp"},{"state":"accepted","name":"AndrewEsods AndrewEsods"},{"state":"accepted","name":"EnochFlimi EnochFlimi"},{"state":"accepted","name":"Davidanodo Davidanodo"},{"state":"accepted","name":"kendrain11 kendrain11"},{"state":"accepted","name":"candacekh1 candacekh1"},{"state":"accepted","name":"ukrstoremag ukrstoremag"},{"state":"accepted","name":"dianaou1 dianaou1"},{"state":"accepted","name":"lornaai11 lornaai11"},{"state":"accepted","name":"Anthonynen Anthonynen"},{"state":"accepted","name":"elsieza1 elsieza1"},{"state":"accepted","name":"kathrynol11 kathrynol11"},{"state":"accepted","name":"Davidbruig Davidbruig"},{"state":"accepted","name":"anitanb18 anitanb18"},{"state":"accepted","name":"marylouyh18 marylouyh18"},{"state":"accepted","name":"EddieDurne EddieDurne"},{"state":"accepted","name":"arlenegm18 arlenegm18"},{"state":"accepted","name":"jonathanra4 jonathanra4"},{"state":"accepted","name":"witcherpro witcherpro"},{"state":"accepted","name":"angelinawa11 angelinawa11"},{"state":"accepted","name":"deniseqk2 deniseqk2"},{"state":"accepted","name":"Kevinnew Kevinnew"},{"state":"accepted","name":"Danieltom Danieltom"},{"state":"accepted","name":"GeraldSon GeraldSon"},{"state":"accepted","name":"susieoo11 susieoo11"},{"state":"accepted","name":"RafaelPhend RafaelPhend"},{"state":"accepted","name":"JamesJak JamesJak"},{"state":"accepted","name":"OscarnUm OscarnUm"},{"state":"accepted","name":"kellyuw4 kellyuw4"},{"state":"accepted","name":"Uybnnrh Uybnnrh"},{"state":"accepted","name":"lynnelw1 lynnelw1"},{"state":"accepted","name":"cirafedkova cirafedkova"},{"state":"accepted","name":"Brimoith Brimoith"},{"state":"accepted","name":"rebeccarj1 rebeccarj1"},{"state":"accepted","name":"nathanof60 nathanof60"},{"state":"accepted","name":"Melvinidiot Melvinidiot"},{"state":"accepted","name":"Nicholelof Nicholelof"},{"state":"accepted","name":"rubyom69 rubyom69"},{"state":"accepted","name":"Craignot Craignot"},{"state":"accepted","name":"motorHit motorHit"},{"state":"accepted","name":"carmellaqb60 carmellaqb60"},{"state":"accepted","name":"darryliy1 darryliy1"},{"state":"accepted","name":"abbyag1 abbyag1"},{"state":"accepted","name":"ThomasROW ThomasROW"},{"state":"accepted","name":"Stevenvax Stevenvax"},{"state":"accepted","name":"ArthurChavy ArthurChavy"},{"state":"accepted","name":"Augustzow Augustzow"},{"state":"accepted","name":"ErrolHiz ErrolHiz"},{"state":"accepted","name":"rcHydrar rcHydrar"},{"state":"accepted","name":"Vioft Vioft"},{"state":"accepted","name":"BettyLit BettyLit"},{"state":"accepted","name":"jesusya3 jesusya3"},{"state":"accepted","name":"jacquelynzc2 jacquelynzc2"},{"state":"accepted","name":"vof vof"},{"state":"accepted","name":"asdasdvxcvxcv www.yaplakal.com asdasdvxcvxcv www.yaplakal.com"},{"state":"accepted","name":"lucymc4 lucymc4"},{"state":"accepted","name":"henrypn16 henrypn16"},{"state":"accepted","name":"nadiasd18 nadiasd18"},{"state":"accepted","name":"Jaspermuh Jaspermuh"},{"state":"accepted","name":"ChesterDrerb ChesterDrerb"},{"state":"accepted","name":"aimeexf60 aimeexf60"},{"state":"accepted","name":"HowardGop HowardGop"},{"state":"accepted","name":"Thomastaf Thomastaf"},{"state":"accepted","name":"Rxsxsja Rxsxsja"},{"state":"accepted","name":"claudena69 claudena69"},{"state":"accepted","name":"DosugidNor DosugidNor"},{"state":"accepted","name":"noelledb18 noelledb18"},{"state":"accepted","name":"Henryreump Henryreump"},{"state":"accepted","name":"Elenaliz Elenaliz"},{"state":"accepted","name":"josefinauj60 josefinauj60"},{"state":"accepted","name":"FrankCet FrankCet"},{"state":"accepted","name":"riley hammond"},{"state":"accepted","name":"riley hammond"},{"state":"accepted","name":"lindsayzd11 lindsayzd11"},{"state":"accepted","name":"rhodadn1 rhodadn1"},{"state":"accepted","name":"joseuc18 joseuc18"},{"state":"accepted","name":"Stephensek Stephensek"},{"state":"accepted","name":"Jasonfab Jasonfab"},{"state":"accepted","name":"russellwq60 russellwq60"},{"state":"accepted","name":"cindyqv1 cindyqv1"},{"state":"accepted","name":"Michaelbiz Michaelbiz"},{"state":"accepted","name":"Howardbrawn Howardbrawn"},{"state":"accepted","name":"chrisbl3 chrisbl3"},{"state":"accepted","name":"micheleuf16 micheleuf16"},{"state":"accepted","name":"Lljilpz Lljilpz"},{"state":"accepted","name":"deanwk1 deanwk1"},{"state":"accepted","name":"tommyws18 tommyws18"},{"state":"accepted","name":"edwinuz16 edwinuz16"},{"state":"accepted","name":"ukrozoos ukrozoos"},{"state":"accepted","name":"bernadettegb1 bernadettegb1"},{"state":"accepted","name":"Zelenacbw Zelenacbw"},{"state":"accepted","name":"opalrt11 opalrt11"},{"state":"accepted","name":"sarahxy18 sarahxy18"},{"state":"accepted","name":"Dqhghpc Dqhghpc"},{"state":"accepted","name":"willieqv18 willieqv18"},{"state":"accepted","name":"zdmvvf zdmvvf"},{"state":"accepted","name":"patricapq4 patricapq4"},{"state":"accepted","name":"warrenrb16 warrenrb16"},{"state":"accepted","name":"maritzaes1 maritzaes1"},{"state":"accepted","name":"terrencelu2 terrencelu2"},{"state":"accepted","name":"kufobc kufobc"},{"state":"accepted","name":"Josephtycle Josephtycle"},{"state":"accepted","name":"EdwardUneta EdwardUneta"},{"state":"accepted","name":"kevinnf4 kevinnf4"},{"state":"accepted","name":"Orfuhaq Orfuhaq"},{"state":"accepted","name":"Zelenayym Zelenayym"},{"state":"accepted","name":"Byronmat Byronmat"},{"state":"accepted","name":"Melenawwu Melenawwu"},{"state":"accepted","name":"edithwl60 edithwl60"},{"state":"accepted","name":"patriciawa1 patriciawa1"},{"state":"accepted","name":"angeliaqb16 angeliaqb16"},{"state":"accepted","name":"Danialserie Danialserie"},{"state":"accepted","name":"MaynardHor MaynardHor"},{"state":"accepted","name":"angelij16 angelij16"},{"state":"accepted","name":"lakishado11 lakishado11"},{"state":"accepted","name":"Pfwhyzd Pfwhyzd"},{"state":"accepted","name":"lavonnefy4 lavonnefy4"},{"state":"accepted","name":"kimberleyzq1 kimberleyzq1"},{"state":"accepted","name":"sharleneaw69 sharleneaw69"},{"state":"accepted","name":"Donaldmago Donaldmago"},{"state":"accepted","name":"kathiegs18 kathiegs18"},{"state":"accepted","name":"WillieGuanK WillieGuanK"},{"state":"accepted","name":"mariopi1 mariopi1"},{"state":"accepted","name":"martinaxn4 martinaxn4"},{"state":"accepted","name":"nardospoc nardospoc"},{"state":"accepted","name":"mpsmakpro mpsmakpro"},{"state":"accepted","name":"hillaryhk18 hillaryhk18"},{"state":"accepted","name":"BrianlinkKL BrianlinkKL"},{"state":"accepted","name":"Kilfasezes Kilfasezes"},{"state":"accepted","name":"HaroldSeita HaroldSeita"},{"state":"accepted","name":"RaymondNeN RaymondNeN"},{"state":"accepted","name":"StevenPoing StevenPoing"},{"state":"accepted","name":"agrohimdum agrohimdum"},{"state":"accepted","name":"RickyBluri RickyBluri"},{"state":"accepted","name":"haroldcd1 haroldcd1"},{"state":"accepted","name":"kristenvy1 kristenvy1"},{"state":"accepted","name":"Brandonket Brandonket"},{"state":"accepted","name":"hgb hsdh yandex.ru hgb hsdh yandex.ru"},{"state":"accepted","name":"Darreningem Darreningem"},{"state":"accepted","name":"avisdd16 avisdd16"},{"state":"accepted","name":"lucilemz1 lucilemz1"},{"state":"accepted","name":"alextc60 alextc60"},{"state":"accepted","name":"marifg4 marifg4"},{"state":"accepted","name":"zoeSon zoeSon"},{"state":"accepted","name":"xchasvzsxe xchasvzsxe"},{"state":"accepted","name":"angeliquebj16 angeliquebj16"},{"state":"accepted","name":"miriamxq4 miriamxq4"},{"state":"accepted","name":"karener11 karener11"},{"state":"accepted","name":"youngyt4 youngyt4"},{"state":"accepted","name":"agrohimdgt agrohimdgt"},{"state":"accepted","name":"Chrisvaf Chrisvaf"},{"state":"accepted","name":"Melenaiee Melenaiee"},{"state":"accepted","name":"paullu60 paullu60"},{"state":"accepted","name":"rosanneqi4 rosanneqi4"},{"state":"accepted","name":"Daviditemo Daviditemo"},{"state":"accepted","name":"CharlesTug CharlesTug"},{"state":"accepted","name":"Goqvtws Goqvtws"},{"state":"accepted","name":"Inferiaadange Inferiaadange"},{"state":"accepted","name":"Golostenov791 Golostenov791"},{"state":"accepted","name":"Tylernound Tylernound"},{"state":"accepted","name":"agrohimbos agrohimbos"},{"state":"accepted","name":"jesseno69 jesseno69"},{"state":"accepted","name":"Pleervoxpro Pleervoxpro"},{"state":"accepted","name":"Abrahamcrard Abrahamcrard"},{"state":"accepted","name":"AaronAlets AaronAlets"},{"state":"accepted","name":"StevenThync StevenThync"},{"state":"accepted","name":"TerryClack TerryClack"},{"state":"accepted","name":"Franknag Franknag"},{"state":"accepted","name":"isabellefu11 isabellefu11"},{"state":"accepted","name":"mattieva16 mattieva16"},{"state":"accepted","name":"JosephDic JosephDic"},{"state":"accepted","name":"cherieux1 cherieux1"},{"state":"accepted","name":"Rmpvtof Rmpvtof"},{"state":"accepted","name":"tiaom16 tiaom16"},{"state":"accepted","name":"AbaHow AbaHow"},{"state":"accepted","name":"Melenajkp Melenajkp"},{"state":"accepted","name":"cliffordcz60 cliffordcz60"},{"state":"accepted","name":"jackiesl3 jackiesl3"},{"state":"accepted","name":"lorettalr2 lorettalr2"},{"state":"accepted","name":"MauriceBUB MauriceBUB"},{"state":"accepted","name":"Ceciltet Ceciltet"},{"state":"accepted","name":"Okunev840 Okunev840"},{"state":"accepted","name":"tiffanyzy69 tiffanyzy69"},{"state":"accepted","name":"Alfredtound Alfredtound"},{"state":"accepted","name":"Anthonygon Anthonygon"},{"state":"accepted","name":"Jennievox Jennievox"},{"state":"accepted","name":"Bogdanahe Bogdanahe"},{"state":"accepted","name":"Jamesideom Jamesideom"},{"state":"accepted","name":"velmavk16 velmavk16"},{"state":"accepted","name":"Alexyukhazoollar Alexyukhazoollar"},{"state":"accepted","name":"Odnorukov916 Odnorukov916"},{"state":"accepted","name":"nolaaj3 nolaaj3"},{"state":"accepted","name":"Slupiruen Slupiruen"},{"state":"accepted","name":"BanzaisTAINC BanzaisTAINC"},{"state":"accepted","name":"lucillemi4 lucillemi4"},{"state":"accepted","name":"heristelsukr heristelsukr"},{"state":"accepted","name":"ebonyvl11 ebonyvl11"},{"state":"accepted","name":"rhondazr16 rhondazr16"},{"state":"accepted","name":"DiM0n4ick911 DiM0n4ick911"},{"state":"accepted","name":"whitneybn1 whitneybn1"},{"state":"accepted","name":"Tario160 Tario160"},{"state":"accepted","name":"yariksvatov yariksvatov"},{"state":"accepted","name":"Victdob Victdob"},{"state":"accepted","name":"ShaneBEX ShaneBEX"},{"state":"accepted","name":"mattiecd69 mattiecd69"},{"state":"accepted","name":"Victorybw Victorybw"},{"state":"accepted","name":"Lestertam Lestertam"},{"state":"accepted","name":"EddieNop EddieNop"},{"state":"accepted","name":"selmaqo2 selmaqo2"},{"state":"accepted","name":"Nasrulaev427 Nasrulaev427"},{"state":"accepted","name":"JamesPhone JamesPhone"},{"state":"accepted","name":"nitagk3 nitagk3"},{"state":"accepted","name":"tinasg16 tinasg16"},{"state":"accepted","name":"Jkkttxd Jkkttxd"},{"state":"accepted","name":"Bogdanmtq Bogdanmtq"},{"state":"accepted","name":"udalenkapro udalenkapro"},{"state":"accepted","name":"dimahodckin dimahodckin"},{"state":"accepted","name":"WilliamSkich WilliamSkich"},{"state":"accepted","name":"WilliamLonna WilliamLonna"},{"state":"accepted","name":"Michaelbip Michaelbip"},{"state":"accepted","name":"LarryCoT LarryCoT"},{"state":"accepted","name":"AubreyAxori AubreyAxori"},{"state":"accepted","name":"gingerkj3 gingerkj3"},{"state":"accepted","name":"davepu60 davepu60"},{"state":"accepted","name":"Frrorgaratticgt Frrorgaratticgt"},{"state":"accepted","name":"Victorimpop Victorimpop"},{"state":"accepted","name":"sybiliw11 sybiliw11"},{"state":"accepted","name":"hillarysd60 hillarysd60"},{"state":"accepted","name":"keithoe2 keithoe2"},{"state":"accepted","name":"Inshakov814 Inshakov814"},{"state":"accepted","name":"Patrickgrook Patrickgrook"},{"state":"accepted","name":"adelineie3 adelineie3"},{"state":"accepted","name":"courtneyeu18 courtneyeu18"},{"state":"accepted","name":"Larrypiz Larrypiz"},{"state":"accepted","name":"milahaHit milahaHit"},{"state":"accepted","name":"AnnroW AnnroW"},{"state":"accepted","name":"Williampet Williampet"},{"state":"accepted","name":"kristacw1 kristacw1"},{"state":"accepted","name":"AitingeEi AitingeEi"},{"state":"accepted","name":"liliaoj3 liliaoj3"},{"state":"accepted","name":"cherita3 cherita3"},{"state":"accepted","name":"Gerasjutin433 Gerasjutin433"},{"state":"accepted","name":"hannahcu69 hannahcu69"},{"state":"accepted","name":"katypa69 katypa69"},{"state":"accepted","name":"Alaby Alaby"},{"state":"accepted","name":"Lovejko709 Lovejko709"},{"state":"accepted","name":"Hlwqlws Hlwqlws"},{"state":"accepted","name":"Rolandjed Rolandjed"},{"state":"accepted","name":"jordandg69 jordandg69"},{"state":"accepted","name":"adrianga69 adrianga69"},{"state":"accepted","name":"SaKayenta SaKayenta"},{"state":"accepted","name":"kristiezd11 kristiezd11"},{"state":"accepted","name":"rosalindavb4 rosalindavb4"},{"state":"accepted","name":"DavidAtomy DavidAtomy"},{"state":"accepted","name":"Skmdendpl Skmdendpl"},{"state":"accepted","name":"buzzanjqt buzzanjqt"},{"state":"accepted","name":"rosekw3 rosekw3"},{"state":"accepted","name":"myrapc1 myrapc1"},{"state":"accepted","name":"Anthonyvaf Anthonyvaf"},{"state":"accepted","name":"Haroldtib Haroldtib"},{"state":"accepted","name":"youngvo3 youngvo3"},{"state":"accepted","name":"Victorxac Victorxac"},{"state":"accepted","name":"Ernestroaks Ernestroaks"},{"state":"accepted","name":"Danieldaw Danieldaw"},{"state":"accepted","name":"Var Var"},{"state":"accepted","name":"Garkunov917 Garkunov917"},{"state":"accepted","name":"Foprgaratticgt Foprgaratticgt"},{"state":"accepted","name":"andrewei60 andrewei60"},{"state":"accepted","name":"darcyms3 darcyms3"},{"state":"accepted","name":"robertoag18 robertoag18"},{"state":"accepted","name":"goodwinpro goodwinpro"},{"state":"accepted","name":"PipiRalUnsal PipiRalUnsal"},{"state":"accepted","name":"Joshuaoxymn Joshuaoxymn"},{"state":"accepted","name":"MiltonLal MiltonLal"},{"state":"accepted","name":"jodyem1 jodyem1"},{"state":"accepted","name":"Bat Bat"},{"state":"accepted","name":"samuelay18 samuelay18"},{"state":"accepted","name":"Pap813 Pap813"},{"state":"accepted","name":"juliettear69 juliettear69"},{"state":"accepted","name":"eugenevc60 eugenevc60"},{"state":"accepted","name":"maggietw16 maggietw16"},{"state":"accepted","name":"MaurxiceBag MaurxiceBag"},{"state":"accepted","name":"Vgsfsmm Vgsfsmm"},{"state":"accepted","name":"angelahr1 angelahr1"},{"state":"accepted","name":"keithlu3 keithlu3"},{"state":"accepted","name":"leticiaid16 leticiaid16"},{"state":"accepted","name":"Prowenkov378 Prowenkov378"},{"state":"accepted","name":"Scottrothe Scottrothe"},{"state":"accepted","name":"luzfm60 luzfm60"},{"state":"accepted","name":"ChesterDib ChesterDib"},{"state":"accepted","name":"KennethQuona KennethQuona"},{"state":"accepted","name":"nelliekv2 nelliekv2"},{"state":"accepted","name":"Zacesebaqoo Zacesebaqoo"},{"state":"accepted","name":"juaname16 juaname16"},{"state":"accepted","name":"jaimeig4 jaimeig4"},{"state":"accepted","name":"lupejj11 lupejj11"},{"state":"accepted","name":"Sevrjugov996 Sevrjugov996"},{"state":"accepted","name":"HymanFes HymanFes"},{"state":"accepted","name":"WilliamThuff WilliamThuff"},{"state":"accepted","name":"myrtlecp3 myrtlecp3"},{"state":"accepted","name":"romakoschetov romakoschetov"},{"state":"accepted","name":"evangelinapz16 evangelinapz16"},{"state":"accepted","name":"louiswv1 louiswv1"},{"state":"accepted","name":"Alexparcova Alexparcova"},{"state":"accepted","name":"KennethRitte KennethRitte"},{"state":"accepted","name":"mitchelljn1 mitchelljn1"},{"state":"accepted","name":"dawnaj69 dawnaj69"},{"state":"accepted","name":"Suyxxtx Suyxxtx"},{"state":"accepted","name":"Justinbooma Justinbooma"},{"state":"accepted","name":"LeonelPig LeonelPig"},{"state":"accepted","name":"Staricyn739 Staricyn739"},{"state":"accepted","name":"margaritaru3 margaritaru3"},{"state":"accepted","name":"lucibeast lucibeast"},{"state":"accepted","name":"Davidgaw Davidgaw"},{"state":"accepted","name":"JustinWrery JustinWrery"},{"state":"accepted","name":"SamuelLag SamuelLag"},{"state":"accepted","name":"RichardGuink RichardGuink"},{"state":"accepted","name":"Phillippuddy Phillippuddy"},{"state":"accepted","name":"Kayentafs Kayentafs"},{"state":"accepted","name":"bheifzoollar bheifzoollar"},{"state":"accepted","name":"Chibisov444 Chibisov444"},{"state":"accepted","name":"KeithSer KeithSer"},{"state":"accepted","name":"RichardDon RichardDon"},{"state":"accepted","name":"DavidTah DavidTah"},{"state":"accepted","name":"Dennisrousy Dennisrousy"},{"state":"accepted","name":"lelasr1 lelasr1"},{"state":"accepted","name":"jerieb3 jerieb3"},{"state":"accepted","name":"curtisam11 curtisam11"},{"state":"accepted","name":"angeliquevf3 angeliquevf3"},{"state":"accepted","name":"madeleineuf2 madeleineuf2"},{"state":"accepted","name":"Kennyjem Kennyjem"},{"state":"accepted","name":"Kcnjbpz Kcnjbpz"},{"state":"accepted","name":"Libov270 Libov270"},{"state":"accepted","name":"GeorgeSteag GeorgeSteag"},{"state":"accepted","name":"virgilxg4 virgilxg4"},{"state":"accepted","name":"VasilotHep VasilotHep"},{"state":"accepted","name":"jannaqd1 jannaqd1"},{"state":"accepted","name":"angelinatj60 angelinatj60"},{"state":"accepted","name":"diannsm60 diannsm60"},{"state":"accepted","name":"Oolgvmk Oolgvmk"},{"state":"accepted","name":"mitzioy2 mitzioy2"},{"state":"accepted","name":"aureliapp69 aureliapp69"},{"state":"accepted","name":"Peter Shapiro"},{"state":"accepted","name":"DarioreX DarioreX"},{"state":"accepted","name":"Mokrickij594 Mokrickij594"},{"state":"accepted","name":"StripperarGitly StripperarGitly"},{"state":"accepted","name":"DavFew DavFew"},{"state":"accepted","name":"nelsonpm4 nelsonpm4"},{"state":"accepted","name":"RobertLypet RobertLypet"},{"state":"accepted","name":"JeffreyEnges JeffreyEnges"},{"state":"accepted","name":"ClydeLab ClydeLab"},{"state":"accepted","name":"Samuelzep Samuelzep"},{"state":"accepted","name":"marinanp69 marinanp69"},{"state":"accepted","name":"euoaculk euoaculk"},{"state":"accepted","name":"benrf1 benrf1"},{"state":"accepted","name":"Albertfut Albertfut"},{"state":"accepted","name":"priscillaam3 priscillaam3"},{"state":"accepted","name":"NudeStripperlAmutt NudeStripperlAmutt"},{"state":"accepted","name":"Robertsnody Robertsnody"},{"state":"accepted","name":"Edwardrow Edwardrow"},{"state":"accepted","name":"rebeccapd1 rebeccapd1"},{"state":"accepted","name":"Sokolkin136 Sokolkin136"},{"state":"accepted","name":"carolynom16 carolynom16"},{"state":"accepted","name":"patriciagt2 patriciagt2"},{"state":"accepted","name":"annieao3 annieao3"},{"state":"accepted","name":"MelvinNax MelvinNax"},{"state":"accepted","name":"tracyfr2 tracyfr2"},{"state":"accepted","name":"Mwvxrey Mwvxrey"},{"state":"accepted","name":"loisae3 loisae3"},{"state":"accepted","name":"Romsssdxeonaita Romsssdxeonaita"},{"state":"accepted","name":"gabrielalu60 gabrielalu60"},{"state":"accepted","name":"malindawz60 malindawz60"},{"state":"accepted","name":"ashleybk1 ashleybk1"},{"state":"accepted","name":"Chizhevskij050 Chizhevskij050"},{"state":"accepted","name":"Aaroncheak Aaroncheak"},{"state":"accepted","name":"Mariochano Mariochano"},{"state":"accepted","name":"Playmarketpro Playmarketpro"},{"state":"accepted","name":"Donaldtah Donaldtah"},{"state":"accepted","name":"JefferyLadia JefferyLadia"},{"state":"accepted","name":"velmawa3 velmawa3"},{"state":"accepted","name":"riklimowwa riklimowwa"},{"state":"accepted","name":"harrynb1 harrynb1"},{"state":"accepted","name":"JuUanxzNema JuUanxzNema"},{"state":"accepted","name":"RobertRow RobertRow"},{"state":"accepted","name":"candacemw3 candacemw3"},{"state":"accepted","name":"Frankep Frankep"},{"state":"accepted","name":"adamap2 adamap2"},{"state":"accepted","name":"Levanovich556 Levanovich556"},{"state":"accepted","name":"vernonmh1 vernonmh1"},{"state":"accepted","name":"ukrotopzop ukrotopzop"},{"state":"accepted","name":"marioner1 marioner1"},{"state":"accepted","name":"Essess Essess"},{"state":"accepted","name":"MoyaBix MoyaBix"},{"state":"accepted","name":"DinialCal DinialCal"},{"state":"accepted","name":"MichaelGed MichaelGed"},{"state":"accepted","name":"Jasonovelm Jasonovelm"},{"state":"accepted","name":"Joshuapiods Joshuapiods"},{"state":"accepted","name":"Philliptok Philliptok"},{"state":"accepted","name":"CharlesJep CharlesJep"},{"state":"accepted","name":"Josephmop Josephmop"},{"state":"accepted","name":"Robertgaw Robertgaw"},{"state":"accepted","name":"yolandaaq2 yolandaaq2"},{"state":"accepted","name":"leliahq18 leliahq18"},{"state":"accepted","name":"DonaldLaw DonaldLaw"},{"state":"accepted","name":"heliumUL heliumUL"},{"state":"accepted","name":"gildayq60 gildayq60"},{"state":"accepted","name":"Sojnxkt Sojnxkt"},{"state":"accepted","name":"janettetv1 janettetv1"},{"state":"accepted","name":"mavisvc4 mavisvc4"},{"state":"accepted","name":"SamuelCop SamuelCop"},{"state":"accepted","name":"CraigVem CraigVem"},{"state":"accepted","name":"anthonyaz60 anthonyaz60"},{"state":"accepted","name":"Denniscib Denniscib"},{"state":"accepted","name":"Rulatedrita Rulatedrita"},{"state":"accepted","name":"stephenow60 stephenow60"},{"state":"accepted","name":"blancapk60 blancapk60"},{"state":"accepted","name":"EugeniaRip EugeniaRip"},{"state":"accepted","name":"eniduk60 eniduk60"},{"state":"accepted","name":"benjaminfd11 benjaminfd11"},{"state":"accepted","name":"earlenelr69 earlenelr69"},{"state":"accepted","name":"WilliamLog WilliamLog"},{"state":"accepted","name":"jimmyix18 jimmyix18"},{"state":"accepted","name":"marioiz69 marioiz69"},{"state":"accepted","name":"romakrytkin romakrytkin"},{"state":"accepted","name":"tixanovhoova tixanovhoova"},{"state":"accepted","name":"brendadc11 brendadc11"},{"state":"accepted","name":"abbyca4 abbyca4"},{"state":"accepted","name":"michealrk60 michealrk60"},{"state":"accepted","name":"floydkm4 floydkm4"},{"state":"accepted","name":"Huhorov628 Huhorov628"},{"state":"accepted","name":"carlyhh11 carlyhh11"},{"state":"accepted","name":"Theoliphychosypsulk Theoliphychosypsulk"},{"state":"accepted","name":"Andreasbdp Andreasbdp"},{"state":"accepted","name":"JanetMat JanetMat"},{"state":"accepted","name":"Gabrielweacy Gabrielweacy"},{"state":"accepted","name":"barbaraxr2 barbaraxr2"},{"state":"accepted","name":"kalidazoollar kalidazoollar"},{"state":"accepted","name":"jodieca4 jodieca4"},{"state":"accepted","name":"sheilaai4 sheilaai4"},{"state":"accepted","name":"Emogenlink Emogenlink"},{"state":"accepted","name":"tommyly2 tommyly2"},{"state":"accepted","name":"bobbyss11 bobbyss11"},{"state":"accepted","name":"Fbjknda Fbjknda"},{"state":"accepted","name":"geekmapspro geekmapspro"},{"state":"accepted","name":"vincentnj11 vincentnj11"},{"state":"accepted","name":"VictorFub VictorFub"},{"state":"accepted","name":"MitchJem MitchJem"},{"state":"accepted","name":"sheilagj60 sheilagj60"},{"state":"accepted","name":"AnthonyNUS AnthonyNUS"},{"state":"accepted","name":"Donalddappy Donalddappy"},{"state":"accepted","name":"diannhq69 diannhq69"},{"state":"accepted","name":"Terskij368 Terskij368"},{"state":"accepted","name":"maxpr2 maxpr2"},{"state":"accepted","name":"clarencexr3 clarencexr3"},{"state":"accepted","name":"MaksiqPib MaksiqPib"},{"state":"accepted","name":"Conniedaw Conniedaw"},{"state":"accepted","name":"Jesseaboni Jesseaboni"},{"state":"accepted","name":"glendaip11 glendaip11"},{"state":"accepted","name":"PatrickWet PatrickWet"},{"state":"accepted","name":"Gobatym Gobatym"},{"state":"accepted","name":"jimmiexj60 jimmiexj60"},{"state":"accepted","name":"Sooleymaratticgt Sooleymaratticgt"},{"state":"accepted","name":"leegb69 leegb69"},{"state":"accepted","name":"queenwm1 queenwm1"},{"state":"accepted","name":"shannonql11 shannonql11"},{"state":"accepted","name":"bertadf1 bertadf1"},{"state":"accepted","name":"Derrickflept Derrickflept"},{"state":"accepted","name":"summerdolb summerdolb"},{"state":"accepted","name":"ingridyp4 ingridyp4"},{"state":"accepted","name":"Darrenbus Darrenbus"},{"state":"accepted","name":"lavardiFedenendtes lavardiFedenendtes"},{"state":"accepted","name":"Brusilovskij948 Brusilovskij948"},{"state":"accepted","name":"penelopehm60 penelopehm60"},{"state":"accepted","name":"staceyyz1 staceyyz1"},{"state":"accepted","name":"janineuh1 janineuh1"},{"state":"accepted","name":"jerirp4 jerirp4"},{"state":"accepted","name":"Scottnoura Scottnoura"},{"state":"accepted","name":"AbdHow AbdHow"},{"state":"accepted","name":"AlbertEnrow AlbertEnrow"},{"state":"accepted","name":"icheallewex icheallewex"},{"state":"accepted","name":"SandraPiemo SandraPiemo"},{"state":"accepted","name":"traceyrz3 traceyrz3"},{"state":"accepted","name":"millicentzh3 millicentzh3"},{"state":"accepted","name":"Matthewtah Matthewtah"},{"state":"accepted","name":"Victorlip Victorlip"},{"state":"accepted","name":"marcibt16 marcibt16"},{"state":"accepted","name":"Russellhet Russellhet"},{"state":"accepted","name":"Pomjalovskij924 Pomjalovskij924"},{"state":"accepted","name":"pamll4 pamll4"},{"state":"accepted","name":"Youtubetomp3a2490 Youtubetomp3a2490"},{"state":"accepted","name":"Gregoryaftet Gregoryaftet"},{"state":"accepted","name":"MichaelMof MichaelMof"},{"state":"accepted","name":"karieh11 karieh11"},{"state":"accepted","name":"alliexv60 alliexv60"},{"state":"accepted","name":"Andreaskua Andreaskua"},{"state":"accepted","name":"adelinefc18 adelinefc18"},{"state":"accepted","name":"tammicx1 tammicx1"},{"state":"accepted","name":"Berrybef Berrybef"},{"state":"accepted","name":"cliffordjy18 cliffordjy18"},{"state":"accepted","name":"Kosyh724 Kosyh724"},{"state":"accepted","name":"Timothycoess Timothycoess"},{"state":"accepted","name":"StanleyBiz StanleyBiz"},{"state":"accepted","name":"CharlesCen CharlesCen"},{"state":"accepted","name":"Donaldhip Donaldhip"},{"state":"accepted","name":"britneytx60 britneytx60"},{"state":"accepted","name":"steveii1 steveii1"},{"state":"accepted","name":"jamieqo1 jamieqo1"},{"state":"accepted","name":"lizasl18 lizasl18"},{"state":"accepted","name":"RonaldLog RonaldLog"},{"state":"accepted","name":"HorseEquipment HorseEquipment"},{"state":"accepted","name":"aidauu69 aidauu69"},{"state":"accepted","name":"HrustalSt HrustalSt"},{"state":"accepted","name":"Boecgesse Boecgesse"},{"state":"accepted","name":"Shirokouhov390 Shirokouhov390"},{"state":"accepted","name":"trudyfb1 trudyfb1"},{"state":"accepted","name":"maryannevy1 maryannevy1"},{"state":"accepted","name":"dianebz69 dianebz69"},{"state":"accepted","name":"juliejb3 juliejb3"},{"state":"accepted","name":"CalvinUlces CalvinUlces"},{"state":"accepted","name":"Walterignig Walterignig"},{"state":"accepted","name":"SammyKef SammyKef"},{"state":"accepted","name":"Bogdangaume Bogdangaume"},{"state":"accepted","name":"ArtemPenly ArtemPenly"},{"state":"accepted","name":"AlexIllewex AlexIllewex"},{"state":"accepted","name":"AbeHow AbeHow"},{"state":"accepted","name":"maureenad4 maureenad4"},{"state":"accepted","name":"lindsaybo4 lindsaybo4"},{"state":"accepted","name":"mashanHit mashanHit"},{"state":"accepted","name":"maxfy18 maxfy18"},{"state":"accepted","name":"Davidencon Davidencon"},{"state":"accepted","name":"Vernoncek Vernoncek"},{"state":"accepted","name":"franceszz2 franceszz2"},{"state":"accepted","name":"Urvanov421 Urvanov421"},{"state":"accepted","name":"paigeeq2 paigeeq2"},{"state":"accepted","name":"RickyCiz RickyCiz"},{"state":"accepted","name":"coletteqi1 coletteqi1"},{"state":"accepted","name":"ronaldde60 ronaldde60"},{"state":"accepted","name":"kaylait4 kaylait4"},{"state":"accepted","name":"marlarc2 marlarc2"},{"state":"accepted","name":"BorisMibia BorisMibia"},{"state":"accepted","name":"Dergachov485 Dergachov485"},{"state":"accepted","name":"carlosig60 carlosig60"},{"state":"accepted","name":"doloresri3 doloresri3"},{"state":"accepted","name":"Vadimdum Vadimdum"},{"state":"accepted","name":"anthonyxx1 anthonyxx1"},{"state":"accepted","name":"shellyoq16 shellyoq16"},{"state":"accepted","name":"hjvfifzoollar hjvfifzoollar"},{"state":"accepted","name":"norafq11 norafq11"},{"state":"accepted","name":"moniquedl11 moniquedl11"},{"state":"accepted","name":"RobertSnamn RobertSnamn"},{"state":"accepted","name":"Edwardsaw Edwardsaw"},{"state":"accepted","name":"LesterBug LesterBug"},{"state":"accepted","name":"Arseniysnuch Arseniysnuch"},{"state":"accepted","name":"myrtleot60 myrtleot60"},{"state":"accepted","name":"VishivkaLok VishivkaLok"},{"state":"accepted","name":"Bezsonov917 Bezsonov917"},{"state":"accepted","name":"jeanineoh4 jeanineoh4"},{"state":"accepted","name":"jeannineup2 jeannineup2"},{"state":"accepted","name":"reginakd69 reginakd69"},{"state":"accepted","name":"lorenadl69 lorenadl69"},{"state":"accepted","name":"MichaelKip MichaelKip"},{"state":"accepted","name":"Tommycoifs Tommycoifs"},{"state":"accepted","name":"Falileev427 Falileev427"},{"state":"accepted","name":"leannasp3 leannasp3"},{"state":"accepted","name":"rodneygk2 rodneygk2"},{"state":"accepted","name":"saranj3 saranj3"},{"state":"accepted","name":"Williamzen Williamzen"},{"state":"accepted","name":"Victortub Victortub"},{"state":"accepted","name":"heidivb1 heidivb1"},{"state":"accepted","name":"DavidNax DavidNax"},{"state":"accepted","name":"heidizx69 heidizx69"},{"state":"accepted","name":"MarvinLoult MarvinLoult"},{"state":"accepted","name":"AbhHow AbhHow"},{"state":"accepted","name":"JasonSkege JasonSkege"},{"state":"accepted","name":"edwardpe2 edwardpe2"},{"state":"accepted","name":"pznameniepro pznameniepro"},{"state":"accepted","name":"florinecr4 florinecr4"},{"state":"accepted","name":"Anil  Gupta"},{"state":"accepted","name":"Faljandin835 Faljandin835"},{"state":"accepted","name":"deborarw69 deborarw69"},{"state":"accepted","name":"Kerrybap Kerrybap"},{"state":"accepted","name":"WilliamNop WilliamNop"},{"state":"accepted","name":"evelynms16 evelynms16"},{"state":"accepted","name":"maxineqb69 maxineqb69"},{"state":"accepted","name":"hollyoi3 hollyoi3"},{"state":"accepted","name":"Jameslip Jameslip"},{"state":"accepted","name":"jefferyqk11 jefferyqk11"},{"state":"accepted","name":"Soft_MuzTracker Soft_MuzTracker"},{"state":"accepted","name":"Ericnef Ericnef"},{"state":"accepted","name":"PeterPleaM PeterPleaM"},{"state":"accepted","name":"Rysev578 Rysev578"},{"state":"accepted","name":"eulatr60 eulatr60"},{"state":"accepted","name":"beatricero18 beatricero18"},{"state":"accepted","name":"cherieg11 cherieg11"},{"state":"accepted","name":"janellfv18 janellfv18"},{"state":"accepted","name":"galefn16 galefn16"},{"state":"accepted","name":"arnoldjx1 arnoldjx1"},{"state":"accepted","name":"lillyqa1 lillyqa1"},{"state":"accepted","name":"GeraldJAK GeraldJAK"},{"state":"accepted","name":"alexandragw18 alexandragw18"},{"state":"accepted","name":"AbiHow AbiHow"},{"state":"accepted","name":"EdwardBon EdwardBon"},{"state":"accepted","name":"sidneywl4 sidneywl4"},{"state":"accepted","name":"nikkiwv3 nikkiwv3"},{"state":"accepted","name":"armandosg2 armandosg2"},{"state":"accepted","name":"JamesKar JamesKar"},{"state":"accepted","name":"Fedjuhin897 Fedjuhin897"},{"state":"accepted","name":"tigrovaolia tigrovaolia"},{"state":"accepted","name":"jacquelinelc3 jacquelinelc3"},{"state":"accepted","name":"jangw69 jangw69"},{"state":"accepted","name":"sophiegt69 sophiegt69"},{"state":"accepted","name":"Lesleysek Lesleysek"},{"state":"accepted","name":"katherynhe3 katherynhe3"},{"state":"accepted","name":"inezdg11 inezdg11"},{"state":"accepted","name":"Posnikov994 Posnikov994"},{"state":"accepted","name":"cecilegp3 cecilegp3"},{"state":"accepted","name":"Ellieszoollar Ellieszoollar"},{"state":"accepted","name":"MichaelAdhew MichaelAdhew"},{"state":"accepted","name":"MiguelSwiny MiguelSwiny"},{"state":"accepted","name":"vivianlk1 vivianlk1"},{"state":"accepted","name":"kristineut1 kristineut1"},{"state":"accepted","name":"culinarorgpro culinarorgpro"},{"state":"accepted","name":"Foxerdob Foxerdob"},{"state":"accepted","name":"Coreyjek Coreyjek"},{"state":"accepted","name":"ramonvy3 ramonvy3"},{"state":"accepted","name":"glendakv11 glendakv11"},{"state":"accepted","name":"carlywm1 carlywm1"},{"state":"accepted","name":"ollieti3 ollieti3"},{"state":"accepted","name":"ReggieGak ReggieGak"},{"state":"accepted","name":"Williamtom Williamtom"},{"state":"accepted","name":"Lomkov135 Lomkov135"},{"state":"accepted","name":"alexandrapr60 alexandrapr60"},{"state":"accepted","name":"AboHow AboHow"},{"state":"accepted","name":"cassieyl1 cassieyl1"},{"state":"accepted","name":"josefinalh60 josefinalh60"},{"state":"accepted","name":"AnnabelAQ AnnabelAQ"},{"state":"accepted","name":"Davidfal Davidfal"},{"state":"accepted","name":"adrianaq18 adrianaq18"},{"state":"accepted","name":"Filin228 Filin228"},{"state":"accepted","name":"benjaminim4 benjaminim4"},{"state":"accepted","name":"claytonok16 claytonok16"},{"state":"accepted","name":"alejandrarq3 alejandrarq3"},{"state":"accepted","name":"MichaelBog MichaelBog"},{"state":"accepted","name":"Philipflage Philipflage"},{"state":"accepted","name":"WilliamAllow WilliamAllow"},{"state":"accepted","name":"Ronaldduelf Ronaldduelf"},{"state":"accepted","name":"WilliamVarve WilliamVarve"},{"state":"accepted","name":"WilliamNaiff WilliamNaiff"},{"state":"accepted","name":"TerryFed TerryFed"},{"state":"accepted","name":"Sidneycap Sidneycap"},{"state":"accepted","name":"wesleyus69 wesleyus69"},{"state":"accepted","name":"Patrickaburl Patrickaburl"},{"state":"accepted","name":"carmenjv2 carmenjv2"},{"state":"accepted","name":"francineoi2 francineoi2"},{"state":"accepted","name":"Leshunov741 Leshunov741"},{"state":"accepted","name":"GowardStarks GowardStarks"},{"state":"accepted","name":"royuu2 royuu2"},{"state":"accepted","name":"vanessafh1 vanessafh1"},{"state":"accepted","name":"lynnlc18 lynnlc18"},{"state":"accepted","name":"ClairSwexy ClairSwexy"},{"state":"accepted","name":"Robertunsaw Robertunsaw"},{"state":"accepted","name":"olyaaurovaya olyaaurovaya"},{"state":"accepted","name":"Begerivese Begerivese"},{"state":"accepted","name":"Edwardflouh Edwardflouh"},{"state":"accepted","name":"BettyAculp BettyAculp"},{"state":"accepted","name":"AnthonyInham AnthonyInham"},{"state":"accepted","name":"Nnzorqo Nnzorqo"},{"state":"accepted","name":"AbrHow AbrHow"},{"state":"accepted","name":"maudeuz3 maudeuz3"},{"state":"accepted","name":"Verzilov318 Verzilov318"},{"state":"accepted","name":"jackiekt69 jackiekt69"},{"state":"accepted","name":"SeoMeganhix SeoMeganhix"},{"state":"accepted","name":"caseymi1 caseymi1"},{"state":"accepted","name":"tishamh1 tishamh1"},{"state":"accepted","name":"BillyOrate BillyOrate"},{"state":"accepted","name":"WilliamFer WilliamFer"},{"state":"accepted","name":"Samuelimpap Samuelimpap"},{"state":"accepted","name":"Donaldbew Donaldbew"},{"state":"accepted","name":"hollieoq69 hollieoq69"},{"state":"accepted","name":"Jimmiesmeds Jimmiesmeds"},{"state":"accepted","name":"Arthurson Arthurson"},{"state":"accepted","name":"winshlwin winshlwin"},{"state":"accepted","name":"ThomasStunk ThomasStunk"},{"state":"accepted","name":"Haroldwak Haroldwak"},{"state":"accepted","name":"Philiplap Philiplap"},{"state":"accepted","name":"Julioexeve Julioexeve"},{"state":"accepted","name":"Charlesfek Charlesfek"},{"state":"accepted","name":"RemontLic RemontLic"},{"state":"accepted","name":"tishalw11 tishalw11"},{"state":"accepted","name":"blanchell60 blanchell60"},{"state":"accepted","name":"Arseenkov126 Arseenkov126"},{"state":"accepted","name":"ettazf4 ettazf4"},{"state":"accepted","name":"Sbkbsqx Sbkbsqx"},{"state":"accepted","name":"pirpirpro pirpirpro"},{"state":"accepted","name":"sherrilw3 sherrilw3"},{"state":"accepted","name":"StanleyBoync StanleyBoync"},{"state":"accepted","name":"Timothyfes Timothyfes"},{"state":"accepted","name":"carmelladu18 carmelladu18"},{"state":"accepted","name":"KevinGot KevinGot"},{"state":"accepted","name":"Robinven Robinven"},{"state":"accepted","name":"roxannede16 roxannede16"},{"state":"accepted","name":"lorixr69 lorixr69"},{"state":"accepted","name":"brandimh18 brandimh18"},{"state":"accepted","name":"Aniskovich464 Aniskovich464"},{"state":"accepted","name":"teryrapro teryrapro"},{"state":"accepted","name":"Waynebek Waynebek"},{"state":"accepted","name":"Lzwfwcn Lzwfwcn"},{"state":"accepted","name":"Heathersaf Heathersaf"},{"state":"accepted","name":"dfccjxrfzoollar dfccjxrfzoollar"},{"state":"accepted","name":"lenorehb2 lenorehb2"},{"state":"accepted","name":"gingernv2 gingernv2"},{"state":"accepted","name":"Herbertdrymn Herbertdrymn"},{"state":"accepted","name":"Larrytiz Larrytiz"},{"state":"accepted","name":"barbramk11 barbramk11"},{"state":"accepted","name":"priscillabp4 priscillabp4"},{"state":"accepted","name":"StellaheP StellaheP"},{"state":"accepted","name":"hughkb60 hughkb60"},{"state":"accepted","name":"melindaha69 melindaha69"},{"state":"accepted","name":"johnnietk18 johnnietk18"},{"state":"accepted","name":"AbsHow AbsHow"},{"state":"accepted","name":"hilarycr11 hilarycr11"},{"state":"accepted","name":"Bolotnikov461 Bolotnikov461"},{"state":"accepted","name":"nelliece11 nelliece11"},{"state":"accepted","name":"ermagx4 ermagx4"},{"state":"accepted","name":"nikkidb18 nikkidb18"},{"state":"accepted","name":"Sandrades Sandrades"},{"state":"accepted","name":"karlagv2 karlagv2"},{"state":"accepted","name":"lindajv3 lindajv3"},{"state":"accepted","name":"lorakd4 lorakd4"},{"state":"accepted","name":"katherinepi4 katherinepi4"},{"state":"accepted","name":"Tutunnikov389 Tutunnikov389"},{"state":"accepted","name":"larauh60 larauh60"},{"state":"accepted","name":"julianuq60 julianuq60"},{"state":"accepted","name":"amberym3 amberym3"},{"state":"accepted","name":"zhorasmagin zhorasmagin"},{"state":"accepted","name":"ZakplomTuppy ZakplomTuppy"},{"state":"accepted","name":"willardgz2 willardgz2"},{"state":"accepted","name":"Videoconvertercom Videoconvertercom"},{"state":"accepted","name":"JamesNub JamesNub"},{"state":"accepted","name":"Cabinetbab Cabinetbab"},{"state":"accepted","name":"joanbr69 joanbr69"},{"state":"accepted","name":"thomasxb18 thomasxb18"},{"state":"accepted","name":"bobam1 bobam1"},{"state":"accepted","name":"minepepro minepepro"},{"state":"accepted","name":"kristinawf3 kristinawf3"},{"state":"accepted","name":"AbuHow AbuHow"},{"state":"accepted","name":"Puchkov948 Puchkov948"},{"state":"accepted","name":"DomenicHet DomenicHet"},{"state":"accepted","name":"marinapx4 marinapx4"},{"state":"accepted","name":"Monika Jacob"},{"state":"accepted","name":"natashaqy1 natashaqy1"},{"state":"accepted","name":"aureliaeu16 aureliaeu16"},{"state":"accepted","name":"Kujbashev091 Kujbashev091"},{"state":"accepted","name":"margeryol16 margeryol16"},{"state":"accepted","name":"koronafin koronafin"},{"state":"accepted","name":"olliatimofeeva olliatimofeeva"},{"state":"accepted","name":"BanrikoLow BanrikoLow"},{"state":"accepted","name":"joshuavy2 joshuavy2"},{"state":"accepted","name":"SusanBaria SusanBaria"},{"state":"accepted","name":"Epihin804 Epihin804"},{"state":"accepted","name":"Nzvnbgh Nzvnbgh"},{"state":"accepted","name":"lkustovskaya lkustovskaya"},{"state":"accepted","name":"selenabd11 selenabd11"},{"state":"accepted","name":"floraza11 floraza11"},{"state":"accepted","name":"neldazo69 neldazo69"},{"state":"accepted","name":"maxbd16 maxbd16"},{"state":"accepted","name":"joeljd1 joeljd1"},{"state":"accepted","name":"letamu3 letamu3"},{"state":"accepted","name":"Tykvin946 Tykvin946"},{"state":"accepted","name":"daneo1 daneo1"},{"state":"accepted","name":"anthonygh1 anthonygh1"},{"state":"accepted","name":"shellyzw3 shellyzw3"},{"state":"accepted","name":"dlitovamarina dlitovamarina"},{"state":"accepted","name":"helenet1 helenet1"},{"state":"accepted","name":"RobertGuh RobertGuh"},{"state":"accepted","name":"JustinRiz JustinRiz"},{"state":"accepted","name":"moniquehl3 moniquehl3"},{"state":"accepted","name":"malloryph18 malloryph18"},{"state":"accepted","name":"lynettewb60 lynettewb60"},{"state":"accepted","name":"apmarketpro apmarketpro"},{"state":"accepted","name":"altait3 altait3"},{"state":"accepted","name":"Aurizarzoollar Aurizarzoollar"},{"state":"accepted","name":"Williamabele Williamabele"},{"state":"accepted","name":"Zabuzov494 Zabuzov494"},{"state":"accepted","name":"AbyHow AbyHow"},{"state":"accepted","name":"tammioh60 tammioh60"},{"state":"accepted","name":"gildaln60 gildaln60"},{"state":"accepted","name":"Marcusswing Marcusswing"},{"state":"accepted","name":"apple-iphone-Taw apple-iphone-Taw"},{"state":"accepted","name":"webprospekt24-ric webprospekt24-ric"},{"state":"accepted","name":"auto-gadget24-bof auto-gadget24-bof"},{"state":"accepted","name":"gnb-burenie-leave gnb-burenie-leave"},{"state":"accepted","name":"jodimj11 jodimj11"},{"state":"accepted","name":"JamesOpism JamesOpism"},{"state":"accepted","name":"Dewittpalay Dewittpalay"},{"state":"accepted","name":"ArtSDM-lboult ArtSDM-lboult"},{"state":"accepted","name":"rayok69 rayok69"},{"state":"accepted","name":"jimmymo11 jimmymo11"},{"state":"accepted","name":"Kramov557 Kramov557"},{"state":"accepted","name":"Andrewrhype Andrewrhype"},{"state":"accepted","name":"betsyry16 betsyry16"},{"state":"accepted","name":"Raymonddal Raymonddal"},{"state":"accepted","name":"Obrosimov321 Obrosimov321"},{"state":"accepted","name":"craigor4 craigor4"},{"state":"accepted","name":"alangh1 alangh1"},{"state":"accepted","name":"Gpgbsae Gpgbsae"},{"state":"accepted","name":"partnery124-Bof partnery124-Bof"},{"state":"accepted","name":"jimmieai16 jimmieai16"},{"state":"accepted","name":"earnestinenc3 earnestinenc3"},{"state":"accepted","name":"jerriis16 jerriis16"},{"state":"accepted","name":"krio24-trige krio24-trige"},{"state":"accepted","name":"JohnnyRor JohnnyRor"},{"state":"accepted","name":"cathyyu18 cathyyu18"},{"state":"accepted","name":"jonxm4 jonxm4"},{"state":"accepted","name":"Marev905 Marev905"},{"state":"accepted","name":"Billysed Billysed"},{"state":"accepted","name":"GeorgeAcums GeorgeAcums"},{"state":"accepted","name":"yolandame1 yolandame1"},{"state":"accepted","name":"WilliamFen WilliamFen"},{"state":"accepted","name":"WilliamSed WilliamSed"},{"state":"accepted","name":"Jamesraimb Jamesraimb"},{"state":"accepted","name":"pamelain2 pamelain2"},{"state":"accepted","name":"sidneydt4 sidneydt4"},{"state":"accepted","name":"Donaldcic Donaldcic"},{"state":"accepted","name":"SolomonAgips SolomonAgips"},{"state":"accepted","name":"Mauricefrora Mauricefrora"},{"state":"accepted","name":"Aarondes Aarondes"},{"state":"accepted","name":"Billysop Billysop"},{"state":"accepted","name":"carolinamt18 carolinamt18"},{"state":"accepted","name":"ambervb18 ambervb18"},{"state":"accepted","name":"laurihw2 laurihw2"},{"state":"accepted","name":"alysonsm18 alysonsm18"},{"state":"accepted","name":"galeev18 galeev18"},{"state":"accepted","name":"Lybmswp Lybmswp"},{"state":"accepted","name":"meganka11 meganka11"},{"state":"accepted","name":"Hudjakov359 Hudjakov359"},{"state":"accepted","name":"vikaNer vikaNer"},{"state":"accepted","name":"paulinept1 paulinept1"},{"state":"accepted","name":"CathyFusty CathyFusty"},{"state":"accepted","name":"TaniKurierCZprift TaniKurierCZprift"},{"state":"accepted","name":"AcaHow AcaHow"},{"state":"accepted","name":"pamelauh69 pamelauh69"},{"state":"accepted","name":"clydebt11 clydebt11"},{"state":"accepted","name":"randallmp1 randallmp1"},{"state":"accepted","name":"winnieiu1 winnieiu1"},{"state":"accepted","name":"AlenaStumn AlenaStumn"},{"state":"accepted","name":"VincentVoili VincentVoili"},{"state":"accepted","name":"Raphaeljef Raphaeljef"},{"state":"accepted","name":"margaretwt1 margaretwt1"},{"state":"accepted","name":"craigok18 craigok18"},{"state":"accepted","name":"WilliamDut WilliamDut"},{"state":"accepted","name":"Emerygex Emerygex"},{"state":"accepted","name":"Sotnickij314 Sotnickij314"},{"state":"accepted","name":"NatashaJoymn NatashaJoymn"},{"state":"accepted","name":"joannavk11 joannavk11"},{"state":"accepted","name":"tommywh69 tommywh69"},{"state":"accepted","name":"timothyuw69 timothyuw69"},{"state":"accepted","name":"betmanspo betmanspo"},{"state":"accepted","name":"leahef2 leahef2"},{"state":"accepted","name":"Ajtgkvi Ajtgkvi"},{"state":"accepted","name":"doramagopro doramagopro"},{"state":"accepted","name":"Vidus899i Vidus899i"},{"state":"accepted","name":"norahz3 norahz3"},{"state":"accepted","name":"nadiazk1 nadiazk1"},{"state":"accepted","name":"Trigorlov841 Trigorlov841"},{"state":"accepted","name":"TaniKurierHOprift TaniKurierHOprift"},{"state":"accepted","name":"Edwardrhick Edwardrhick"},{"state":"accepted","name":"laurencs1 laurencs1"},{"state":"accepted","name":"franciszw69 franciszw69"},{"state":"accepted","name":"rolanddb11 rolanddb11"},{"state":"accepted","name":"gloriapp60 gloriapp60"},{"state":"accepted","name":"kerfifzoollar kerfifzoollar"},{"state":"accepted","name":"Danieldam Danieldam"},{"state":"accepted","name":"Davidder Davidder"},{"state":"accepted","name":"Xfsqare Xfsqare"},{"state":"accepted","name":"Nepljuev679 Nepljuev679"},{"state":"accepted","name":"gracedn3 gracedn3"},{"state":"accepted","name":"Richardlibre Richardlibre"},{"state":"accepted","name":"kristenqd3 kristenqd3"},{"state":"accepted","name":"annva4 annva4"},{"state":"accepted","name":"coleenpy11 coleenpy11"},{"state":"accepted","name":"maryld69 maryld69"},{"state":"accepted","name":"Douglaslak Douglaslak"},{"state":"accepted","name":"vchfilmpro vchfilmpro"},{"state":"accepted","name":"Jessejoify Jessejoify"},{"state":"accepted","name":"ernamq1 ernamq1"},{"state":"accepted","name":"kittyty1 kittyty1"},{"state":"accepted","name":"karint16 karint16"},{"state":"accepted","name":"georgettemw4 georgettemw4"},{"state":"accepted","name":"pollydm2 pollydm2"},{"state":"accepted","name":"Seemaratticgt Seemaratticgt"},{"state":"accepted","name":"christinalr2 christinalr2"},{"state":"accepted","name":"AceHow AceHow"},{"state":"accepted","name":"katherynns2 katherynns2"},{"state":"accepted","name":"carissacx3 carissacx3"},{"state":"accepted","name":"Avilin712 Avilin712"},{"state":"accepted","name":"danae4 danae4"},{"state":"accepted","name":"marcywy4 marcywy4"},{"state":"accepted","name":"Ysmrbsr Ysmrbsr"},{"state":"accepted","name":"beatricecn11 beatricecn11"},{"state":"accepted","name":"magdalenals2 magdalenals2"},{"state":"accepted","name":"UteplaruSn UteplaruSn"},{"state":"accepted","name":"Jaimewab Jaimewab"},{"state":"accepted","name":"francinelk18 francinelk18"},{"state":"accepted","name":"Fatov110 Fatov110"},{"state":"accepted","name":"Dressshout Dressshout"},{"state":"accepted","name":"SWemaratticgt SWemaratticgt"},{"state":"accepted","name":"autumnbw3 autumnbw3"},{"state":"accepted","name":"GeraldHaf GeraldHaf"},{"state":"accepted","name":"johntk2 johntk2"},{"state":"accepted","name":"opaldb16 opaldb16"},{"state":"accepted","name":"janettepv2 janettepv2"},{"state":"accepted","name":"melbaie69 melbaie69"},{"state":"accepted","name":"Sigajlov279 Sigajlov279"},{"state":"accepted","name":"AnbCourf AnbCourf"},{"state":"accepted","name":"tiffanyns3 tiffanyns3"},{"state":"accepted","name":"jimci11 jimci11"},{"state":"accepted","name":"joese60 joese60"},{"state":"accepted","name":"shannonxn69 shannonxn69"},{"state":"accepted","name":"earleneth11 earleneth11"},{"state":"accepted","name":"Obrjadin216 Obrjadin216"},{"state":"accepted","name":"diannaei3 diannaei3"},{"state":"accepted","name":"concepcionet4 concepcionet4"},{"state":"accepted","name":"Brianzed Brianzed"},{"state":"accepted","name":"MartinBog MartinBog"},{"state":"accepted","name":"Kevindex Kevindex"},{"state":"accepted","name":"AchHow AchHow"},{"state":"accepted","name":"irenedu4 irenedu4"},{"state":"accepted","name":"troynt11 troynt11"},{"state":"accepted","name":"Charlesgline Charlesgline"},{"state":"accepted","name":"Sidorychev392 Sidorychev392"},{"state":"accepted","name":"elizabethlc16 elizabethlc16"},{"state":"accepted","name":"kathyhh4 kathyhh4"},{"state":"accepted","name":"latashasv18 latashasv18"},{"state":"accepted","name":"skupka-avto24-mus skupka-avto24-mus"},{"state":"accepted","name":"adelaks18 adelaks18"},{"state":"accepted","name":"NorvezhskiyDomSob NorvezhskiyDomSob"},{"state":"accepted","name":"LikHot LikHot"},{"state":"accepted","name":"kentoc2 kentoc2"},{"state":"accepted","name":"Strealovskih282 Strealovskih282"},{"state":"accepted","name":"vchkinopro vchkinopro"},{"state":"accepted","name":"idark16 idark16"},{"state":"accepted","name":"trinaaq2 trinaaq2"},{"state":"accepted","name":"kristineyh3 kristineyh3"},{"state":"accepted","name":"gorlina gorlina"},{"state":"accepted","name":"perryza69 perryza69"},{"state":"accepted","name":"BrentWredo BrentWredo"},{"state":"accepted","name":"sylviata16 sylviata16"},{"state":"accepted","name":"Dashunyazoollar Dashunyazoollar"},{"state":"accepted","name":"Atamanjuk613 Atamanjuk613"},{"state":"accepted","name":"avanp4 avanp4"},{"state":"accepted","name":"fannyah3 fannyah3"},{"state":"accepted","name":"warrenxr18 warrenxr18"},{"state":"accepted","name":"orane18 orane18"},{"state":"accepted","name":"enriquerv69 enriquerv69"},{"state":"accepted","name":"Kanygin382 Kanygin382"},{"state":"accepted","name":"Ppxmtun Ppxmtun"},{"state":"accepted","name":"KiteAlgarve KiteAlgarve"},{"state":"accepted","name":"katherineyu11 katherineyu11"},{"state":"accepted","name":"maudeqj11 maudeqj11"},{"state":"accepted","name":"benez1 benez1"},{"state":"accepted","name":"DeereckSor DeereckSor"},{"state":"accepted","name":"lesleyfu69 lesleyfu69"},{"state":"accepted","name":"Terryfooni Terryfooni"},{"state":"accepted","name":"Jaroshev274 Jaroshev274"},{"state":"accepted","name":"marinale69 marinale69"},{"state":"accepted","name":"laurenyl18 laurenyl18"},{"state":"accepted","name":"vsekchastipro vsekchastipro"},{"state":"accepted","name":"nitazl60 nitazl60"},{"state":"accepted","name":"AciHow AciHow"},{"state":"accepted","name":"artnemag artnemag"},{"state":"accepted","name":"staciebt69 staciebt69"},{"state":"accepted","name":"jamiow1 jamiow1"},{"state":"accepted","name":"Nadezhdinskij090 Nadezhdinskij090"},{"state":"accepted","name":"Kennethinavy Kennethinavy"},{"state":"accepted","name":"winifredkh16 winifredkh16"},{"state":"accepted","name":"wildafk4 wildafk4"},{"state":"accepted","name":"sondrajs4 sondrajs4"},{"state":"accepted","name":"joycebo69 joycebo69"},{"state":"accepted","name":"Piods Piods"},{"state":"accepted","name":"Babjanyshev490 Babjanyshev490"},{"state":"accepted","name":"amandazt16 amandazt16"},{"state":"accepted","name":"revaqj69 revaqj69"},{"state":"accepted","name":"emilypb16 emilypb16"},{"state":"accepted","name":"madelynbm3 madelynbm3"},{"state":"accepted","name":"BillyEmeft BillyEmeft"},{"state":"accepted","name":"KinoHep KinoHep"},{"state":"accepted","name":"Zimenyw Zimenyw"},{"state":"accepted","name":"Tarasevich574 Tarasevich574"},{"state":"accepted","name":"joelcd69 joelcd69"},{"state":"accepted","name":"neldadm2 neldadm2"},{"state":"accepted","name":"aidaeh1 aidaeh1"},{"state":"accepted","name":"peterfd16 peterfd16"},{"state":"accepted","name":"myrnatt4 myrnatt4"},{"state":"accepted","name":"Hoholev520 Hoholev520"},{"state":"accepted","name":"lenorerc69 lenorerc69"},{"state":"accepted","name":"jimmiexw69 jimmiexw69"},{"state":"accepted","name":"kirstenbf69 kirstenbf69"},{"state":"accepted","name":"lilianacc1 lilianacc1"},{"state":"accepted","name":"johnnieod60 johnnieod60"},{"state":"accepted","name":"zigzagtas zigzagtas"},{"state":"accepted","name":"Vfffflg Vfffflg"},{"state":"accepted","name":"helenegv3 helenegv3"},{"state":"accepted","name":"igruixboxpro igruixboxpro"},{"state":"accepted","name":"AcoHow AcoHow"},{"state":"accepted","name":"skudinaolya skudinaolya"},{"state":"accepted","name":"ErnestAnala ErnestAnala"},{"state":"accepted","name":"concepcionnh3 concepcionnh3"},{"state":"accepted","name":"GerigroW GerigroW"},{"state":"accepted","name":"decorreews decorreews"},{"state":"accepted","name":"meaganjn4 meaganjn4"},{"state":"accepted","name":"traceyye60 traceyye60"},{"state":"accepted","name":"Dobqqemaratticgt Dobqqemaratticgt"},{"state":"accepted","name":"javierpz18 javierpz18"},{"state":"accepted","name":"Fedjuhin238 Fedjuhin238"},{"state":"accepted","name":"deeof69 deeof69"},{"state":"accepted","name":"kristenrq69 kristenrq69"},{"state":"accepted","name":"GazizaRaw GazizaRaw"},{"state":"accepted","name":"fernandort1 fernandort1"},{"state":"accepted","name":"galejc60 galejc60"},{"state":"accepted","name":"inesfd1 inesfd1"},{"state":"accepted","name":"shawnor18 shawnor18"},{"state":"accepted","name":"ruixboxpro ruixboxpro"},{"state":"accepted","name":"Edwardspope Edwardspope"},{"state":"accepted","name":"lourdescv4 lourdescv4"},{"state":"accepted","name":"MetUsBou MetUsBou"},{"state":"accepted","name":"Sosimenko002 Sosimenko002"},{"state":"accepted","name":"eliseep16 eliseep16"},{"state":"accepted","name":"marcellaxc60 marcellaxc60"},{"state":"accepted","name":"lizziego16 lizziego16"},{"state":"accepted","name":"Afbfsya Afbfsya"},{"state":"accepted","name":"raebd60 raebd60"},{"state":"accepted","name":"albertafv69 albertafv69"},{"state":"accepted","name":"Gracehab Gracehab"},{"state":"accepted","name":"michellere2 michellere2"},{"state":"accepted","name":"katharinexe2 katharinexe2"},{"state":"accepted","name":"nikkaBus nikkaBus"},{"state":"accepted","name":"Bekulov949 Bekulov949"},{"state":"accepted","name":"AcrHow AcrHow"},{"state":"accepted","name":"christianfs18 christianfs18"},{"state":"accepted","name":"jenifersj18 jenifersj18"},{"state":"accepted","name":"JerryLeF JerryLeF"},{"state":"accepted","name":"Antonioqpo Antonioqpo"},{"state":"accepted","name":"mirgampro mirgampro"},{"state":"accepted","name":"laurenor1 laurenor1"},{"state":"accepted","name":"tommytd60 tommytd60"},{"state":"accepted","name":"rebafp60 rebafp60"},{"state":"accepted","name":"Doopemaratticgt Doopemaratticgt"},{"state":"accepted","name":"emilyjb1 emilyjb1"},{"state":"accepted","name":"alexandriavz3 alexandriavz3"},{"state":"accepted","name":"doreenrs4 doreenrs4"},{"state":"accepted","name":"ashleeah60 ashleeah60"},{"state":"accepted","name":"daleoy1 daleoy1"},{"state":"accepted","name":"bigcombats bigcombats"},{"state":"accepted","name":"amandaop1 amandaop1"},{"state":"accepted","name":"Smmrrppr Smmrrppr"},{"state":"accepted","name":"Antonionmr Antonionmr"},{"state":"accepted","name":"wesleywg60 wesleywg60"},{"state":"accepted","name":"Efremushkin936 Efremushkin936"},{"state":"accepted","name":"kuniccpaw kuniccpaw"},{"state":"accepted","name":"norawl1 norawl1"},{"state":"accepted","name":"oscaryz4 oscaryz4"},{"state":"accepted","name":"caroleye16 caroleye16"},{"state":"accepted","name":"madgebp3 madgebp3"},{"state":"accepted","name":"cefesync cefesync"},{"state":"accepted","name":"Meljuzov927 Meljuzov927"},{"state":"accepted","name":"AllenKayal AllenKayal"},{"state":"accepted","name":"Hot Hot"},{"state":"accepted","name":"scottap1 scottap1"},{"state":"accepted","name":"Anthonyacatt Anthonyacatt"},{"state":"accepted","name":"Fnow Fnow"},{"state":"accepted","name":"lloydvc4 lloydvc4"},{"state":"accepted","name":"latonyayi11 latonyayi11"},{"state":"accepted","name":"IreneGrold IreneGrold"},{"state":"accepted","name":"carlox2 carlox2"},{"state":"accepted","name":"Groomaratticgt Groomaratticgt"},{"state":"accepted","name":"migampro migampro"},{"state":"accepted","name":"Tishennikov387 Tishennikov387"},{"state":"accepted","name":"jerridl3 jerridl3"},{"state":"accepted","name":"likadunmova likadunmova"},{"state":"accepted","name":"angelaod3 angelaod3"},{"state":"accepted","name":"Jqgdlqo Jqgdlqo"},{"state":"accepted","name":"byronci4 byronci4"},{"state":"accepted","name":"tamikavv60 tamikavv60"},{"state":"accepted","name":"zigzagkr zigzagkr"},{"state":"accepted","name":"Lorenzoticky Lorenzoticky"},{"state":"accepted","name":"stellamg2 stellamg2"},{"state":"accepted","name":"lolabaryanova lolabaryanova"},{"state":"accepted","name":"AcsHow AcsHow"},{"state":"accepted","name":"NoreenSwend NoreenSwend"},{"state":"accepted","name":"gabrielkr3 gabrielkr3"},{"state":"accepted","name":"adrianargut adrianargut"},{"state":"accepted","name":"kathiebd60 kathiebd60"},{"state":"accepted","name":"erikcb11 erikcb11"},{"state":"accepted","name":"samhm1 samhm1"},{"state":"accepted","name":"eddievf18 eddievf18"},{"state":"accepted","name":"David Work"},{"state":"accepted","name":"Lisa Simmons"},{"state":"accepted","name":"dionnenh18 dionnenh18"},{"state":"accepted","name":"ThomasSoumb ThomasSoumb"},{"state":"accepted","name":"patrickye60 patrickye60"},{"state":"accepted","name":"celebritymodel mumbai"},{"state":"accepted","name":"jasontv4 jasontv4"},{"state":"accepted","name":"Vonniezoollar Vonniezoollar"},{"state":"accepted","name":"zigzachi zigzachi"},{"state":"accepted","name":"ramonqk1 ramonqk1"},{"state":"accepted","name":"howardhg60 howardhg60"},{"state":"accepted","name":"suzettewy69 suzettewy69"},{"state":"accepted","name":"VladislavRen VladislavRen"},{"state":"accepted","name":"stalmirapro stalmirapro"},{"state":"accepted","name":"betsyqn16 betsyqn16"},{"state":"accepted","name":"freddieyr2 freddieyr2"},{"state":"accepted","name":"Louisahed Louisahed"},{"state":"accepted","name":"kenui60 kenui60"},{"state":"accepted","name":"alfredlh69 alfredlh69"},{"state":"accepted","name":"harveysg16 harveysg16"},{"state":"accepted","name":"concepcionbk60 concepcionbk60"},{"state":"accepted","name":"jefferygj18 jefferygj18"},{"state":"accepted","name":"melanieer3 melanieer3"},{"state":"accepted","name":"CraigBeits CraigBeits"},{"state":"accepted","name":"KennethHon KennethHon"},{"state":"accepted","name":"AnthonyJef AnthonyJef"},{"state":"accepted","name":"RichardAdatt RichardAdatt"},{"state":"accepted","name":"bigbatmans bigbatmans"},{"state":"accepted","name":"ColemanWob ColemanWob"},{"state":"accepted","name":"aaronoo16 aaronoo16"},{"state":"accepted","name":"zacharyoi3 zacharyoi3"},{"state":"accepted","name":"raquelnq4 raquelnq4"},{"state":"accepted","name":"RamonFub RamonFub"},{"state":"accepted","name":"HeathBuize HeathBuize"},{"state":"accepted","name":"EdwardToump EdwardToump"},{"state":"accepted","name":"Danielnaf Danielnaf"},{"state":"accepted","name":"stamiromppro stamiromppro"},{"state":"accepted","name":"Nudwamz Nudwamz"},{"state":"accepted","name":"ActHow ActHow"},{"state":"accepted","name":"Douglaswheed Douglaswheed"},{"state":"accepted","name":"RobertIndic RobertIndic"},{"state":"accepted","name":"reynadf4 reynadf4"},{"state":"accepted","name":"Harryfruch Harryfruch"},{"state":"accepted","name":"maxxw2 maxxw2"},{"state":"accepted","name":"randyvn1 randyvn1"},{"state":"accepted","name":"PatrickSleld PatrickSleld"},{"state":"accepted","name":"likamuknova likamuknova"},{"state":"accepted","name":"dennistj4 dennistj4"},{"state":"accepted","name":"RataroW RataroW"},{"state":"accepted","name":"cafeacRit cafeacRit"},{"state":"accepted","name":"Scottplock Scottplock"},{"state":"accepted","name":"alisayj4 alisayj4"},{"state":"accepted","name":"marinacf1 marinacf1"},{"state":"accepted","name":"mpkanetpro mpkanetpro"},{"state":"accepted","name":"lottieaz2 lottieaz2"},{"state":"accepted","name":"zigzagatu zigzagatu"},{"state":"accepted","name":"grushenadya grushenadya"},{"state":"accepted","name":"lilapx3 lilapx3"},{"state":"accepted","name":"adelinelu11 adelinelu11"},{"state":"accepted","name":"fredmk18 fredmk18"},{"state":"accepted","name":"idaxq69 idaxq69"},{"state":"accepted","name":"ilale1 ilale1"},{"state":"accepted","name":"hildauk60 hildauk60"},{"state":"accepted","name":"hfifzoollar hfifzoollar"},{"state":"accepted","name":"Clinfoniounk Clinfoniounk"},{"state":"accepted","name":"pearlvz1 pearlvz1"},{"state":"accepted","name":"camilleit18 camilleit18"},{"state":"accepted","name":"BouiJuh BouiJuh"},{"state":"accepted","name":"mpkanetopro mpkanetopro"},{"state":"accepted","name":"jordanom18 jordanom18"},{"state":"accepted","name":"robertra2 robertra2"},{"state":"accepted","name":"Merillproge Merillproge"},{"state":"accepted","name":"keithge4 keithge4"},{"state":"accepted","name":"Hhmivph Hhmivph"},{"state":"accepted","name":"kittyfd69 kittyfd69"},{"state":"accepted","name":"aaronja2 aaronja2"},{"state":"accepted","name":"gabriellegu3 gabriellegu3"},{"state":"accepted","name":"GabrielAdunc GabrielAdunc"},{"state":"accepted","name":"carriexp60 carriexp60"},{"state":"accepted","name":"tamisq16 tamisq16"},{"state":"accepted","name":"kayay2 kayay2"},{"state":"accepted","name":"linaok69 linaok69"},{"state":"accepted","name":"otkaznoepro otkaznoepro"},{"state":"accepted","name":"ernestinecp1 ernestinecp1"},{"state":"accepted","name":"donqy18 donqy18"},{"state":"accepted","name":"kimberleykq4 kimberleykq4"},{"state":"accepted","name":"briancx2 briancx2"},{"state":"accepted","name":"Kxydylh Kxydylh"},{"state":"accepted","name":"AvtoMSKFloot AvtoMSKFloot"},{"state":"accepted","name":"terriji3 terriji3"},{"state":"accepted","name":"Angelenazoollar Angelenazoollar"},{"state":"accepted","name":"AcuHow AcuHow"},{"state":"accepted","name":"leslierd11 leslierd11"},{"state":"accepted","name":"leonordc3 leonordc3"},{"state":"accepted","name":"terrymx11 terrymx11"},{"state":"accepted","name":"LimiApomoTip LimiApomoTip"},{"state":"accepted","name":"kurtnf2 kurtnf2"},{"state":"accepted","name":"bridgettevg3 bridgettevg3"},{"state":"accepted","name":"WnudeNor WnudeNor"},{"state":"accepted","name":"leonorbs4 leonorbs4"},{"state":"accepted","name":"kristinaqw69 kristinaqw69"},{"state":"accepted","name":"arnoldme69 arnoldme69"},{"state":"accepted","name":"stacytc4 stacytc4"},{"state":"accepted","name":"barryum3 barryum3"},{"state":"accepted","name":"ManaroW ManaroW"},{"state":"accepted","name":"susannaek3 susannaek3"},{"state":"accepted","name":"gogopro gogopro"},{"state":"accepted","name":"valtchepurn valtchepurn"},{"state":"accepted","name":"jerryhy4 jerryhy4"},{"state":"accepted","name":"karinhq69 karinhq69"},{"state":"accepted","name":"OrlandoOveft OrlandoOveft"},{"state":"accepted","name":"ronzs4 ronzs4"},{"state":"accepted","name":"bridgeten3 bridgeten3"},{"state":"accepted","name":"sethsj1 sethsj1"},{"state":"accepted","name":"WilliamTrify WilliamTrify"},{"state":"accepted","name":"Alexbeevy Alexbeevy"},{"state":"accepted","name":"larryyl16 larryyl16"},{"state":"accepted","name":"bonnieze11 bonnieze11"},{"state":"accepted","name":"markhu16 markhu16"},{"state":"accepted","name":"MarinaPef MarinaPef"},{"state":"accepted","name":"ernestzq60 ernestzq60"},{"state":"accepted","name":"korzinafil korzinafil"},{"state":"accepted","name":"AdaHow AdaHow"},{"state":"accepted","name":"augustawj3 augustawj3"},{"state":"accepted","name":"rhodaak69 rhodaak69"},{"state":"accepted","name":"SoltubiBES SoltubiBES"},{"state":"accepted","name":"dinagc11 dinagc11"},{"state":"accepted","name":"karinacp69 karinacp69"},{"state":"accepted","name":"elisabethou16 elisabethou16"},{"state":"accepted","name":"Bennieemoxy Bennieemoxy"},{"state":"accepted","name":"marvinyg4 marvinyg4"},{"state":"accepted","name":"tammihd11 tammihd11"},{"state":"accepted","name":"jewellkw16 jewellkw16"},{"state":"accepted","name":"margeryhz3 margeryhz3"},{"state":"accepted","name":"Sharonundex Sharonundex"},{"state":"accepted","name":"Fdsnmaratticgt Fdsnmaratticgt"},{"state":"accepted","name":"jodieyk3 jodieyk3"},{"state":"accepted","name":"Perevodot Perevodot"},{"state":"accepted","name":"fredabe16 fredabe16"},{"state":"accepted","name":"Eugenesnaws Eugenesnaws"},{"state":"accepted","name":"jamiefn16 jamiefn16"},{"state":"accepted","name":"berthalz16 berthalz16"},{"state":"accepted","name":"erikali60 erikali60"},{"state":"accepted","name":"melindaqj16 melindaqj16"},{"state":"accepted","name":"rosiecf69 rosiecf69"},{"state":"accepted","name":"moiparikpro moiparikpro"},{"state":"accepted","name":"jeniferve18 jeniferve18"},{"state":"accepted","name":"Markusell Markusell"},{"state":"accepted","name":"violetmm11 violetmm11"},{"state":"accepted","name":"christinarh4 christinarh4"},{"state":"accepted","name":"Sonia Cook"},{"state":"accepted","name":"jimmiekd1 jimmiekd1"},{"state":"accepted","name":"MawikHit MawikHit"},{"state":"accepted","name":"aureliaba2 aureliaba2"},{"state":"accepted","name":"VasyNum VasyNum"},{"state":"accepted","name":"alfredre3 alfredre3"},{"state":"accepted","name":"AdeHow AdeHow"},{"state":"accepted","name":"Wbdnmae Wbdnmae"},{"state":"accepted","name":"magdalenaeq4 magdalenaeq4"},{"state":"accepted","name":"Curtisspaby Curtisspaby"},{"state":"accepted","name":"kerryib60 kerryib60"},{"state":"accepted","name":"shawnuu3 shawnuu3"},{"state":"accepted","name":"alysonnk1 alysonnk1"},{"state":"accepted","name":"Fddnmaratticgt Fddnmaratticgt"},{"state":"accepted","name":"Androidegug Androidegug"},{"state":"accepted","name":"parikmoipro parikmoipro"},{"state":"accepted","name":"darlenejc2 darlenejc2"},{"state":"accepted","name":"cliffordok2 cliffordok2"},{"state":"accepted","name":"jodima2 jodima2"},{"state":"accepted","name":"kristafa1 kristafa1"},{"state":"accepted","name":"Raphaelyeg Raphaelyeg"},{"state":"accepted","name":"hillaryta60 hillaryta60"},{"state":"accepted","name":"Uaxtiwk Uaxtiwk"},{"state":"accepted","name":"marcsn2 marcsn2"},{"state":"accepted","name":"OdellOnesk OdellOnesk"},{"state":"accepted","name":"marquitapp69 marquitapp69"},{"state":"accepted","name":"leilaez69 leilaez69"},{"state":"accepted","name":"Harrytrunk Harrytrunk"},{"state":"accepted","name":"louiseca1 louiseca1"},{"state":"accepted","name":"jocelynda60 jocelynda60"},{"state":"accepted","name":"elsieyp1 elsieyp1"},{"state":"accepted","name":"Anthony Anson"},{"state":"accepted","name":"lovepro lovepro"},{"state":"accepted","name":"andreaze1 andreaze1"},{"state":"accepted","name":"Sagdrqh Sagdrqh"},{"state":"accepted","name":"MartinSteet MartinSteet"},{"state":"accepted","name":"aidahq69 aidahq69"},{"state":"accepted","name":"lexusdol lexusdol"},{"state":"accepted","name":"deirdreeg11 deirdreeg11"},{"state":"accepted","name":"brianpc18 brianpc18"},{"state":"accepted","name":"RobertTug RobertTug"},{"state":"accepted","name":"DelfinieksroW DelfinieksroWZL"},{"state":"accepted","name":"Maximusyzj Maximusyzj"},{"state":"accepted","name":"kristinehg18 kristinehg18"},{"state":"accepted","name":"rickns4 rickns4"},{"state":"accepted","name":"aliceym69 aliceym69"},{"state":"accepted","name":"Wnu77Nor Wnu77Nor"},{"state":"accepted","name":"manuelfv16 manuelfv16"},{"state":"accepted","name":"AdiHow AdiHow"},{"state":"accepted","name":"Pljgvhf Pljgvhf"},{"state":"accepted","name":"rosalindage2 rosalindage2"},{"state":"accepted","name":"carlosfy18 carlosfy18"},{"state":"accepted","name":"lovepirapro lovepirapro"},{"state":"accepted","name":"darrenyd60 darrenyd60"},{"state":"accepted","name":"MichaelSes MichaelSes"},{"state":"accepted","name":"coletteli69 coletteli69"},{"state":"accepted","name":"chelseayv3 chelseayv3"},{"state":"accepted","name":"rostovsckgo rostovsckgo"},{"state":"accepted","name":"Michealhob Michealhob"},{"state":"accepted","name":"estercw1 estercw1"},{"state":"accepted","name":"AndrewNet AndrewNet"},{"state":"accepted","name":"yuristpro yuristpro"},{"state":"accepted","name":"keithui2 keithui2"},{"state":"accepted","name":"lauriesg16 lauriesg16"},{"state":"accepted","name":"Sergeyxxq Sergeyxxq"},{"state":"accepted","name":"kenkk3 kenkk3"},{"state":"accepted","name":"St St"},{"state":"accepted","name":"jeanniemx4 jeanniemx4"},{"state":"accepted","name":"magdalenaga11 magdalenaga11"},{"state":"accepted","name":"simoneem2 simoneem2"},{"state":"accepted","name":"irmafi16 irmafi16"},{"state":"accepted","name":"maryannvw11 maryannvw11"},{"state":"accepted","name":"Mihailzed Mihailzed"},{"state":"accepted","name":"Timurasfoe Timurasfoe"},{"state":"accepted","name":"Williamengic Williamengic"},{"state":"accepted","name":"Raymondsnams Raymondsnams"},{"state":"accepted","name":"LeonardCleax LeonardCleax"},{"state":"accepted","name":"Wesleytus Wesleytus"},{"state":"accepted","name":"Albertplony Albertplony"},{"state":"accepted","name":"TerryDyemy TerryDyemy"},{"state":"accepted","name":"Briantiexy Briantiexy"},{"state":"accepted","name":"AdmHow AdmHow"},{"state":"accepted","name":"Larryaroup Larryaroup"},{"state":"accepted","name":"yuristpirapro yuristpirapro"},{"state":"accepted","name":"Jamesnar Jamesnar"},{"state":"accepted","name":"KennethPsype KennethPsype"},{"state":"accepted","name":"franciscoqh2 franciscoqh2"},{"state":"accepted","name":"doreenfm1 doreenfm1"},{"state":"accepted","name":"carissalh16 carissalh16"},{"state":"accepted","name":"ruthieyo4 ruthieyo4"},{"state":"accepted","name":"neldakj2 neldakj2"},{"state":"accepted","name":"renejf3 renejf3"},{"state":"accepted","name":"Maksimfaurb Maksimfaurb"},{"state":"accepted","name":"NikitaJer NikitaJer"},{"state":"accepted","name":"marcyew3 marcyew3"},{"state":"accepted","name":"solartekpro solartekpro"},{"state":"accepted","name":"Michaelpew Michaelpew"},{"state":"accepted","name":"ThomasSpeex ThomasSpeex"},{"state":"accepted","name":"RobertDug RobertDug"},{"state":"accepted","name":"Vincentimpal Vincentimpal"},{"state":"accepted","name":"Evgenycae Evgenycae"},{"state":"accepted","name":"DanielBok DanielBok"},{"state":"accepted","name":"RobertSpump RobertSpump"},{"state":"accepted","name":"SteveEnumn SteveEnumn"},{"state":"accepted","name":"nitamt2 nitamt2"},{"state":"accepted","name":"dorotheatc3 dorotheatc3"},{"state":"accepted","name":"kelseyzy11 kelseyzy11"},{"state":"accepted","name":"hughfi69 hughfi69"},{"state":"accepted","name":"maher maher"},{"state":"accepted","name":"selenask4 selenask4"},{"state":"accepted","name":"solarpira solarpira"},{"state":"accepted","name":"murielov16 murielov16"},{"state":"accepted","name":"nadiaad60 nadiaad60"},{"state":"accepted","name":"betsyrh11 betsyrh11"},{"state":"accepted","name":"Roxiabat Roxiabat"},{"state":"accepted","name":"OlegJer OlegJer"},{"state":"accepted","name":"amaliazy16 amaliazy16"},{"state":"accepted","name":"Nikolayzed Nikolayzed"},{"state":"accepted","name":"bradleyyc16 bradleyyc16"},{"state":"accepted","name":"AdnHow AdnHow"},{"state":"accepted","name":"scottjn11 scottjn11"},{"state":"accepted","name":"brendaex69 brendaex69"},{"state":"accepted","name":"esmeraldafh18 esmeraldafh18"},{"state":"accepted","name":"JamesKasse JamesKasse"},{"state":"accepted","name":"sidneypc18 sidneypc18"},{"state":"accepted","name":"traceygm69 traceygm69"},{"state":"accepted","name":"KennethImida KennethImida"},{"state":"accepted","name":"Bonhomming Bonhomming"},{"state":"accepted","name":"deirdrejn2 deirdrejn2"},{"state":"accepted","name":"roseannza4 roseannza4"},{"state":"accepted","name":"Lamarab Lamarab"},{"state":"accepted","name":"leolaqz11 leolaqz11"},{"state":"accepted","name":"janetrj2 janetrj2"},{"state":"accepted","name":"vilochLub vilochLub"},{"state":"accepted","name":"Lamarwr Lamarwr"},{"state":"accepted","name":"Lamardq Lamardq"},{"state":"accepted","name":"staceyxs4 staceyxs4"},{"state":"accepted","name":"antonioif69 antonioif69"},{"state":"accepted","name":"rebeccacg2 rebeccacg2"},{"state":"accepted","name":"Lamarcd Lamarcd"},{"state":"accepted","name":"Lamarnd Lamarnd"},{"state":"accepted","name":"augustaih11 augustaih11"},{"state":"accepted","name":"Lamarxi Lamarxi"},{"state":"accepted","name":"Cskxkql Cskxkql"},{"state":"accepted","name":"Lamarrz Lamarrz"},{"state":"accepted","name":"Lamarmw Lamarmw"},{"state":"accepted","name":"Lamarum Lamarum"},{"state":"accepted","name":"vickiei18 vickiei18"},{"state":"accepted","name":"katelynfu1 katelynfu1"},{"state":"accepted","name":"lillianfm60 lillianfm60"},{"state":"accepted","name":"KronaHep KronaHep"},{"state":"accepted","name":"Lamardx Lamardx"},{"state":"accepted","name":"vivianff1 vivianff1"},{"state":"accepted","name":"istravelpro istravelpro"},{"state":"accepted","name":"RobertCaf RobertCaf"},{"state":"accepted","name":"EdwardMot EdwardMot"},{"state":"accepted","name":"Rpawohx Rpawohx"},{"state":"accepted","name":"ramonen3 ramonen3"},{"state":"accepted","name":"haleyyv3 haleyyv3"},{"state":"accepted","name":"randiho4 randiho4"},{"state":"accepted","name":"kaseytk60 kaseytk60"},{"state":"accepted","name":"josefaac1 josefaac1"},{"state":"accepted","name":"AdoHow AdoHow"},{"state":"accepted","name":"janicegf4 janicegf4"},{"state":"accepted","name":"MaxInboXer MaxInboXer"},{"state":"accepted","name":"christinm4 christinm4"},{"state":"accepted","name":"Tquaxsx Tquaxsx"},{"state":"accepted","name":"ka ka"},{"state":"accepted","name":"violale1 violale1"},{"state":"accepted","name":"travelpirapro travelpirapro"},{"state":"accepted","name":"mattiemi16 mattiemi16"},{"state":"accepted","name":"JamesFub JamesFub"},{"state":"accepted","name":"bobbigt60 bobbigt60"},{"state":"accepted","name":"Williamdew Williamdew"},{"state":"accepted","name":"ernavp1 ernavp1"},{"state":"accepted","name":"Machura Machura"},{"state":"accepted","name":"Fbnamly Fbnamly"},{"state":"accepted","name":"alissalh2 alissalh2"},{"state":"accepted","name":"carahq60 carahq60"},{"state":"accepted","name":"thomaspv4 thomaspv4"},{"state":"accepted","name":"WilmaInpum WilmaInpum"},{"state":"accepted","name":"tigruhipro tigruhipro"},{"state":"accepted","name":"Sonam Khan"},{"state":"accepted","name":"tashatw1 tashatw1"},{"state":"accepted","name":"Iqaslxn Iqaslxn"},{"state":"accepted","name":"dimakocotov dimakocotov"},{"state":"accepted","name":"keithnb1 keithnb1"},{"state":"accepted","name":"delorisxo18 delorisxo18"},{"state":"accepted","name":"twittguy twittguy"},{"state":"accepted","name":"AdrHow AdrHow"},{"state":"accepted","name":"genmashtov genmashtov"},{"state":"accepted","name":"tamaradl1 tamaradl1"},{"state":"accepted","name":"carolynrk18 carolynrk18"},{"state":"accepted","name":"PamIllinna PamIllinna"},{"state":"accepted","name":"phyllisah60 phyllisah60"},{"state":"accepted","name":"Stjidek Stjidek"},{"state":"accepted","name":"Melisapaf Melisapaf"},{"state":"accepted","name":"pattycu60 pattycu60"},{"state":"accepted","name":"tigruhipirapro tigruhipirapro"},{"state":"accepted","name":"maryellenkh18 maryellenkh18"},{"state":"accepted","name":"theodorenp60 theodorenp60"},{"state":"accepted","name":"JackieTit JackieTit"},{"state":"accepted","name":"Qdgtrja Qdgtrja"},{"state":"accepted","name":"DDDnmaratticgt DDDnmaratticgt"},{"state":"accepted","name":"avisqf2 avisqf2"},{"state":"accepted","name":"Rickieopibe Rickieopibe"},{"state":"accepted","name":"tabathafs2 tabathafs2"},{"state":"accepted","name":"poezdpro poezdpro"},{"state":"accepted","name":"Bobbyguh Bobbyguh"},{"state":"accepted","name":"adelinezg11 adelinezg11"},{"state":"accepted","name":"fimidovapro fimidovapro"},{"state":"accepted","name":"Buy Smurf"},{"state":"accepted","name":"sidneybp2 sidneybp2"},{"state":"accepted","name":"AdsHow AdsHow"},{"state":"accepted","name":"shelbygl16 shelbygl16"},{"state":"accepted","name":"andreafe60 andreafe60"},{"state":"accepted","name":"linuxspoc linuxspoc"},{"state":"accepted","name":"jessiepi11 jessiepi11"},{"state":"accepted","name":"henryoz16 henryoz16"},{"state":"accepted","name":"suejh1 suejh1"},{"state":"accepted","name":"ninavd16 ninavd16"},{"state":"accepted","name":"Caressek Caressek"},{"state":"accepted","name":"eddiejl2 eddiejl2"},{"state":"accepted","name":"inezsk18 inezsk18"},{"state":"accepted","name":"Bigg Boss 14 Live"},{"state":"accepted","name":"AduHow AduHow"},{"state":"accepted","name":"Nancyvah Nancyvah"},{"state":"accepted","name":"melbagy4 melbagy4"},{"state":"accepted","name":"Zrwavuh Zrwavuh"},{"state":"accepted","name":"Kevinthoky Kevinthoky"},{"state":"accepted","name":"poezdpirapro poezdpirapro"},{"state":"accepted","name":"andreie18 andreie18"},{"state":"accepted","name":"FrankVag FrankVag"},{"state":"accepted","name":"hughub2 hughub2"},{"state":"accepted","name":"charliepm18 charliepm18"},{"state":"accepted","name":"StepanKO StepanKO"},{"state":"accepted","name":"ermajf60 ermajf60"},{"state":"accepted","name":"mindyyv4 mindyyv4"},{"state":"accepted","name":"AdvHow AdvHow"},{"state":"accepted","name":"arlenefs2 arlenefs2"},{"state":"accepted","name":"Axadgmx Axadgmx"},{"state":"accepted","name":"PhilipJar PhilipJar"},{"state":"accepted","name":"ernestinejk4 ernestinejk4"},{"state":"accepted","name":"salatypro salatypro"},{"state":"accepted","name":"Triam7brand Triam7brand"},{"state":"accepted","name":"maryhc18 maryhc18"},{"state":"accepted","name":"Pavlosxcz Pavlosxcz"},{"state":"accepted","name":"NastenaCag NastenaCag"},{"state":"accepted","name":"josezb16 josezb16"},{"state":"accepted","name":"maricelacv69 maricelacv69"},{"state":"accepted","name":"Classical Holidays"},{"state":"accepted","name":"Puravi Kumbai"},{"state":"accepted","name":"NiKUlianS NiKUlianS"},{"state":"accepted","name":"AdyHow AdyHow"},{"state":"accepted","name":"Pavlosvev Pavlosvev"},{"state":"accepted","name":"Heiditog Heiditog"},{"state":"accepted","name":"cherryky18 cherryky18"},{"state":"accepted","name":"Davidrak Davidrak"},{"state":"accepted","name":"deannud3 deannud3"},{"state":"accepted","name":"alycehd4 alycehd4"},{"state":"accepted","name":"ThomasMex ThomasMex"},{"state":"accepted","name":"DavidRhifs DavidRhifs"},{"state":"accepted","name":"salatpirapro salatpirapro"},{"state":"accepted","name":"camelia born"},{"state":"accepted","name":"millieuy2 millieuy2"},{"state":"accepted","name":"anaum1 anaum1"},{"state":"accepted","name":"pearlvb3 pearlvb3"},{"state":"accepted","name":"gsmwkiis gsmwkiis"},{"state":"accepted","name":"FraBon FraBon"},{"state":"accepted","name":"keeinBix keeinBix"},{"state":"accepted","name":"patricecj60 patricecj60"},{"state":"accepted","name":"ThomasEffog ThomasEffog"},{"state":"accepted","name":"davidxt2 davidxt2"},{"state":"accepted","name":"AeHow AeHow"},{"state":"accepted","name":"Jamesunurb Jamesunurb"},{"state":"accepted","name":"alexistt69 alexistt69"},{"state":"accepted","name":"DrDnmaratticgt DrDnmaratticgt"},{"state":"accepted","name":"pvoxpro pvoxpro"},{"state":"accepted","name":"KeepvidHiels KeepvidHiels"},{"state":"accepted","name":"Jamesetemi Jamesetemi"},{"state":"accepted","name":"tomml60 tomml60"},{"state":"accepted","name":"sandyks16 sandyks16"},{"state":"accepted","name":"mininalolka mininalolka"},{"state":"accepted","name":"sybiloz3 sybiloz3"},{"state":"accepted","name":"cjyzzoollar cjyzzoollar"},{"state":"accepted","name":"gloriaun1 gloriaun1"},{"state":"accepted","name":"Robertves Robertves"},{"state":"accepted","name":"Kalinastync Kalinastync"},{"state":"accepted","name":"Bigg Boss Online"},{"state":"accepted","name":"alishaur2 alishaur2"},{"state":"accepted","name":"Kaqmetg Kaqmetg"},{"state":"accepted","name":"AfaHow AfaHow"},{"state":"accepted","name":"Bernardsof Bernardsof"},{"state":"accepted","name":"Rogerwam Rogerwam"},{"state":"accepted","name":"josephineqp11 josephineqp11"},{"state":"accepted","name":"DanielDoole DanielDoole"},{"state":"accepted","name":"Kennithhiz Kennithhiz"},{"state":"accepted","name":"Isaacmok Isaacmok"},{"state":"accepted","name":"jacquelinepx69 jacquelinepx69"},{"state":"accepted","name":"Jamesdielm Jamesdielm"},{"state":"accepted","name":"Russelelisy Russelelisy"},{"state":"accepted","name":"MickeyBycle MickeyBycle"},{"state":"accepted","name":"Williamjex Williamjex"},{"state":"accepted","name":"PedroDer PedroDer"},{"state":"accepted","name":"JamesSlozY JamesSlozY"},{"state":"accepted","name":"Clintonliada Clintonliada"},{"state":"accepted","name":"TopnovoMi TopnovoMi"},{"state":"accepted","name":"pvoxpirapro pvoxpirapro"},{"state":"accepted","name":"AllenBem AllenBem"},{"state":"accepted","name":"Michaelfrose Michaelfrose"},{"state":"accepted","name":"RichardNon RichardNon"},{"state":"accepted","name":"orapp3 orapp3"},{"state":"accepted","name":"Michaeltib Michaeltib"},{"state":"accepted","name":"Alberthap Alberthap"},{"state":"accepted","name":"PatrickQuito PatrickQuito"},{"state":"accepted","name":"GradyBob GradyBob"},{"state":"accepted","name":"Ahmadtek Ahmadtek"},{"state":"accepted","name":"Bradleysiz Bradleysiz"},{"state":"accepted","name":"JosephSnory JosephSnory"},{"state":"accepted","name":"MarianoEmock MarianoEmock"},{"state":"accepted","name":"DanielFaifE DanielFaifE"},{"state":"accepted","name":"Zelenasrm Zelenasrm"},{"state":"accepted","name":"brandyqa3 brandyqa3"},{"state":"accepted","name":"sharonqi16 sharonqi16"},{"state":"accepted","name":"AlfredBus AlfredBus"},{"state":"accepted","name":"kerriun1 kerriun1"},{"state":"accepted","name":"Samuelnaind Samuelnaind"},{"state":"accepted","name":"Williamexica Williamexica"},{"state":"accepted","name":"CandaceIntew CandaceIntew"},{"state":"accepted","name":"Danielgault Danielgault"},{"state":"accepted","name":"Jamesknils Jamesknils"},{"state":"accepted","name":"AfeHow AfeHow"},{"state":"accepted","name":"morebovavem22 morebovavem22"},{"state":"accepted","name":"PhilipOdorm PhilipOdorm"},{"state":"accepted","name":"RommOvexy RommOvexy"},{"state":"accepted","name":"Zelenacvl Zelenacvl"},{"state":"accepted","name":"optapro optapro"},{"state":"accepted","name":"DavidWat DavidWat"},{"state":"accepted","name":"MichaelCon MichaelCon"},{"state":"accepted","name":"MichaelAccof MichaelAccof"},{"state":"accepted","name":"JamesDew JamesDew"},{"state":"accepted","name":"MilaCliff MilaCliff"},{"state":"accepted","name":"EdwinFog EdwinFog"},{"state":"accepted","name":"StevePharl StevePharl"},{"state":"accepted","name":"ScottSop ScottSop"},{"state":"accepted","name":"Walterjat Walterjat"},{"state":"accepted","name":"BobbieShirm BobbieShirm"},{"state":"accepted","name":"FrancisInsox FrancisInsox"},{"state":"accepted","name":"JerryPlask JerryPlask"},{"state":"accepted","name":"Trevorbip Trevorbip"},{"state":"accepted","name":"Maximuspcu Maximuspcu"},{"state":"accepted","name":"AfiHow AfiHow"},{"state":"accepted","name":"Davidtidar Davidtidar"},{"state":"accepted","name":"optapirapro optapirapro"},{"state":"accepted","name":"Dominichak Dominichak"},{"state":"accepted","name":"JesusVab JesusVab"},{"state":"accepted","name":"KellySibra KellySibra"},{"state":"accepted","name":"MichaelKning MichaelKning"},{"state":"accepted","name":"DavidTix DavidTix"},{"state":"accepted","name":"Geraldwab Geraldwab"},{"state":"accepted","name":"Lloydscoto Lloydscoto"},{"state":"accepted","name":"Dazimerfug Dazimerfug"},{"state":"accepted","name":"Patrick Foley"},{"state":"accepted","name":"ukrodupo ukrodupo"},{"state":"accepted","name":"AfkHow AfkHow"},{"state":"accepted","name":"Byronhbu Byronhbu"},{"state":"accepted","name":"Nyhdiow Nyhdiow"},{"state":"accepted","name":"kosmolotpro kosmolotpro"},{"state":"accepted","name":"Byroncie Byroncie"},{"state":"accepted","name":"AntonioKek AntonioKek"},{"state":"accepted","name":"Raymondgah Raymondgah"},{"state":"accepted","name":"AfoHow AfoHow"},{"state":"accepted","name":"Anthonypax Anthonypax"},{"state":"accepted","name":"Andrewknilk Andrewknilk"},{"state":"accepted","name":"Danielzef Danielzef"},{"state":"accepted","name":"JosephWrino JosephWrino"},{"state":"accepted","name":"UeDenReevy UeDenReevy"},{"state":"accepted","name":"Justinarrog Justinarrog"},{"state":"accepted","name":"Donaldtog Donaldtog"},{"state":"accepted","name":"Greggwah Greggwah"},{"state":"accepted","name":"Tujcmka Tujcmka"},{"state":"accepted","name":"AfrHow AfrHow"},{"state":"accepted","name":"JosephMooni JosephMooni"},{"state":"accepted","name":"CraigChase CraigChase"},{"state":"accepted","name":"dvtgrpro dvtgrpro"},{"state":"accepted","name":"MashkaClage MashkaClage"},{"state":"accepted","name":"Geraldzex Geraldzex"},{"state":"accepted","name":"Easfwgr Easfwgr"},{"state":"accepted","name":"Davidyf Davidyf"},{"state":"accepted","name":"LindaBeift LindaBeift"},{"state":"accepted","name":"AfsHow AfsHow"},{"state":"accepted","name":"dvtpirapro dvtpirapro"},{"state":"accepted","name":"Davidcw Davidcw"},{"state":"accepted","name":"bigrandoom bigrandoom"},{"state":"accepted","name":"RupertDIelF RupertDIelF"},{"state":"accepted","name":"niczorrrr niczorrrr"},{"state":"accepted","name":"Davidhh Davidhh"},{"state":"accepted","name":"Pakvsxf Pakvsxf"},{"state":"accepted","name":"lxfwvbydxbs lxfwvbydxbs"},{"state":"accepted","name":"dwovwgkjkij dwovwgkjkij"},{"state":"accepted","name":"bwyzwdphvur bwyzwdphvur"},{"state":"accepted","name":"Davidjw Davidjw"},{"state":"accepted","name":"Robincv Robincv"},{"state":"accepted","name":"JanePed JanePed"},{"state":"accepted","name":"Robinvb Robinvb"},{"state":"accepted","name":"Robinlu Robinlu"},{"state":"accepted","name":"Wqibdcd Wqibdcd"},{"state":"accepted","name":"bymzycxkpvx bymzycxkpvx"},{"state":"accepted","name":"Robinou Robinou"},{"state":"accepted","name":"mxjvvbelewy mxjvvbelewy"},{"state":"accepted","name":"nwrwwasofgo nwrwwasofgo"},{"state":"accepted","name":"Pushkinsr Pushkinsr"},{"state":"accepted","name":"AftHow AftHow"},{"state":"accepted","name":"Lindamem Lindamem"},{"state":"accepted","name":"StevenTem StevenTem"},{"state":"accepted","name":"Robinsx Robinsx"},{"state":"accepted","name":"Lilliankip Lilliankip"},{"state":"accepted","name":"Patricksag Patricksag"},{"state":"accepted","name":"MichaelDam MichaelDam"},{"state":"accepted","name":"nasiHit nasiHit"},{"state":"accepted","name":"RodneyNow RodneyNow"},{"state":"accepted","name":"Anthonyesort Anthonyesort"},{"state":"accepted","name":"DimaGob DimaGob"},{"state":"accepted","name":"Robinlo Robinlo"},{"state":"accepted","name":"Antoniojhn Antoniojhn"},{"state":"accepted","name":"ezmyxecgvow ezmyxecgvow"},{"state":"accepted","name":"fxazwdkbpqb fxazwdkbpqb"},{"state":"accepted","name":"Robinub Robinub"},{"state":"accepted","name":"lxtxvdgfhpb lxtxvdgfhpb"},{"state":"accepted","name":"HiKeymn HiKeymn"},{"state":"accepted","name":"Yupoaaf Yupoaaf"},{"state":"accepted","name":"Marin9memaxy Marin9memaxy"},{"state":"accepted","name":"Robincx Robincx"},{"state":"accepted","name":"Robinng Robinng"},{"state":"accepted","name":"HomerVek HomerVek"},{"state":"accepted","name":"bweywidoapj bweywidoapj"},{"state":"accepted","name":"KeithAdema KeithAdema"},{"state":"accepted","name":"Danieldetly Danieldetly"},{"state":"accepted","name":"fvnwxgctwrn fvnwxgctwrn"},{"state":"accepted","name":"hassan raza"},{"state":"accepted","name":"cvdwwblntcv cvdwwblntcv"},{"state":"accepted","name":"joan davis"},{"state":"accepted","name":"ViklaerBoump ViklaerBoump"},{"state":"accepted","name":"JavierWhamn JavierWhamn"},{"state":"accepted","name":"Jamesrah Jamesrah"},{"state":"accepted","name":"JamesUndix JamesUndix"},{"state":"accepted","name":"Robinfw Robinfw"},{"state":"accepted","name":"AfuHow AfuHow"},{"state":"accepted","name":"hoteluknek hoteluknek"},{"state":"accepted","name":"Charlespiere Charlespiere"},{"state":"accepted","name":"Robinmd Robinmd"},{"state":"accepted","name":"OlegDogue OlegDogue"},{"state":"accepted","name":"Basilcib Basilcib"},{"state":"accepted","name":"RaymondHeelo RaymondHeelo"},{"state":"accepted","name":"Antoniolay Antoniolay"},{"state":"accepted","name":"fwjxwkmhtbv fwjxwkmhtbv"},{"state":"accepted","name":"Robinjl Robinjl"},{"state":"accepted","name":"jxivvertzgk jxivvertzgk"},{"state":"accepted","name":"Robinnp Robinnp"},{"state":"accepted","name":"ayawxhvfrke ayawxhvfrke"},{"state":"accepted","name":"Robinzi Robinzi"},{"state":"accepted","name":"mvjxwkwacmy mvjxwkwacmy"},{"state":"accepted","name":"jvcywduddtd jvcywduddtd"},{"state":"accepted","name":"Robinbz Robinbz"},{"state":"accepted","name":"AfyHow AfyHow"},{"state":"accepted","name":"cxkzvecobcv cxkzvecobcv"},{"state":"accepted","name":"Robingn Robingn"},{"state":"accepted","name":"Robinen Robinen"},{"state":"accepted","name":"bvqzwbekruj bvqzwbekruj"},{"state":"accepted","name":"avxvweeowpt avxvweeowpt"},{"state":"accepted","name":"Robindv Robindv"},{"state":"accepted","name":"CharlesMog CharlesMog"},{"state":"accepted","name":"JeffreyDep JeffreyDep"},{"state":"accepted","name":"JamesChake JamesChake"},{"state":"accepted","name":"Robinhx Robinhx"},{"state":"accepted","name":"Robinxf Robinxf"},{"state":"accepted","name":"jwayykutlpf jwayykutlpf"},{"state":"accepted","name":"exxwzasnblc exxwzasnblc"},{"state":"accepted","name":"ewdxwizplqi ewdxwizplqi"},{"state":"accepted","name":"Robinwh Robinwh"},{"state":"accepted","name":"Robinwg Robinwg"},{"state":"accepted","name":"Williecen Williecen"},{"state":"accepted","name":"ThomasZoome ThomasZoome"},{"state":"accepted","name":"Robineu Robineu"},{"state":"accepted","name":"JohnnieHip JohnnieHip"},{"state":"accepted","name":"HectorBoype HectorBoype"},{"state":"accepted","name":"PolPed PolPed"},{"state":"accepted","name":"pzpluspro pzpluspro"},{"state":"accepted","name":"Jmslmuh Jmslmuh"},{"state":"accepted","name":"CaydeMen CaydeMen"},{"state":"accepted","name":"Robintl Robintl"},{"state":"accepted","name":"ezwywcgindu ezwywcgindu"},{"state":"accepted","name":"AgaHow AgaHow"},{"state":"accepted","name":"jzjxxhxteig jzjxxhxteig"},{"state":"accepted","name":"Robinge Robinge"},{"state":"accepted","name":"eliehleonora eliehleonora"},{"state":"accepted","name":"TolyaNum TolyaNum"},{"state":"accepted","name":"olyapolershuk olyapolershuk"},{"state":"accepted","name":"rozapiktorova rozapiktorova"},{"state":"accepted","name":"Eugenioaccus Eugenioaccus"},{"state":"accepted","name":"regkuprova regkuprova"},{"state":"accepted","name":"school79noike school79noike"},{"state":"accepted","name":"FFFdnmaratticgt FFFdnmaratticgt"},{"state":"accepted","name":"Robinjr Robinjr"},{"state":"accepted","name":"cypyzgjyvnh cypyzgjyvnh"},{"state":"accepted","name":"BryanCiZ BryanCiZ"},{"state":"accepted","name":"Jerrynub Jerrynub"},{"state":"accepted","name":"olyatversckaya olyatversckaya"},{"state":"accepted","name":"Robindc Robindc"},{"state":"accepted","name":"Ronaldlox Ronaldlox"},{"state":"accepted","name":"fwqyxgyzdtw fwqyxgyzdtw"},{"state":"accepted","name":"pzpluspirapro pzpluspirapro"},{"state":"accepted","name":"Pinupgammer Pinupgammer"},{"state":"accepted","name":"Josephgaw Josephgaw"},{"state":"accepted","name":"myjwxaizljw myjwxaizljw"},{"state":"accepted","name":"OlegPoump OlegPoump"},{"state":"accepted","name":"fwnzzafgqig fwnzzafgqig"},{"state":"accepted","name":"ThomasItalm ThomasItalm"},{"state":"accepted","name":"RileyDax RileyDax"},{"state":"accepted","name":"DiHot DiHot"},{"state":"accepted","name":"SamualTum SamualTum"},{"state":"accepted","name":"bookbetpro bookbetpro"},{"state":"accepted","name":"vlaryBix vlaryBix"},{"state":"accepted","name":"izoywetcrbq izoywetcrbq"},{"state":"accepted","name":"Ffhrmaratticgt Ffhrmaratticgt"},{"state":"accepted","name":"ewaxycglnoz ewaxycglnoz"},{"state":"accepted","name":"gwtzyfydjbd gwtzyfydjbd"},{"state":"accepted","name":"NormanDup NormanDup"},{"state":"accepted","name":"KennethTyday KennethTyday"},{"state":"accepted","name":"JamesNup JamesNup"},{"state":"accepted","name":"AgdHow AgdHow"},{"state":"accepted","name":"Evgenydub Evgenydub"},{"state":"accepted","name":"Hwainhm Hwainhm"},{"state":"accepted","name":"cxozwefrsgc cxozwefrsgc"},{"state":"accepted","name":"iwcxwdpzirl iwcxwdpzirl"},{"state":"accepted","name":"Lonnietem Lonnietem"},{"state":"accepted","name":"Jerrypex Jerrypex"},{"state":"accepted","name":"Russellpag Russellpag"},{"state":"accepted","name":"bookbpirapro bookbpirapro"},{"state":"accepted","name":"Kellytuh Kellytuh"},{"state":"accepted","name":"Weldonhap Weldonhap"},{"state":"accepted","name":"Harrydep Harrydep"},{"state":"accepted","name":"AustinWex AustinWex"},{"state":"accepted","name":"Danielmaw Danielmaw"},{"state":"accepted","name":"KennethTag KennethTag"},{"state":"accepted","name":"Jordanbet Jordanbet"},{"state":"accepted","name":"Tmncglv Tmncglv"},{"state":"accepted","name":"prombprofi prombprofi"},{"state":"accepted","name":"romantik6920-utfFedenendtes romantik6920-utfFedenendtes"},{"state":"accepted","name":"Robertnes Robertnes"},{"state":"accepted","name":"AgeHow AgeHow"},{"state":"accepted","name":"AndreDut AndreDut"},{"state":"accepted","name":"ybrbnfzoollar ybrbnfzoollar"},{"state":"accepted","name":"GonBUm GonBUm"},{"state":"accepted","name":"vonderdlands vonderdlands"},{"state":"accepted","name":"Jamesccm Jamesccm"},{"state":"accepted","name":"HarryReuch HarryReuch"},{"state":"accepted","name":"esemeS esemeS"},{"state":"accepted","name":"Jamesrhu Jamesrhu"},{"state":"accepted","name":"Vgrflwx Vgrflwx"},{"state":"accepted","name":"Josephgrome Josephgrome"},{"state":"accepted","name":"Jamesssh Jamesssh"},{"state":"accepted","name":"Davidzoots Davidzoots"},{"state":"accepted","name":"prompirapro prompirapro"},{"state":"accepted","name":"Jamesngv Jamesngv"},{"state":"accepted","name":"MarvinLef MarvinLef"},{"state":"accepted","name":"lilyakremneva lilyakremneva"},{"state":"accepted","name":"olyatrumanova olyatrumanova"},{"state":"accepted","name":"Jamesejj Jamesejj"},{"state":"accepted","name":"AgiHow AgiHow"},{"state":"accepted","name":"zhorasvyatov zhorasvyatov"},{"state":"accepted","name":"Watch Bigg Boss 14 Online"},{"state":"accepted","name":"Josephjunda Josephjunda"},{"state":"accepted","name":"huspesse huspesse"},{"state":"accepted","name":"ScottSmirm ScottSmirm"},{"state":"accepted","name":"EdwardTIP EdwardTIP"},{"state":"accepted","name":"Winaw Winaw"},{"state":"accepted","name":"Michaelorego Michaelorego"},{"state":"accepted","name":"DavDig DavDig"},{"state":"accepted","name":"Williefress Williefress"},{"state":"accepted","name":"stoknapro stoknapro"},{"state":"accepted","name":"Vvvpipo Vvvpipo"},{"state":"accepted","name":"Jasonayl Jasonayl"},{"state":"accepted","name":"Tamara0191dyery Tamara0191dyery"},{"state":"accepted","name":"Famype Famype"},{"state":"accepted","name":"hebergementwebGob hebergementwebGob"},{"state":"accepted","name":"Jasonjqo Jasonjqo"},{"state":"accepted","name":"md billah"},{"state":"accepted","name":"stokpirapro stokpirapro"},{"state":"accepted","name":"Albertosmelh Albertosmelh"},{"state":"accepted","name":"prokozlova prokozlova"},{"state":"accepted","name":"Albertolhzzj Albertolhzzj"},{"state":"accepted","name":"JamesHes JamesHes"},{"state":"accepted","name":"AgrHow AgrHow"},{"state":"accepted","name":"Jerryrow Jerryrow"},{"state":"accepted","name":"strekozapro strekozapro"},{"state":"accepted","name":"viktorhnuev viktorhnuev"},{"state":"accepted","name":"Qpyfisn Qpyfisn"},{"state":"accepted","name":"Albertoymjlw Albertoymjlw"},{"state":"accepted","name":"vitalikzarunov vitalikzarunov"},{"state":"accepted","name":"Albertohzbvy Albertohzbvy"},{"state":"accepted","name":"zaikoffvitya zaikoffvitya"},{"state":"accepted","name":"Jamesjal Jamesjal"},{"state":"accepted","name":"Davidunove Davidunove"},{"state":"accepted","name":"strekpirapro strekpirapro"},{"state":"accepted","name":"Albertoltcmg Albertoltcmg"},{"state":"accepted","name":"jhannaReN jhannaReN"},{"state":"accepted","name":"Albertoxtclj Albertoxtclj"},{"state":"accepted","name":"aktivturpro aktivturpro"},{"state":"accepted","name":"TyronPek TyronPek"},{"state":"accepted","name":"Robertjoype Robertjoype"},{"state":"accepted","name":"Albertoopdup Albertoopdup"},{"state":"accepted","name":"AgsHow AgsHow"},{"state":"accepted","name":"zikunovaira zikunovaira"},{"state":"accepted","name":"MarilynSpola MarilynSpola"},{"state":"accepted","name":"JacksonDal JacksonDal"},{"state":"accepted","name":"KevinBoume KevinBoume"},{"state":"accepted","name":"Rxugjmb Rxugjmb"},{"state":"accepted","name":"Albertcex Albertcex"},{"state":"accepted","name":"InstaDressshout InstaDressshout"},{"state":"accepted","name":"aktivpirapro aktivpirapro"},{"state":"accepted","name":"ArthurInatt ArthurInatt"},{"state":"accepted","name":"MichaelHeant MichaelHeant"},{"state":"accepted","name":"LorrieNek LorrieNek"},{"state":"accepted","name":"DVDvideosoftUnfar DVDvideosoftUnfar"},{"state":"accepted","name":"vitekzakunev vitekzakunev"},{"state":"accepted","name":"zakunovviktya zakunovviktya"},{"state":"accepted","name":"AguHow AguHow"},{"state":"accepted","name":"RichardZef RichardZef"},{"state":"accepted","name":"Stephenglacy Stephenglacy"},{"state":"accepted","name":"Tylerfap Tylerfap"},{"state":"accepted","name":"rufilmpro rufilmpro"},{"state":"accepted","name":"DavidPat DavidPat"},{"state":"accepted","name":"lilyamuskatova lilyamuskatova"},{"state":"accepted","name":"BrianthatE BrianthatE"},{"state":"accepted","name":"AhaHow AhaHow"},{"state":"accepted","name":"Vincentsheds Vincentsheds"},{"state":"accepted","name":"Michaellam Michaellam"},{"state":"accepted","name":"JoshuaGax JoshuaGax"},{"state":"accepted","name":"rufilmpirapro rufilmpirapro"},{"state":"accepted","name":"AhmadRop AhmadRop"},{"state":"accepted","name":"IsaiasAcuRi IsaiasAcuRi"},{"state":"accepted","name":"WilliamCoavy WilliamCoavy"},{"state":"accepted","name":"Lloydculty Lloydculty"},{"state":"accepted","name":"EdgarGroow EdgarGroow"},{"state":"accepted","name":"Mhxejwi Mhxejwi"},{"state":"accepted","name":"ErnestVix ErnestVix"},{"state":"accepted","name":"olyamazukova olyamazukova"},{"state":"accepted","name":"anastm0591Spali anastm0591Spali"},{"state":"accepted","name":"TyrellFet TyrellFet"},{"state":"accepted","name":"Davidhoalk Davidhoalk"},{"state":"accepted","name":"TravisExefs TravisExefs"},{"state":"accepted","name":"AheHow AheHow"},{"state":"accepted","name":"Kevinsot Kevinsot"},{"state":"accepted","name":"AvtoMSK1Floot AvtoMSK1Floot"},{"state":"accepted","name":"Nicolle Meyer"},{"state":"accepted","name":"verazikunova verazikunova"},{"state":"accepted","name":"ZulfikareMops ZulfikareMops"},{"state":"accepted","name":"Charleshow Charleshow"},{"state":"accepted","name":"Ronaldkep Ronaldkep"},{"state":"accepted","name":"MichaelAcout MichaelAcout"},{"state":"accepted","name":"Robertnouro Robertnouro"},{"state":"accepted","name":"JamesFligo JamesFligo"},{"state":"accepted","name":"JamesMaf JamesMaf"},{"state":"accepted","name":"DanielAlume DanielAlume"},{"state":"accepted","name":"ClintonFah ClintonFah"},{"state":"accepted","name":"DanielNus DanielNus"},{"state":"accepted","name":"olyamanulova olyamanulova"},{"state":"accepted","name":"Sergiojitly Sergiojitly"},{"state":"accepted","name":"Gordontrefs Gordontrefs"},{"state":"accepted","name":"VictorPar VictorPar"},{"state":"accepted","name":"EugeneBen EugeneBen"},{"state":"accepted","name":"Igaadis Igaadis"},{"state":"accepted","name":"AhiHow AhiHow"},{"state":"accepted","name":"JamesLyday JamesLyday"},{"state":"accepted","name":"RichardUtisk RichardUtisk"},{"state":"accepted","name":"pririshkina pririshkina"},{"state":"accepted","name":"DanielEquax DanielEquax"},{"state":"accepted","name":"reginmuhina reginmuhina"},{"state":"accepted","name":"AhoHow AhoHow"},{"state":"accepted","name":"Chriscoozy Chriscoozy"},{"state":"accepted","name":"dragzoollar dragzoollar"},{"state":"accepted","name":"Robertvap Robertvap"},{"state":"accepted","name":"Eugenedaw Eugenedaw"},{"state":"accepted","name":"AhrHow AhrHow"},{"state":"accepted","name":"odiplompro odiplompro"},{"state":"accepted","name":"elonatsibirg elonatsibirg"},{"state":"accepted","name":"aabia khattak"},{"state":"accepted","name":"WillieSkalk WillieSkalk"},{"state":"accepted","name":"DavidBrefs DavidBrefs"},{"state":"accepted","name":"Isaacted Isaacted"},{"state":"accepted","name":"dorakunina dorakunina"},{"state":"accepted","name":"JosephBuile JosephBuile"},{"state":"accepted","name":"proshasimina proshasimina"},{"state":"accepted","name":"bigsmotr bigsmotr"},{"state":"accepted","name":"FrancisCek FrancisCek"},{"state":"accepted","name":"AhuHow AhuHow"},{"state":"accepted","name":"Michaelsmups Michaelsmups"},{"state":"accepted","name":"RobertJuifs RobertJuifs"},{"state":"accepted","name":"DouglasIntew DouglasIntew"},{"state":"accepted","name":"Earnesthab Earnesthab"},{"state":"accepted","name":"DannyMuh DannyMuh"},{"state":"accepted","name":"RobertTob RobertTob"},{"state":"accepted","name":"Richardbob Richardbob"},{"state":"accepted","name":"EdwardWat EdwardWat"},{"state":"accepted","name":"ReubenRhile ReubenRhile"},{"state":"accepted","name":"CarlaDup CarlaDup"},{"state":"accepted","name":"KevintoM KevintoM"},{"state":"accepted","name":"Davidplund Davidplund"},{"state":"accepted","name":"JustinBot JustinBot"},{"state":"accepted","name":"RichardKetty RichardKetty"},{"state":"accepted","name":"Rileysouse Rileysouse"},{"state":"accepted","name":"DonaldIsory DonaldIsory"},{"state":"accepted","name":"Dwainasced Dwainasced"},{"state":"accepted","name":"piradippro piradippro"},{"state":"accepted","name":"DavidNeigo DavidNeigo"},{"state":"accepted","name":"Bangalore escorts"},{"state":"accepted","name":"Waynenek Waynenek"},{"state":"accepted","name":"Gregoryclisp Gregoryclisp"},{"state":"accepted","name":"Nancytag Nancytag"},{"state":"accepted","name":"MelvinThoff MelvinThoff"},{"state":"accepted","name":"zvyaginamarta zvyaginamarta"},{"state":"accepted","name":"CurtisGlync CurtisGlync"},{"state":"accepted","name":"MichaelPig MichaelPig"},{"state":"accepted","name":"Jasonobsep Jasonobsep"},{"state":"accepted","name":"Jameshig Jameshig"},{"state":"accepted","name":"DavidLiT DavidLiT"},{"state":"accepted","name":"Brandonfof Brandonfof"},{"state":"accepted","name":"Alvinfaw Alvinfaw"},{"state":"accepted","name":"Georgelic Georgelic"},{"state":"accepted","name":"Brianbit Brianbit"},{"state":"accepted","name":"HenryRiG HenryRiG"},{"state":"accepted","name":"Michaelbluse Michaelbluse"},{"state":"accepted","name":"and7kur7Lip and7kur7Lip"},{"state":"accepted","name":"romataktin romataktin"},{"state":"accepted","name":"Stuartideof Stuartideof"},{"state":"accepted","name":"BillyKaf BillyKaf"},{"state":"accepted","name":"Williamsek Williamsek"},{"state":"accepted","name":"backgroundremoverJ344 backgroundremoverJ344"},{"state":"accepted","name":"Robertcom Robertcom"},{"state":"accepted","name":"ninepolitaeva ninepolitaeva"},{"state":"accepted","name":"Robertczy Robertczy"},{"state":"accepted","name":"Davidaxory Davidaxory"},{"state":"accepted","name":"RobinTup RobinTup"},{"state":"accepted","name":"FelixSmack FelixSmack"},{"state":"accepted","name":"MatthewMor MatthewMor"},{"state":"accepted","name":"ClintonSleesyTew ClintonSleesyTew"},{"state":"accepted","name":"Josephlig Josephlig"},{"state":"accepted","name":"Herbertger Herbertger"},{"state":"accepted","name":"JamesErrot JamesErrot"},{"state":"accepted","name":"Robertoseare Robertoseare"},{"state":"accepted","name":"Kevinlus Kevinlus"},{"state":"accepted","name":"nashevairina nashevairina"},{"state":"accepted","name":"AllanBobby AllanBobby"},{"state":"accepted","name":"Jerrylok Jerrylok"},{"state":"accepted","name":"Howardlat Howardlat"},{"state":"accepted","name":"tolyasverchkova tolyasverchkova"},{"state":"accepted","name":"castlepro castlepro"},{"state":"accepted","name":"Atirivo Atirivo"},{"state":"accepted","name":"navaldead navaldead"},{"state":"accepted","name":"KevinMip KevinMip"},{"state":"accepted","name":"BalkonyOknadew BalkonyOknadew"},{"state":"accepted","name":"RobertDab RobertDab"},{"state":"accepted","name":"Donaldswics Donaldswics"},{"state":"accepted","name":"Qhjgptw Qhjgptw"},{"state":"accepted","name":"MatthewToofs MatthewToofs"},{"state":"accepted","name":"valenvv valenvv"},{"state":"accepted","name":"Kennethnic Kennethnic"},{"state":"accepted","name":"Daviddub Daviddub"},{"state":"accepted","name":"castlepirapro castlepirapro"},{"state":"accepted","name":"AgoHow AgoHow"},{"state":"accepted","name":"olyatiminova olyatiminova"},{"state":"accepted","name":"ilonamagina ilonamagina"},{"state":"accepted","name":"sverdlowamira sverdlowamira"},{"state":"accepted","name":"Cecilrut Cecilrut"},{"state":"accepted","name":"Andrewgap Andrewgap"},{"state":"accepted","name":"Leidnsitus Leidnsitus"},{"state":"accepted","name":"Donaldcet Donaldcet"},{"state":"accepted","name":"Michaelcow Michaelcow"},{"state":"accepted","name":"MicziwalCex MicziwalCex"},{"state":"accepted","name":"Jamesinorn Jamesinorn"},{"state":"accepted","name":"OknaPlastikoviedew OknaPlastikoviedew"},{"state":"accepted","name":"HowardAgism HowardAgism"},{"state":"accepted","name":"HectorHig HectorHig"},{"state":"accepted","name":"DerekSoasy DerekSoasy"},{"state":"accepted","name":"BrianEmali BrianEmali"},{"state":"accepted","name":"Vincentexefe Vincentexefe"},{"state":"accepted","name":"Walteromify Walteromify"},{"state":"accepted","name":"emilianzoollar emilianzoollar"},{"state":"accepted","name":"Shadowserb Shadowserb"},{"state":"accepted","name":"Shadowvvoa Shadowvvoa"},{"state":"accepted","name":"jarovayamil jarovayamil"},{"state":"accepted","name":"lolalickina lolalickina"},{"state":"accepted","name":"ninabalalina ninabalalina"},{"state":"accepted","name":"trusooffdim trusooffdim"},{"state":"accepted","name":"JamesPeast JamesPeast"},{"state":"accepted","name":"AntonioExcum AntonioExcum"},{"state":"accepted","name":"crocoprofi crocoprofi"},{"state":"accepted","name":"zhorkaslunkov zhorkaslunkov"},{"state":"accepted","name":"Michaeldob Michaeldob"},{"state":"accepted","name":"CraigTep CraigTep"},{"state":"accepted","name":"Vgtztrakkt Vgtztrakkt"},{"state":"accepted","name":"TerryTug TerryTug"},{"state":"accepted","name":"JerryBlupt JerryBlupt"},{"state":"accepted","name":"Nigeltek Nigeltek"},{"state":"accepted","name":"LindaDarie LindaDarie"},{"state":"accepted","name":"Davidtot Davidtot"},{"state":"accepted","name":"crocopirapro crocopirapro"},{"state":"accepted","name":"Marvinagrip Marvinagrip"},{"state":"accepted","name":"Howardsmurf Howardsmurf"},{"state":"accepted","name":"kelocic kelocic"},{"state":"accepted","name":"Potolkidew Potolkidew"},{"state":"accepted","name":"Rebeccadueta Rebeccadueta"},{"state":"accepted","name":"Roberttox Roberttox"},{"state":"accepted","name":"profpedith profpedith"},{"state":"accepted","name":"liberdast liberdast"},{"state":"accepted","name":"kinokiopro kinokiopro"},{"state":"accepted","name":"JamesLirty JamesLirty"},{"state":"accepted","name":"GrantCib GrantCib"},{"state":"accepted","name":"Donaldget Donaldget"},{"state":"accepted","name":"Reklamaarrog Reklamaarrog"},{"state":"accepted","name":"Cxtulbr Cxtulbr"},{"state":"accepted","name":"BillyHoike BillyHoike"},{"state":"accepted","name":"FrankieLab FrankieLab"},{"state":"accepted","name":"kinokiopirapro kinokiopirapro"},{"state":"accepted","name":"pansionHit pansionHit"},{"state":"accepted","name":"Franktumma Franktumma"},{"state":"accepted","name":"baherirena baherirena"},{"state":"accepted","name":"olltchernyh olltchernyh"},{"state":"accepted","name":"DanielAmort DanielAmort"},{"state":"accepted","name":"dinmarckelova dinmarckelova"},{"state":"accepted","name":"Palmerrog Palmerrog"},{"state":"accepted","name":"DavidBut DavidBut"},{"state":"accepted","name":"agronompro agronompro"},{"state":"accepted","name":"Josephhor Josephhor"},{"state":"accepted","name":"Tyrezes Tyrezes"},{"state":"accepted","name":"Shannonscore Shannonscore"},{"state":"accepted","name":"kolyyamurkov kolyyamurkov"},{"state":"accepted","name":"Bradleydaync Bradleydaync"},{"state":"accepted","name":"Georgeadvox Georgeadvox"},{"state":"accepted","name":"ViViTrON ViViTrON"},{"state":"accepted","name":"Ehyjtqb Ehyjtqb"},{"state":"accepted","name":"RobertfUs RobertfUs"},{"state":"accepted","name":"Tyronecut Tyronecut"},{"state":"accepted","name":"Jamesven Jamesven"},{"state":"accepted","name":"Jimmyrog Jimmyrog"},{"state":"accepted","name":"AndrewDus AndrewDus"},{"state":"accepted","name":"WilliamTit WilliamTit"},{"state":"accepted","name":"LesterreUrn LesterreUrn"},{"state":"accepted","name":"Williamcop Williamcop"},{"state":"accepted","name":"MichaelKic MichaelKic"},{"state":"accepted","name":"kurtovdimitry kurtovdimitry"},{"state":"accepted","name":"RobertwEili RobertwEili"},{"state":"accepted","name":"JasonSok JasonSok"},{"state":"accepted","name":"agropirapro agropirapro"},{"state":"accepted","name":"BrianRah BrianRah"},{"state":"accepted","name":"WilliamLom WilliamLom"},{"state":"accepted","name":"Danieldrova Danieldrova"},{"state":"accepted","name":"Charbub Charbub"},{"state":"accepted","name":"Etlihpt Etlihpt"},{"state":"accepted","name":"JosephPed JosephPed"},{"state":"accepted","name":"MatthewJaf MatthewJaf"},{"state":"accepted","name":"Balkondew Balkondew"},{"state":"accepted","name":"Wvuqzvz Wvuqzvz"},{"state":"accepted","name":"Josephsog Josephsog"},{"state":"accepted","name":"JoshuaLut JoshuaLut"},{"state":"accepted","name":"MarionmeM MarionmeM"},{"state":"accepted","name":"Michealapemy Michealapemy"},{"state":"accepted","name":"DarioKaf DarioKaf"},{"state":"accepted","name":"EdwardZessy EdwardZessy"},{"state":"accepted","name":"semanokin semanokin"},{"state":"accepted","name":"ivankfenov ivankfenov"},{"state":"accepted","name":"lolamiklosh lolamiklosh"},{"state":"accepted","name":"irfan ali"},{"state":"accepted","name":"GerardRorry GerardRorry"},{"state":"accepted","name":"samoyHit samoyHit"},{"state":"accepted","name":"Michaelspeek Michaelspeek"},{"state":"accepted","name":"Izgotufag Izgotufag"},{"state":"accepted","name":"SandraNap SandraNap"},{"state":"accepted","name":"Jamesdrorn Jamesdrorn"},{"state":"accepted","name":"Milabub Milabub"},{"state":"accepted","name":"geobalpro geobalpro"},{"state":"accepted","name":"Oknadew Oknadew"},{"state":"accepted","name":"zhabrossimov zhabrossimov"},{"state":"accepted","name":"ArendaAvtoMap ArendaAvtoMap"},{"state":"accepted","name":"ZacklazRugrat ZacklazRugrat"},{"state":"accepted","name":"Noblecob Noblecob"},{"state":"accepted","name":"RebeccaEvide RebeccaEvide"},{"state":"accepted","name":"ReubenMum ReubenMum"},{"state":"accepted","name":"JoannIdevy JoannIdevy"},{"state":"accepted","name":"nikakuchnova nikakuchnova"},{"state":"accepted","name":"ShawnFiesk ShawnFiesk"},{"state":"accepted","name":"CherylExeks CherylExeks"},{"state":"accepted","name":"Kermittoxia Kermittoxia"},{"state":"accepted","name":"AidHow AidHow"},{"state":"accepted","name":"Cpotudw Cpotudw"},{"state":"accepted","name":"geobalpirapro geobalpirapro"},{"state":"accepted","name":"dolbdexter dolbdexter"},{"state":"accepted","name":"Jacksonwhirl Jacksonwhirl"},{"state":"accepted","name":"ThomasPicle ThomasPicle"},{"state":"accepted","name":"trenerpersonalnylbluct trenerpersonalnylbluct"},{"state":"accepted","name":"Robertderma Robertderma"},{"state":"accepted","name":"isha love"},{"state":"accepted","name":"Jallacrx5jemuh Jallacrx5jemuh"},{"state":"accepted","name":"Zswogod Zswogod"},{"state":"accepted","name":"JosephGot JosephGot"},{"state":"accepted","name":"DanielCerce DanielCerce"},{"state":"accepted","name":"likadiminova likadiminova"},{"state":"accepted","name":"Gordonencaf Gordonencaf"},{"state":"accepted","name":"kiryanvasiljev kiryanvasiljev"},{"state":"accepted","name":"HermanKiz HermanKiz"},{"state":"accepted","name":"Williamtus Williamtus"},{"state":"accepted","name":"Matrasydew Matrasydew"},{"state":"accepted","name":"hxxqiowm hxxqiowm"},{"state":"accepted","name":"NerbansGulse NerbansGulse"},{"state":"accepted","name":"NormanJap NormanJap"},{"state":"accepted","name":"Bobbyfruig Bobbyfruig"},{"state":"accepted","name":"sahaha sahaha"},{"state":"accepted","name":"Youtubetomp3Muppy Youtubetomp3Muppy"},{"state":"accepted","name":"sqpctekr sqpctekr"},{"state":"accepted","name":"waynes waynes"},{"state":"accepted","name":"Phspikp Phspikp"},{"state":"accepted","name":"GGdemaratticgt GGdemaratticgt"},{"state":"accepted","name":"GregoryRusty GregoryRusty"},{"state":"accepted","name":"Horobov342 Horobov342"},{"state":"accepted","name":"JosephFlope JosephFlope"},{"state":"accepted","name":"TimothySpeam TimothySpeam"},{"state":"accepted","name":"MichaelThubs MichaelThubs"},{"state":"accepted","name":"Stevendix Stevendix"},{"state":"accepted","name":"TehvoLPIDOR TehvoLPIDOR"},{"state":"accepted","name":"RobertWeene RobertWeene"},{"state":"accepted","name":"JerryAgite JerryAgite"},{"state":"accepted","name":"DannyGak DannyGak"},{"state":"accepted","name":"RichardDab RichardDab"},{"state":"accepted","name":"RobertBic RobertBic"},{"state":"accepted","name":"AikHow AikHow"},{"state":"accepted","name":"MusorCes MusorCes"},{"state":"accepted","name":"GDdemaratticgt GDdemaratticgt"},{"state":"accepted","name":"ThomasBom ThomasBom"},{"state":"accepted","name":"ConnieGek ConnieGek"},{"state":"accepted","name":"Thomasusata Thomasusata"},{"state":"accepted","name":"Nedtldt Nedtldt"},{"state":"accepted","name":"ZulfiyaAxort ZulfiyaAxort"},{"state":"accepted","name":"badsmot badsmot"},{"state":"accepted","name":"Reneemew Reneemew"},{"state":"accepted","name":"rasskozia rasskozia"},{"state":"accepted","name":"GBdemaratticgt GBdemaratticgt"},{"state":"accepted","name":"MyWin2020 MyWin2020"},{"state":"accepted","name":"SpectehnikaRNDdic SpectehnikaRNDdic"},{"state":"accepted","name":"Robertcor Robertcor"},{"state":"accepted","name":"Edwarderype Edwarderype"},{"state":"accepted","name":"Kevinsog Kevinsog"},{"state":"accepted","name":"AndrewHig AndrewHig"},{"state":"accepted","name":"Xkpwhtj Xkpwhtj"},{"state":"accepted","name":"Gabrielrem Gabrielrem"},{"state":"accepted","name":"olyamaklosh olyamaklosh"},{"state":"accepted","name":"Bonnyswala Bonnyswala"},{"state":"accepted","name":"GregoryRon GregoryRon"},{"state":"accepted","name":"Donaldket Donaldket"},{"state":"accepted","name":"Georgepit Georgepit"},{"state":"accepted","name":"KristieReups KristieReups"},{"state":"accepted","name":"DavidSquig DavidSquig"},{"state":"accepted","name":"Jamesjap Jamesjap"},{"state":"accepted","name":"GeorgeempAh GeorgeempAh"},{"state":"accepted","name":"Lisenin021 Lisenin021"},{"state":"accepted","name":"Zareckij770 Zareckij770"},{"state":"accepted","name":"Rwweixi Rwweixi"},{"state":"accepted","name":"Savichev849 Savichev849"},{"state":"accepted","name":"likagudrova likagudrova"},{"state":"accepted","name":"elyasnimaya elyasnimaya"},{"state":"accepted","name":"StaypropMl StaypropMl"},{"state":"accepted","name":"Nikulenkov137 Nikulenkov137"},{"state":"accepted","name":"Stevendisse Stevendisse"},{"state":"accepted","name":"AimHow AimHow"},{"state":"accepted","name":"RobertDaf RobertDaf"},{"state":"accepted","name":"RichardInpum RichardInpum"},{"state":"accepted","name":"Arzhaev087 Arzhaev087"},{"state":"accepted","name":"Donniedruff Donniedruff"},{"state":"accepted","name":"DavidNab DavidNab"},{"state":"accepted","name":"Cybulja459 Cybulja459"},{"state":"accepted","name":"Nedrigajlo720 Nedrigajlo720"},{"state":"accepted","name":"ritamikulina ritamikulina"},{"state":"accepted","name":"dorahimina dorahimina"},{"state":"accepted","name":"AlbertImigo AlbertImigo"},{"state":"accepted","name":"Queenkypr Queenkypr"},{"state":"accepted","name":"Kochemarov246 Kochemarov246"},{"state":"accepted","name":"DonaldExawl DonaldExawl"},{"state":"accepted","name":"MalToods MalToods"},{"state":"accepted","name":"Vovkovich232 Vovkovich232"},{"state":"accepted","name":"Aleev855 Aleev855"},{"state":"accepted","name":"Rogermal Rogermal"},{"state":"accepted","name":"Finjutin608 Finjutin608"},{"state":"accepted","name":"Holuev430 Holuev430"},{"state":"accepted","name":"JacobVem JacobVem"},{"state":"accepted","name":"BrantBed BrantBed"},{"state":"accepted","name":"Kennethneorb Kennethneorb"},{"state":"accepted","name":"Lloydfah Lloydfah"},{"state":"accepted","name":"starzoop starzoop"},{"state":"accepted","name":"jiremorahej80 jiremorahej80"},{"state":"accepted","name":"Elena9Lync Elena9Lync"},{"state":"accepted","name":"OmarokMOX OmarokMOX"},{"state":"accepted","name":"AirHow AirHow"},{"state":"accepted","name":"RichardFrard RichardFrard"},{"state":"accepted","name":"Victorohl Victorohl"},{"state":"accepted","name":"linarudnina linarudnina"},{"state":"accepted","name":"Lloydfloab Lloydfloab"},{"state":"accepted","name":"rissergeeva rissergeeva"},{"state":"accepted","name":"Timothycipsy Timothycipsy"},{"state":"accepted","name":"Aminastync Aminastync"},{"state":"accepted","name":"smirnowalo smirnowalo"},{"state":"accepted","name":"KillbillDum KillbillDum"},{"state":"accepted","name":"GerardWodia GerardWodia"},{"state":"accepted","name":"EgorBix EgorBix"},{"state":"accepted","name":"Dennisduh Dennisduh"},{"state":"accepted","name":"Archiefag Archiefag"},{"state":"accepted","name":"ScotyNougS ScotyNougS"},{"state":"accepted","name":"ViktorOrasy ViktorOrasy"},{"state":"accepted","name":"idiplomaspro idiplomaspro"},{"state":"accepted","name":"anikitichnazoollar anikitichnazoollar"},{"state":"accepted","name":"MichealFuddy MichealFuddy"},{"state":"accepted","name":"AaronSaife AaronSaife"},{"state":"accepted","name":"Michaelkeync Michaelkeync"},{"state":"accepted","name":"RomanReple RomanReple"},{"state":"accepted","name":"Anthonytiege Anthonytiege"},{"state":"accepted","name":"DavidRib DavidRib"},{"state":"accepted","name":"irmakrugova irmakrugova"},{"state":"accepted","name":"Winstontaf Winstontaf"},{"state":"accepted","name":"JoshuaJek JoshuaJek"},{"state":"accepted","name":"JaredHEW JaredHEW"},{"state":"accepted","name":"diplomapirapro diplomapirapro"},{"state":"accepted","name":"Bitdemaratticgt Bitdemaratticgt"},{"state":"accepted","name":"nosovascha nosovascha"},{"state":"accepted","name":"Acpiywk Acpiywk"},{"state":"accepted","name":"pukhovanin pukhovanin"},{"state":"accepted","name":"Josephaccer Josephaccer"},{"state":"accepted","name":"TommiLui TommiLui"},{"state":"accepted","name":"Ralphcok Ralphcok"},{"state":"accepted","name":"Antoniolpb Antoniolpb"},{"state":"accepted","name":"sectorfil sectorfil"},{"state":"accepted","name":"Googeeee Googeeee"},{"state":"accepted","name":"JasonReS JasonReS"},{"state":"accepted","name":"MassageRaisk MassageRaisk"},{"state":"accepted","name":"Agafonkin836 Agafonkin836"},{"state":"accepted","name":"LeslieNeari LeslieNeari"},{"state":"accepted","name":"Savinyh620 Savinyh620"},{"state":"accepted","name":"brokercexpro brokercexpro"},{"state":"accepted","name":"herejolabef92 herejolabef92"},{"state":"accepted","name":"Qspezzr Qspezzr"},{"state":"accepted","name":"Kuharenko514 Kuharenko514"},{"state":"accepted","name":"kiryasdurnov kiryasdurnov"},{"state":"accepted","name":"AkaHow AkaHow"},{"state":"accepted","name":"Tkachev970 Tkachev970"},{"state":"accepted","name":"StephenTed StephenTed"},{"state":"accepted","name":"TolyaKIX TolyaKIX"},{"state":"accepted","name":"Nedoshivin281 Nedoshivin281"},{"state":"accepted","name":"olyasmudova olyasmudova"},{"state":"accepted","name":"Dashkevich016 Dashkevich016"},{"state":"accepted","name":"brokerpirapro brokerpirapro"},{"state":"accepted","name":"Ushenin403 Ushenin403"},{"state":"accepted","name":"KevinTog KevinTog"},{"state":"accepted","name":"JackieGealt JackieGealt"},{"state":"accepted","name":"DavidArign DavidArign"},{"state":"accepted","name":"Cmzswif Cmzswif"},{"state":"accepted","name":"DanielemeVa DanielemeVa"},{"state":"accepted","name":"KennethHer KennethHer"},{"state":"accepted","name":"Petersmene Petersmene"},{"state":"accepted","name":"RandyKAG RandyKAG"},{"state":"accepted","name":"Russellhoisp Russellhoisp"},{"state":"accepted","name":"Travismoise Travismoise"},{"state":"accepted","name":"Edwardcoott Edwardcoott"},{"state":"accepted","name":"GeorgeBaize GeorgeBaize"},{"state":"accepted","name":"Rubanov660 Rubanov660"},{"state":"accepted","name":"JamesVutLe JamesVutLe"},{"state":"accepted","name":"Fetyemaratticgt Fetyemaratticgt"},{"state":"accepted","name":"Verizhnikov271 Verizhnikov271"},{"state":"accepted","name":"nayab khan"},{"state":"accepted","name":"Mosbrandpro Mosbrandpro"},{"state":"accepted","name":"Kxttsat Kxttsat"},{"state":"accepted","name":"Tomashes Tomashes"},{"state":"accepted","name":"VictorVog VictorVog"},{"state":"accepted","name":"Larrytum Larrytum"},{"state":"accepted","name":"RafaelInoli RafaelInoli"},{"state":"accepted","name":"DarrenQuaxy DarrenQuaxy"},{"state":"accepted","name":"olyakoshedub olyakoshedub"},{"state":"accepted","name":"brandpirapro brandpirapro"},{"state":"accepted","name":"Denniscow Denniscow"},{"state":"accepted","name":"rimsHit rimsHit"},{"state":"accepted","name":"SemenNug SemenNug"},{"state":"accepted","name":"denisimborgov denisimborgov"},{"state":"accepted","name":"Dennisrox Dennisrox"},{"state":"accepted","name":"edukubanpro edukubanpro"},{"state":"accepted","name":"AkeHow AkeHow"},{"state":"accepted","name":"motodolb motodolb"},{"state":"accepted","name":"rondinanina rondinanina"},{"state":"accepted","name":"Natalieerurn Natalieerurn"},{"state":"accepted","name":"AlenaSteef AlenaSteef"},{"state":"accepted","name":"muninalchik muninalchik"},{"state":"accepted","name":"galliumzoollar galliumzoollar"},{"state":"accepted","name":"kubanpirapro kubanpirapro"},{"state":"accepted","name":"Margoduaks Margoduaks"},{"state":"accepted","name":"Brettovefe Brettovefe"},{"state":"accepted","name":"Shadowuotm Shadowuotm"},{"state":"accepted","name":"Fuftymaratticgt Fuftymaratticgt"},{"state":"accepted","name":"Haroldwaw Haroldwaw"},{"state":"accepted","name":"LoganPix LoganPix"},{"state":"accepted","name":"Alinadof Alinadof"},{"state":"accepted","name":"shoespro shoespro"},{"state":"accepted","name":"Stanleytor Stanleytor"},{"state":"accepted","name":"JulioZOK JulioZOK"},{"state":"accepted","name":"Jerrysmumn Jerrysmumn"},{"state":"accepted","name":"Todijaratticgt Todijaratticgt"},{"state":"accepted","name":"ArchiePheme ArchiePheme"},{"state":"accepted","name":"Gerardwaync Gerardwaync"},{"state":"accepted","name":"loremodafej59 loremodafej59"},{"state":"accepted","name":"AkiHow AkiHow"},{"state":"accepted","name":"Andreyhef Andreyhef"},{"state":"accepted","name":"shoespirapro shoespirapro"},{"state":"accepted","name":"LouisLom LouisLom"},{"state":"accepted","name":"Toooaratticgt Toooaratticgt"},{"state":"accepted","name":"Robertgek Robertgek"},{"state":"accepted","name":"Stephenvok Stephenvok"},{"state":"accepted","name":"JamesGak JamesGak"},{"state":"accepted","name":"AlfredbaL AlfredbaL"},{"state":"accepted","name":"Ashleyfaill Ashleyfaill"},{"state":"accepted","name":"mpodovaya mpodovaya"},{"state":"accepted","name":"Williampride Williampride"},{"state":"accepted","name":"KevinPuddy KevinPuddy"},{"state":"accepted","name":"zhoradomov zhoradomov"},{"state":"accepted","name":"RicziwalCex RicziwalCex"},{"state":"accepted","name":"Edwardfab Edwardfab"},{"state":"accepted","name":"lozilHit lozilHit"},{"state":"accepted","name":"pozitivgarik pozitivgarik"},{"state":"accepted","name":"MarvinLer MarvinLer"},{"state":"accepted","name":"AugustTit AugustTit"},{"state":"accepted","name":"Williamsmace Williamsmace"},{"state":"accepted","name":"romasnigin romasnigin"},{"state":"accepted","name":"RegaCroxy RegaCroxy"},{"state":"accepted","name":"AkoHow AkoHow"},{"state":"accepted","name":"Oscarjeoft Oscarjeoft"},{"state":"accepted","name":"wassistpro wassistpro"},{"state":"accepted","name":"Ronaldjex Ronaldjex"},{"state":"accepted","name":"Jorgehit Jorgehit"},{"state":"accepted","name":"Alekslaw Alekslaw"},{"state":"accepted","name":"CharlesRax CharlesRax"},{"state":"accepted","name":"RichardHouse RichardHouse"},{"state":"accepted","name":"satta king"},{"state":"accepted","name":"Kdposad..ANAL.PORNO.Snasp Kdposad..ANAL.PORNO.Snasp"},{"state":"accepted","name":"RobertVal RobertVal"},{"state":"accepted","name":"Gorgy Tom"},{"state":"accepted","name":"IsraelNoisp IsraelNoisp"},{"state":"accepted","name":"Aminanum Aminanum"},{"state":"accepted","name":"Timothyjutle Timothyjutle"},{"state":"accepted","name":"wassistpirapro wassistpirapro"},{"state":"accepted","name":"ThomasBlels ThomasBlels"},{"state":"accepted","name":"NitkoyMat NitkoyMat"},{"state":"accepted","name":"kerecodaded08 kerecodaded08"},{"state":"accepted","name":"zpppinfVen zpppinfVen"},{"state":"accepted","name":"fotosHit fotosHit"},{"state":"accepted","name":"AbrahamClent AbrahamClent"},{"state":"accepted","name":"agrohimxjz agrohimxjz"},{"state":"accepted","name":"yiszwzPeN yiszwzPeN"},{"state":"accepted","name":"Stephenjoype Stephenjoype"},{"state":"accepted","name":"Kdposad.ru.ANAL.PORNO.Snasp Kdposad.ru.ANAL.PORNO.Snasp"},{"state":"accepted","name":"Fainalus Fainalus"},{"state":"accepted","name":"dyhgfgdexax dyhgfgdexax"},{"state":"accepted","name":"prognozypro prognozypro"},{"state":"accepted","name":"MatthewMuh MatthewMuh"},{"state":"accepted","name":"KeithExist KeithExist"},{"state":"accepted","name":"Josephfak Josephfak"},{"state":"accepted","name":"EugeneWek EugeneWek"},{"state":"accepted","name":"Dominiclaw Dominiclaw"},{"state":"accepted","name":"Emiliowes Emiliowes"},{"state":"accepted","name":"StevenLiz StevenLiz"},{"state":"accepted","name":"MicahDug MicahDug"},{"state":"accepted","name":"Carrollpenty Carrollpenty"},{"state":"accepted","name":"Roccochusy Roccochusy"},{"state":"accepted","name":"olyabraunb olyabraunb"},{"state":"accepted","name":"MarvelLop MarvelLop"},{"state":"accepted","name":"Davidalaft Davidalaft"},{"state":"accepted","name":"Kevinner Kevinner"},{"state":"accepted","name":"AkuHow AkuHow"},{"state":"accepted","name":"Busterdiz Busterdiz"},{"state":"accepted","name":"Larrymut Larrymut"},{"state":"accepted","name":"Vknftod Vknftod"},{"state":"accepted","name":"olyatchuhrai olyatchuhrai"},{"state":"accepted","name":"TanyaBut TanyaBut"},{"state":"accepted","name":"prognozpirapro prognozpirapro"},{"state":"accepted","name":"JamesIcela JamesIcela"},{"state":"accepted","name":"Williamcribe Williamcribe"},{"state":"accepted","name":"DebraLex DebraLex"},{"state":"accepted","name":"mamvamargo mamvamargo"},{"state":"accepted","name":"Merillusemn Merillusemn"},{"state":"accepted","name":"Antonjaigo Antonjaigo"},{"state":"accepted","name":"HiFiHiF1lep HiFiHiF1lep"},{"state":"accepted","name":"AlbertVow AlbertVow"},{"state":"accepted","name":"FrankBex FrankBex"},{"state":"accepted","name":"VitalyRep VitalyRep"},{"state":"accepted","name":"JeffreyZER JeffreyZER"},{"state":"accepted","name":"RonaldKnofe RonaldKnofe"},{"state":"accepted","name":"AlaHow AlaHow"},{"state":"accepted","name":"Danielalida Danielalida"},{"state":"accepted","name":"IgnacioSof IgnacioSof"},{"state":"accepted","name":"CharlesRib CharlesRib"},{"state":"accepted","name":"DanaraUpdal DanaraUpdal"},{"state":"accepted","name":"lilyakulkina lilyakulkina"},{"state":"accepted","name":"Brucejek Brucejek"},{"state":"accepted","name":"omarkitova omarkitova"},{"state":"accepted","name":"Retevexystift Retevexystift"},{"state":"accepted","name":"MilliCoets MilliCoets"},{"state":"accepted","name":"Fddeinreatticgt Fddeinreatticgt"},{"state":"accepted","name":"Carrepay Carrepay"},{"state":"accepted","name":"bljudapro bljudapro"},{"state":"accepted","name":"Sitoravat Sitoravat"},{"state":"accepted","name":"Yeh Rishtey Hain Pyaar Ke Online"},{"state":"accepted","name":"proshalitvigna proshalitvigna"},{"state":"accepted","name":"Nolanret Nolanret"},{"state":"accepted","name":"RobertTaild RobertTaild"},{"state":"accepted","name":"MarieDal MarieDal"},{"state":"accepted","name":"RaymondVer RaymondVer"},{"state":"accepted","name":"AleHow AleHow"},{"state":"accepted","name":"Michaeldrutt Michaeldrutt"},{"state":"accepted","name":"dimkaiskieen dimkaiskieen"},{"state":"accepted","name":"Zaplombfag Zaplombfag"},{"state":"accepted","name":"bljudapirapro bljudapirapro"},{"state":"accepted","name":"Frankbaf Frankbaf"},{"state":"accepted","name":"Marvinsoync Marvinsoync"},{"state":"accepted","name":"Zelenaurd Zelenaurd"},{"state":"accepted","name":"Kopliqprok Kopliqprok"},{"state":"accepted","name":"EugeniyFat EugeniyFat"},{"state":"accepted","name":"Pulmenjunny Pulmenjunny"},{"state":"accepted","name":"Dimoncrync Dimoncrync"},{"state":"accepted","name":"MaratFat MaratFat"},{"state":"accepted","name":"Vladislavzoollar Vladislavzoollar"},{"state":"accepted","name":"MichaelSnold MichaelSnold"},{"state":"accepted","name":"romabogato romabogato"},{"state":"accepted","name":"Sandygob Sandygob"},{"state":"accepted","name":"Robertaceva Robertaceva"},{"state":"accepted","name":"Michaelneeld Michaelneeld"},{"state":"accepted","name":"DanialFal DanialFal"},{"state":"accepted","name":"AnatoliyFat AnatoliyFat"},{"state":"accepted","name":"edudippro edudippro"},{"state":"accepted","name":"TimothyGlito TimothyGlito"},{"state":"accepted","name":"ValeryFat ValeryFat"},{"state":"accepted","name":"olyanbibykova olyanbibykova"},{"state":"accepted","name":"Williamfreew Williamfreew"},{"state":"accepted","name":"EshopredOt EshopredOt"},{"state":"accepted","name":"AliHow AliHow"},{"state":"accepted","name":"Pmbfyxb Pmbfyxb"},{"state":"accepted","name":"edudipro edudipro"},{"state":"accepted","name":"Badashkin792 Badashkin792"},{"state":"accepted","name":"PavelFat PavelFat"},{"state":"accepted","name":"GeorgFat GeorgFat"},{"state":"accepted","name":"Jastremskij305 Jastremskij305"},{"state":"accepted","name":"DouglasSog DouglasSog"},{"state":"accepted","name":"Xvnsfzc Xvnsfzc"},{"state":"accepted","name":"Tjulenin364 Tjulenin364"},{"state":"accepted","name":"Davidsax Davidsax"},{"state":"accepted","name":"krNourf krNourf"},{"state":"accepted","name":"Bazhov875 Bazhov875"},{"state":"accepted","name":"LinelFat LinelFat"},{"state":"accepted","name":"Pcazfnt Pcazfnt"},{"state":"accepted","name":"opvisualspro opvisualspro"},{"state":"accepted","name":"DarelFat DarelFat"},{"state":"accepted","name":"irenamikina irenamikina"},{"state":"accepted","name":"Mpkjal Mpkjal"},{"state":"accepted","name":"AloHow AloHow"},{"state":"accepted","name":"Doroheev035 Doroheev035"},{"state":"accepted","name":"LowsonFat LowsonFat"},{"state":"accepted","name":"Pobednov274 Pobednov274"},{"state":"accepted","name":"JamesIrrig JamesIrrig"},{"state":"accepted","name":"Stevenskevy Stevenskevy"},{"state":"accepted","name":"Billyciz Billyciz"},{"state":"accepted","name":"Mhbiutq Mhbiutq"},{"state":"accepted","name":"earphonesVen earphonesVen"},{"state":"accepted","name":"Agrenev777 Agrenev777"},{"state":"accepted","name":"OknoFum OknoFum"},{"state":"accepted","name":"mioHit mioHit"},{"state":"accepted","name":"DonaldFex DonaldFex"},{"state":"accepted","name":"opvispirapro opvispirapro"},{"state":"accepted","name":"Maljagin634 Maljagin634"},{"state":"accepted","name":"Gracianskij700 Gracianskij700"},{"state":"accepted","name":"MaxyDes MaxyDes"},{"state":"accepted","name":"ItkomiMum ItkomiMum"},{"state":"accepted","name":"GarlandOveft GarlandOveft"},{"state":"accepted","name":"geobalbypro geobalbypro"},{"state":"accepted","name":"MasherFat MasherFat"},{"state":"accepted","name":"DetlefKt DetlefKt"},{"state":"accepted","name":"Pavlossgp Pavlossgp"},{"state":"accepted","name":"oksankazoollar oksankazoollar"},{"state":"accepted","name":"Deborahpaf Deborahpaf"},{"state":"accepted","name":"Vmrwacm Vmrwacm"},{"state":"accepted","name":"Eddietoity Eddietoity"},{"state":"accepted","name":"RobertRef RobertRef"},{"state":"accepted","name":"BryanecorB BryanecorB"},{"state":"accepted","name":"Jaimefes Jaimefes"},{"state":"accepted","name":"OlsonFat OlsonFat"},{"state":"accepted","name":"geobabylpirapro geobabylpirapro"},{"state":"accepted","name":"Cosmolot Cosmolot"},{"state":"accepted","name":"Alberttom Alberttom"},{"state":"accepted","name":"geobalinfopro geobalinfopro"},{"state":"accepted","name":"AluHow AluHow"},{"state":"accepted","name":"Bctcqpe Bctcqpe"},{"state":"accepted","name":"Lesliegar Lesliegar"},{"state":"accepted","name":"TitaWaraTalk TitaWaraTalk"},{"state":"accepted","name":"AlfredLekly AlfredLekly"},{"state":"accepted","name":"JepillRip JepillRip"},{"state":"accepted","name":"gbalpirapro gbalpirapro"},{"state":"accepted","name":"Verhovskoj731 Verhovskoj731"},{"state":"accepted","name":"Kutyrev819 Kutyrev819"},{"state":"accepted","name":"Dzhioev613 Dzhioev613"},{"state":"accepted","name":"Skarjatin037 Skarjatin037"},{"state":"accepted","name":"Emtwkcs Emtwkcs"},{"state":"accepted","name":"Lenshin809 Lenshin809"},{"state":"accepted","name":"geobalkzpro geobalkzpro"},{"state":"accepted","name":"rgrayDit rgrayDit"},{"state":"accepted","name":"Rogozin313 Rogozin313"},{"state":"accepted","name":"Gomozov711 Gomozov711"},{"state":"accepted","name":"Kitajchik011 Kitajchik011"},{"state":"accepted","name":"Makashiov641 Makashiov641"},{"state":"accepted","name":"MichaelIntar MichaelIntar"},{"state":"accepted","name":"Muskan Patel"},{"state":"accepted","name":"SndGrd_Frult SndGrd_Frult"},{"state":"accepted","name":"WilliamAtmop WilliamAtmop"},{"state":"accepted","name":"Jurinov018 Jurinov018"},{"state":"accepted","name":"Axtrsoq Axtrsoq"},{"state":"accepted","name":"Avilovichev149 Avilovichev149"},{"state":"accepted","name":"RozaHurerm RozaHurerm"},{"state":"accepted","name":"Williefoups Williefoups"},{"state":"accepted","name":"Osherovich965 Osherovich965"},{"state":"accepted","name":"Polovinka935 Polovinka935"},{"state":"accepted","name":"Chupaev590 Chupaev590"},{"state":"accepted","name":"gbkzpirapro gbkzpirapro"},{"state":"accepted","name":"WalterZic WalterZic"},{"state":"accepted","name":"Wandaemaiz Wandaemaiz"},{"state":"accepted","name":"Thelmascunc Thelmascunc"},{"state":"accepted","name":"Skorozhirov626 Skorozhirov626"},{"state":"accepted","name":"NicoleZet NicoleZet"},{"state":"accepted","name":"AllueurFug AllueurFug"},{"state":"accepted","name":"Capurin344 Capurin344"},{"state":"accepted","name":"BernardKt BernardKt"},{"state":"accepted","name":"Samuilov714 Samuilov714"},{"state":"accepted","name":"Dubovik627 Dubovik627"},{"state":"accepted","name":"Hudakov892 Hudakov892"},{"state":"accepted","name":"Semirikov634 Semirikov634"},{"state":"accepted","name":"Alimov751 Alimov751"},{"state":"accepted","name":"Pozdnjakov721 Pozdnjakov721"},{"state":"accepted","name":"ErnestLef ErnestLef"},{"state":"accepted","name":"Tverdikov600 Tverdikov600"},{"state":"accepted","name":"SamuelLit SamuelLit"},{"state":"accepted","name":"Stepushkin997 Stepushkin997"},{"state":"accepted","name":"MERaymond MERaymond"},{"state":"accepted","name":"sath nebhana"},{"state":"accepted","name":"Gazizov076 Gazizov076"},{"state":"accepted","name":"Tarusin873 Tarusin873"},{"state":"accepted","name":"KredgdTrago KredgdTrago"},{"state":"accepted","name":"Vidjaev101 Vidjaev101"},{"state":"accepted","name":"WilliamMekly WilliamMekly"},{"state":"accepted","name":"Lanbin288 Lanbin288"},{"state":"accepted","name":"Chausskij885 Chausskij885"},{"state":"accepted","name":"Bogush777 Bogush777"},{"state":"accepted","name":"Tarawed Tarawed"},{"state":"accepted","name":"AmaHow AmaHow"},{"state":"accepted","name":"Koniwev447 Koniwev447"},{"state":"accepted","name":"Pljusnin884 Pljusnin884"},{"state":"accepted","name":"DarylBup DarylBup"},{"state":"accepted","name":"Gashkov402 Gashkov402"},{"state":"accepted","name":"Baskoj173 Baskoj173"},{"state":"accepted","name":"Cyrulik263 Cyrulik263"},{"state":"accepted","name":"Joshuated Joshuated"},{"state":"accepted","name":"Jimmiereets Jimmiereets"},{"state":"accepted","name":"Obsjonr Obsjonr"},{"state":"accepted","name":"Chakalov094 Chakalov094"},{"state":"accepted","name":"Lozovickij521 Lozovickij521"},{"state":"accepted","name":"Grodzenskij971 Grodzenskij971"},{"state":"accepted","name":"Borichev742 Borichev742"},{"state":"accepted","name":"Tvorogov461 Tvorogov461"},{"state":"accepted","name":"Lloydveibe Lloydveibe"},{"state":"accepted","name":"Suhinin202 Suhinin202"},{"state":"accepted","name":"venokPlumn venokPlumn"},{"state":"accepted","name":"SergeyJab SergeyJab"},{"state":"accepted","name":"Denisinozy Denisinozy"},{"state":"accepted","name":"Dennisevica Dennisevica"},{"state":"accepted","name":"Frankpemia Frankpemia"},{"state":"accepted","name":"kfdhtynmbxzoollar kfdhtynmbxzoollar"},{"state":"accepted","name":"kinaHit kinaHit"},{"state":"accepted","name":"AmeHow AmeHow"},{"state":"accepted","name":"JackiroW JackiroW"},{"state":"accepted","name":"imhospor imhospor"},{"state":"accepted","name":"GeraldWer GeraldWer"},{"state":"accepted","name":"Olnus Olnus"},{"state":"accepted","name":"BrianBag BrianBag"},{"state":"accepted","name":"Alfredtausa Alfredtausa"},{"state":"accepted","name":"kisss asiann"},{"state":"accepted","name":"HoroscopeSlump HoroscopeSlump"},{"state":"accepted","name":"Stephenzen Stephenzen"},{"state":"accepted","name":"YoititTycle YoititTycle"},{"state":"accepted","name":"lkfabPailm lkfabPailm"},{"state":"accepted","name":"Robertcharo Robertcharo"},{"state":"accepted","name":"remkraCat remkraCat"},{"state":"accepted","name":"DustinDOSah DustinDOSah"},{"state":"accepted","name":"AmiHow AmiHow"},{"state":"accepted","name":"CharlesHeins CharlesHeins"},{"state":"accepted","name":"Brianarrar Brianarrar"},{"state":"accepted","name":"Lesterpaype Lesterpaype"},{"state":"accepted","name":"Aarontausa Aarontausa"},{"state":"accepted","name":"stepukhazoollar stepukhazoollar"},{"state":"accepted","name":"Blidway Blidway"},{"state":"accepted","name":"Maicick Maicick"},{"state":"accepted","name":"Alfredowhisk Alfredowhisk"},{"state":"accepted","name":"RihCex RihCex"},{"state":"accepted","name":"Randalpix Randalpix"},{"state":"accepted","name":"tractog tractog"},{"state":"accepted","name":"celplastpro celplastpro"},{"state":"accepted","name":"shassex shassex"},{"state":"accepted","name":"Peteretox Peteretox"},{"state":"accepted","name":"DramXrenslatt DramXrenslatt"},{"state":"accepted","name":"chicrEvarf chicrEvarf"},{"state":"accepted","name":"Stoomia Stoomia"},{"state":"accepted","name":"AmoHow AmoHow"},{"state":"accepted","name":"Geropers Geropers"},{"state":"accepted","name":"Coamync Coamync"},{"state":"accepted","name":"Qvxjfzh Qvxjfzh"},{"state":"accepted","name":"drimamp drimamp"},{"state":"accepted","name":"StephenKen StephenKen"},{"state":"accepted","name":"clettam clettam"},{"state":"accepted","name":"GeorgeShawl GeorgeShawl"},{"state":"accepted","name":"AdolfKt AdolfKt"},{"state":"accepted","name":"Jamesbexed Jamesbexed"},{"state":"accepted","name":"Williamseilt Williamseilt"},{"state":"accepted","name":"PatrickNub PatrickNub"},{"state":"accepted","name":"dyboamb dyboamb"},{"state":"accepted","name":"Tomasgap Tomasgap"},{"state":"accepted","name":"AaronTox AaronTox"},{"state":"accepted","name":"Stephencrady Stephencrady"},{"state":"accepted","name":"Robertraida Robertraida"},{"state":"accepted","name":"Felixhooxyt Felixhooxyt"},{"state":"accepted","name":"celplastpirapro celplastpirapro"},{"state":"accepted","name":"weedInvag weedInvag"},{"state":"accepted","name":"Jaredlodyt Jaredlodyt"},{"state":"accepted","name":"Loriszoollar Loriszoollar"},{"state":"accepted","name":"sandra davidson"},{"state":"accepted","name":"HarryTam HarryTam"},{"state":"accepted","name":"Walterhab Walterhab"},{"state":"accepted","name":"offdippro offdippro"},{"state":"accepted","name":"RandyImath RandyImath"},{"state":"accepted","name":"Miguelfraub Miguelfraub"},{"state":"accepted","name":"Stanleywat Stanleywat"},{"state":"accepted","name":"RaskelGew RaskelGew"},{"state":"accepted","name":"Kermitbasty Kermitbasty"},{"state":"accepted","name":"RobertVem RobertVem"},{"state":"accepted","name":"WalterSoubs WalterSoubs"},{"state":"accepted","name":"DavidBiasp DavidBiasp"},{"state":"accepted","name":"Randallol Randallol"},{"state":"accepted","name":"Emanueltut Emanueltut"},{"state":"accepted","name":"Jefferyviz Jefferyviz"},{"state":"accepted","name":"JosephPer JosephPer"},{"state":"accepted","name":"Dannyidola Dannyidola"},{"state":"accepted","name":"Brianvarve Brianvarve"},{"state":"accepted","name":"Jasonlieby Jasonlieby"},{"state":"accepted","name":"RaymondFuege RaymondFuege"},{"state":"accepted","name":"MilaroW MilaroW"},{"state":"accepted","name":"ChrisLam ChrisLam"},{"state":"accepted","name":"Jacobhoisp Jacobhoisp"},{"state":"accepted","name":"EdwardDic EdwardDic"},{"state":"accepted","name":"JamesExaKe JamesExaKe"},{"state":"accepted","name":"Frankcopys Frankcopys"},{"state":"accepted","name":"AmsHow AmsHow"},{"state":"accepted","name":"RaKoleryder RaKoleryder"},{"state":"accepted","name":"watsicpro watsicpro"},{"state":"accepted","name":"Koreynuvx Koreynuvx"},{"state":"accepted","name":"RonaldKax RonaldKax"},{"state":"accepted","name":"AmtHow AmtHow"},{"state":"accepted","name":"Matthewgoods Matthewgoods"},{"state":"accepted","name":"Rmmwyzv Rmmwyzv"},{"state":"accepted","name":"watsicpirapro watsicpirapro"},{"state":"accepted","name":"Justinlzop Justinlzop"},{"state":"accepted","name":"Barbaravilky Barbaravilky"},{"state":"accepted","name":"Trumanad Trumanad"},{"state":"accepted","name":"AmuHow AmuHow"},{"state":"accepted","name":"Philipboser Philipboser"},{"state":"accepted","name":"ArinaStort ArinaStort"},{"state":"accepted","name":"Fjhuhoq Fjhuhoq"},{"state":"accepted","name":"Rodneybot Rodneybot"},{"state":"accepted","name":"Georgeid Georgeid"},{"state":"accepted","name":"Davidrupcop Davidrupcop"},{"state":"accepted","name":"MichaelBlunc MichaelBlunc"},{"state":"accepted","name":"Arkabunc Arkabunc"},{"state":"accepted","name":"Qhervqi Qhervqi"},{"state":"accepted","name":"PavloPharf PavloPharf"},{"state":"accepted","name":"Philipagerm Philipagerm"},{"state":"accepted","name":"AmyHow AmyHow"},{"state":"accepted","name":"sportgympro sportgympro"},{"state":"accepted","name":"Michaelroums Michaelroums"},{"state":"accepted","name":"TravisGow TravisGow"},{"state":"accepted","name":"Lancecluck Lancecluck"},{"state":"accepted","name":"Tylewulxdyp Tylewulxdyp"},{"state":"accepted","name":"rimmfus rimmfus"},{"state":"accepted","name":"Arnmoith Arnmoith"},{"state":"accepted","name":"Kevintonyt Kevintonyt"},{"state":"accepted","name":"HydraAcill HydraAcill"},{"state":"accepted","name":"Jamesyofet Jamesyofet"},{"state":"accepted","name":"AnaHow AnaHow"},{"state":"accepted","name":"Josephykew Josephykew"},{"state":"accepted","name":"AaronCiZ AaronCiZ"},{"state":"accepted","name":"sgympirapro sgympirapro"},{"state":"accepted","name":"Timothyfailt Timothyfailt"},{"state":"accepted","name":"RianaGoX RianaGoX"},{"state":"accepted","name":"Gaylealign Gaylealign"},{"state":"accepted","name":"bpgcraftpro bpgcraftpro"},{"state":"accepted","name":"Rinatpieni Rinatpieni"},{"state":"accepted","name":"Antoniobea Antoniobea"},{"state":"accepted","name":"AndrewWep AndrewWep"},{"state":"accepted","name":"AndHow AndHow"},{"state":"accepted","name":"Zelenaeyy Zelenaeyy"},{"state":"accepted","name":"Jamessoara Jamessoara"},{"state":"accepted","name":"Jeffreyhycle Jeffreyhycle"},{"state":"accepted","name":"Michealevoni Michealevoni"},{"state":"accepted","name":"Michael Pechner"}];
//]]>
</script> 
<!-- page specific tags -->

  <link href="../../../../../../../../../../../../../../../plugin_assets/redmine_checkout/stylesheets/checkout.css%3F1359925705.css" media="screen" rel="stylesheet" type="text/css" />
  <script src="../../../../../../../../../../../../../../../plugin_assets/redmine_checkout/javascripts/checkout.js%3F1359925705" type="text/javascript"></script>
  <script src="../../../../../../../../../../../../../../../plugin_assets/redmine_checkout/javascripts/ZeroClipboard.js%3F1359925705" type="text/javascript"></script>

  <script src="../../../../../../../../../../../../../../../javascripts/repository_navigation.js%3F1359925542" type="text/javascript"></script>

<link href="../../../../../../../../../../../../../../../stylesheets/scm.css%3F1359925542.css" media="screen" rel="stylesheet" type="text/css" />
</head>
<body class="controller-repositories action-entry">
<div id="wrapper">
<div id="wrapper2">
<div id="top-menu">
    <div id="account">
        <ul><li><a href="../../../../../../../../../../../../../../../login.html" class="login">Sign in</a></li></ul>    </div>
    
    <ul><li><a href="../../../../../../../../../../../../../../../index.html" class="home">Home</a></li>
<li><a href="../../../../../../../../../../../../../../../projects.html" class="projects">Projects</a></li>
<li><a href="http://www.redmine.org/guide" class="help">Help</a></li></ul></div>

<div id="header">
    
    <div id="quick-search">
        <form action="../../../../../../../../../../../../../../../search/index/holoseat.html" method="get">
        <input name="changesets" type="hidden" value="1" />
        <a href="../../../../../../../../../../../../../../../search/index/holoseat.html" accesskey="4">Search</a>:
        <input accesskey="f" class="small" id="q" name="q" size="20" type="text" />
        </form>
        
    </div>
    

    <h1>Holoseat</h1>

    
    <div id="main-menu">
        <ul><li><a href="../../../../../../../../../../../../../../holoseat%3Fjump=overview.html" class="overview">Overview</a></li>
<li><a href="../../../../../../../../../../../../../../holoseat%3Fjump=activity.html" class="activity">Activity</a></li>
<li><a href="../../../../../../../../../../../../../../holoseat%3Fjump=issues.html" class="issues">Issues</a></li>
<li><a href="../../../../../../../../../../../../../news.html" class="news">News</a></li>
<li><a href="../../../../../../../../../../../../../../holoseat%3Fjump=dmsf.html" class="dmsf">DMSF</a></li>
<li><a href="../../../../../../../../../../../../../../holoseat%3Fjump=wiki.html" class="wiki">Wiki</a></li>
<li><a href="../../../../../../../../../../../../../boards.html" class="boards">Forums</a></li>
<li><a href="../../../../../../../../../../../../../../holoseat%3Fjump=repository.html" class="repository selected">Repository</a></li></ul>
    </div>
    
</div>

<div class="nosidebar" id="main">
    <div id="sidebar">
        
        
    </div>

    <div id="content">
				
        <div class="repository-info">
  
  <div class="wiki bottomline"><p>The data contained in this repository can be downloaded to your computer using one of several clients.<br />Please see the documentation of your version control software client for more information.</p>


	<p>Please select the desired protocol below to get the URL.</p></div>
  
  
  <div id="checkout_box">
    <ul id="checkout_protocols">
          <li>
        <a class="selected" id="checkout_protocol_subversion" data-permission="read-only" href="https://opendesignengine.net/svn/holoseat/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr">Subversion</a>
      </li>
        </ul>
    <input id="checkout_url" name="checkout_url" readonly="readonly" type="text" value="https://opendesignengine.net/svn/holoseat/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr" />

    <div id="clipboard_container" title="Copy to clipboard" style="display: none;">
       <div id="clipboard_button"><img alt="Paste" src="../../../../../../../../../../../../../../../plugin_assets/redmine_checkout/images/paste.png%3F1359925705" /></div>
    </div>
        <p>This URL has <span id="checkout_access">Read-Only</span> access.</p>
  
    <script type="text/javascript">
//<![CDATA[

      var checkout_access   = $H({'checkout_protocol_subversion': 'Read-Only'});
      var checkout_commands = $H({'checkout_protocol_subversion': 'https://opendesignengine.net/svn/holoseat/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr'});
ZeroClipboard.setMoviePath( '/plugin_assets/redmine_checkout/images/ZeroClipboard.swf?1359925705' );
    
//]]>
</script>
  </div>
  
</div>
<div style="clear: left"></div>



<div class="contextual">
  

<a href="../../../../../../../../../../../../statistics.html" class="icon icon-stats">Statistics</a>

<form action="http://opendesignengine.net/projects/holoseat/repository/entry/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr/iox16c4.h?rev=" id="revision_selector" method="get">  <!-- Branches Dropdown -->
  
  
  | Revision: 
  <input id="rev" name="rev" size="8" type="text" value="40" />
</form>
</div>

<h2><a href="http://opendesignengine.net/projects/holoseat/repository/revisions/40/show">root</a>

    / <a href="../../../../../../../../../../show/trunk.html">trunk</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win.html">HoloseatConfigurationApp_Win</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino.html">Arduino</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino/hardware.html">hardware</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools.html">tools</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr.html">avr</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr.html">avr</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include.html">include</a>

    / <a href="../../../../../../../../../../show/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr.html">avr</a>


    / <a href="http://opendesignengine.net/projects/holoseat/repository/revisions/40/changes/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr/iox16c4.h">iox16c4.h</a>


@ 40

</h2>

<p>

<p>
<a href="http://opendesignengine.net/projects/holoseat/repository/revisions/40/changes/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr/iox16c4.h">History</a> |

    View |


    <a href="http://opendesignengine.net/projects/holoseat/repository/revisions/40/annotate/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr/iox16c4.h">Annotate</a> |

<a href="http://opendesignengine.net/projects/holoseat/repository/revisions/40/raw/trunk/HoloseatConfigurationApp_Win/Arduino/hardware/tools/avr/avr/include/avr/iox16c4.h">Download</a>
(267.2 kB)
</p>


</p>

<div class="autoscroll">
<table class="filecontent syntaxhl">
<tbody>


<tr><th class="line-num" id="L1"><a href="iox16c4.h.html#L1">1</a></th><td class="line-code"><pre><span class="c">/*****************************************************************************
</pre></td></tr>


<tr><th class="line-num" id="L2"><a href="iox16c4.h.html#L2">2</a></th><td class="line-code"><pre> *
</pre></td></tr>


<tr><th class="line-num" id="L3"><a href="iox16c4.h.html#L3">3</a></th><td class="line-code"><pre> * Copyright (C) 2014 Atmel Corporation
</pre></td></tr>


<tr><th class="line-num" id="L4"><a href="iox16c4.h.html#L4">4</a></th><td class="line-code"><pre> * All rights reserved.
</pre></td></tr>


<tr><th class="line-num" id="L5"><a href="iox16c4.h.html#L5">5</a></th><td class="line-code"><pre> *
</pre></td></tr>


<tr><th class="line-num" id="L6"><a href="iox16c4.h.html#L6">6</a></th><td class="line-code"><pre> * Redistribution and use in source and binary forms, with or without
</pre></td></tr>


<tr><th class="line-num" id="L7"><a href="iox16c4.h.html#L7">7</a></th><td class="line-code"><pre> * modification, are permitted provided that the following conditions are met:
</pre></td></tr>


<tr><th class="line-num" id="L8"><a href="iox16c4.h.html#L8">8</a></th><td class="line-code"><pre> *
</pre></td></tr>


<tr><th class="line-num" id="L9"><a href="iox16c4.h.html#L9">9</a></th><td class="line-code"><pre> * * Redistributions of source code must retain the above copyright
</pre></td></tr>


<tr><th class="line-num" id="L10"><a href="iox16c4.h.html#L10">10</a></th><td class="line-code"><pre> *   notice, this list of conditions and the following disclaimer.
</pre></td></tr>


<tr><th class="line-num" id="L11"><a href="iox16c4.h.html#L11">11</a></th><td class="line-code"><pre> *
</pre></td></tr>


<tr><th class="line-num" id="L12"><a href="iox16c4.h.html#L12">12</a></th><td class="line-code"><pre> * * Redistributions in binary form must reproduce the above copyright
</pre></td></tr>


<tr><th class="line-num" id="L13"><a href="iox16c4.h.html#L13">13</a></th><td class="line-code"><pre> *   notice, this list of conditions and the following disclaimer in
</pre></td></tr>


<tr><th class="line-num" id="L14"><a href="iox16c4.h.html#L14">14</a></th><td class="line-code"><pre> *   the documentation and/or other materials provided with the
</pre></td></tr>


<tr><th class="line-num" id="L15"><a href="iox16c4.h.html#L15">15</a></th><td class="line-code"><pre> *   distribution.
</pre></td></tr>


<tr><th class="line-num" id="L16"><a href="iox16c4.h.html#L16">16</a></th><td class="line-code"><pre> *
</pre></td></tr>


<tr><th class="line-num" id="L17"><a href="iox16c4.h.html#L17">17</a></th><td class="line-code"><pre> * * Neither the name of the copyright holders nor the names of
</pre></td></tr>


<tr><th class="line-num" id="L18"><a href="iox16c4.h.html#L18">18</a></th><td class="line-code"><pre> *   contributors may be used to endorse or promote products derived
</pre></td></tr>


<tr><th class="line-num" id="L19"><a href="iox16c4.h.html#L19">19</a></th><td class="line-code"><pre> *   from this software without specific prior written permission.
</pre></td></tr>


<tr><th class="line-num" id="L20"><a href="iox16c4.h.html#L20">20</a></th><td class="line-code"><pre> *
</pre></td></tr>


<tr><th class="line-num" id="L21"><a href="iox16c4.h.html#L21">21</a></th><td class="line-code"><pre> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;
</pre></td></tr>


<tr><th class="line-num" id="L22"><a href="iox16c4.h.html#L22">22</a></th><td class="line-code"><pre> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
</pre></td></tr>


<tr><th class="line-num" id="L23"><a href="iox16c4.h.html#L23">23</a></th><td class="line-code"><pre> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
</pre></td></tr>


<tr><th class="line-num" id="L24"><a href="iox16c4.h.html#L24">24</a></th><td class="line-code"><pre> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
</pre></td></tr>


<tr><th class="line-num" id="L25"><a href="iox16c4.h.html#L25">25</a></th><td class="line-code"><pre> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
</pre></td></tr>


<tr><th class="line-num" id="L26"><a href="iox16c4.h.html#L26">26</a></th><td class="line-code"><pre> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
</pre></td></tr>


<tr><th class="line-num" id="L27"><a href="iox16c4.h.html#L27">27</a></th><td class="line-code"><pre> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
</pre></td></tr>


<tr><th class="line-num" id="L28"><a href="iox16c4.h.html#L28">28</a></th><td class="line-code"><pre> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
</pre></td></tr>


<tr><th class="line-num" id="L29"><a href="iox16c4.h.html#L29">29</a></th><td class="line-code"><pre> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
</pre></td></tr>


<tr><th class="line-num" id="L30"><a href="iox16c4.h.html#L30">30</a></th><td class="line-code"><pre> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
</pre></td></tr>


<tr><th class="line-num" id="L31"><a href="iox16c4.h.html#L31">31</a></th><td class="line-code"><pre> * POSSIBILITY OF SUCH DAMAGE.
</pre></td></tr>


<tr><th class="line-num" id="L32"><a href="iox16c4.h.html#L32">32</a></th><td class="line-code"><pre> ****************************************************************************/</span>
</pre></td></tr>


<tr><th class="line-num" id="L33"><a href="iox16c4.h.html#L33">33</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L34"><a href="iox16c4.h.html#L34">34</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L35"><a href="iox16c4.h.html#L35">35</a></th><td class="line-code"><pre><span class="pp">#ifndef</span> _AVR_IO_H_
</pre></td></tr>


<tr><th class="line-num" id="L36"><a href="iox16c4.h.html#L36">36</a></th><td class="line-code"><pre><span class="pp">#  error</span> <span class="s"><span class="dl">&quot;</span><span class="k">Include &lt;avr/io.h&gt; instead of this file.</span><span class="dl">&quot;</span></span>
</pre></td></tr>


<tr><th class="line-num" id="L37"><a href="iox16c4.h.html#L37">37</a></th><td class="line-code"><pre><span class="pp">#endif</span>
</pre></td></tr>


<tr><th class="line-num" id="L38"><a href="iox16c4.h.html#L38">38</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L39"><a href="iox16c4.h.html#L39">39</a></th><td class="line-code"><pre><span class="pp">#ifndef</span> _AVR_IOXXX_H_
</pre></td></tr>


<tr><th class="line-num" id="L40"><a href="iox16c4.h.html#L40">40</a></th><td class="line-code"><pre><span class="pp">#  define</span> _AVR_IOXXX_H_ <span class="s"><span class="dl">&quot;</span><span class="k">iox16c4.h</span><span class="dl">&quot;</span></span>
</pre></td></tr>


<tr><th class="line-num" id="L41"><a href="iox16c4.h.html#L41">41</a></th><td class="line-code"><pre><span class="pp">#else</span>
</pre></td></tr>


<tr><th class="line-num" id="L42"><a href="iox16c4.h.html#L42">42</a></th><td class="line-code"><pre><span class="pp">#  error</span> <span class="s"><span class="dl">&quot;</span><span class="k">Attempt to include more than one &lt;avr/ioXXX.h&gt; file.</span><span class="dl">&quot;</span></span>
</pre></td></tr>


<tr><th class="line-num" id="L43"><a href="iox16c4.h.html#L43">43</a></th><td class="line-code"><pre><span class="pp">#endif</span>
</pre></td></tr>


<tr><th class="line-num" id="L44"><a href="iox16c4.h.html#L44">44</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L45"><a href="iox16c4.h.html#L45">45</a></th><td class="line-code"><pre><span class="pp">#ifndef</span> _AVR_ATXMEGA16C4_H_INCLUDED
</pre></td></tr>


<tr><th class="line-num" id="L46"><a href="iox16c4.h.html#L46">46</a></th><td class="line-code"><pre><span class="pp">#define</span> _AVR_ATXMEGA16C4_H_INCLUDED
</pre></td></tr>


<tr><th class="line-num" id="L47"><a href="iox16c4.h.html#L47">47</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L48"><a href="iox16c4.h.html#L48">48</a></th><td class="line-code"><pre><span class="c">/* Ungrouped common registers */</span>
</pre></td></tr>


<tr><th class="line-num" id="L49"><a href="iox16c4.h.html#L49">49</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIOR0  _SFR_MEM8(<span class="hx">0x0000</span>)  <span class="c">/* General Purpose IO Register 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L50"><a href="iox16c4.h.html#L50">50</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIOR1  _SFR_MEM8(<span class="hx">0x0001</span>)  <span class="c">/* General Purpose IO Register 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L51"><a href="iox16c4.h.html#L51">51</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIOR2  _SFR_MEM8(<span class="hx">0x0002</span>)  <span class="c">/* General Purpose IO Register 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L52"><a href="iox16c4.h.html#L52">52</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIOR3  _SFR_MEM8(<span class="hx">0x0003</span>)  <span class="c">/* General Purpose IO Register 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L53"><a href="iox16c4.h.html#L53">53</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L54"><a href="iox16c4.h.html#L54">54</a></th><td class="line-code"><pre><span class="c">/* Deprecated */</span>
</pre></td></tr>


<tr><th class="line-num" id="L55"><a href="iox16c4.h.html#L55">55</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO0  _SFR_MEM8(<span class="hx">0x0000</span>)  <span class="c">/* General Purpose IO Register 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L56"><a href="iox16c4.h.html#L56">56</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO1  _SFR_MEM8(<span class="hx">0x0001</span>)  <span class="c">/* General Purpose IO Register 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L57"><a href="iox16c4.h.html#L57">57</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO2  _SFR_MEM8(<span class="hx">0x0002</span>)  <span class="c">/* General Purpose IO Register 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L58"><a href="iox16c4.h.html#L58">58</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO3  _SFR_MEM8(<span class="hx">0x0003</span>)  <span class="c">/* General Purpose IO Register 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L59"><a href="iox16c4.h.html#L59">59</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L60"><a href="iox16c4.h.html#L60">60</a></th><td class="line-code"><pre><span class="pp">#define</span> CCP  _SFR_MEM8(<span class="hx">0x0034</span>)  <span class="c">/* Configuration Change Protection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L61"><a href="iox16c4.h.html#L61">61</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMPD  _SFR_MEM8(<span class="hx">0x0038</span>)  <span class="c">/* Ramp D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L62"><a href="iox16c4.h.html#L62">62</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMPX  _SFR_MEM8(<span class="hx">0x0039</span>)  <span class="c">/* Ramp X */</span>
</pre></td></tr>


<tr><th class="line-num" id="L63"><a href="iox16c4.h.html#L63">63</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMPY  _SFR_MEM8(<span class="hx">0x003A</span>)  <span class="c">/* Ramp Y */</span>
</pre></td></tr>


<tr><th class="line-num" id="L64"><a href="iox16c4.h.html#L64">64</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMPZ  _SFR_MEM8(<span class="hx">0x003B</span>)  <span class="c">/* Ramp Z */</span>
</pre></td></tr>


<tr><th class="line-num" id="L65"><a href="iox16c4.h.html#L65">65</a></th><td class="line-code"><pre><span class="pp">#define</span> EIND  _SFR_MEM8(<span class="hx">0x003C</span>)  <span class="c">/* Extended Indirect Jump */</span>
</pre></td></tr>


<tr><th class="line-num" id="L66"><a href="iox16c4.h.html#L66">66</a></th><td class="line-code"><pre><span class="pp">#define</span> SPL  _SFR_MEM8(<span class="hx">0x003D</span>)  <span class="c">/* Stack Pointer Low */</span>
</pre></td></tr>


<tr><th class="line-num" id="L67"><a href="iox16c4.h.html#L67">67</a></th><td class="line-code"><pre><span class="pp">#define</span> SPH  _SFR_MEM8(<span class="hx">0x003E</span>)  <span class="c">/* Stack Pointer High */</span>
</pre></td></tr>


<tr><th class="line-num" id="L68"><a href="iox16c4.h.html#L68">68</a></th><td class="line-code"><pre><span class="pp">#define</span> SREG  _SFR_MEM8(<span class="hx">0x003F</span>)  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L69"><a href="iox16c4.h.html#L69">69</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L70"><a href="iox16c4.h.html#L70">70</a></th><td class="line-code"><pre><span class="c">/* C Language Only */</span>
</pre></td></tr>


<tr><th class="line-num" id="L71"><a href="iox16c4.h.html#L71">71</a></th><td class="line-code"><pre><span class="pp">#if</span> !defined (__ASSEMBLER__)
</pre></td></tr>


<tr><th class="line-num" id="L72"><a href="iox16c4.h.html#L72">72</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L73"><a href="iox16c4.h.html#L73">73</a></th><td class="line-code"><pre><span class="pp">#include</span> <span class="ic">&lt;stdint.h&gt;</span>
</pre></td></tr>


<tr><th class="line-num" id="L74"><a href="iox16c4.h.html#L74">74</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L75"><a href="iox16c4.h.html#L75">75</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="di">volatile</span> uint8_t register8_t;
</pre></td></tr>


<tr><th class="line-num" id="L76"><a href="iox16c4.h.html#L76">76</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="di">volatile</span> uint16_t register16_t;
</pre></td></tr>


<tr><th class="line-num" id="L77"><a href="iox16c4.h.html#L77">77</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="di">volatile</span> uint32_t register32_t;
</pre></td></tr>


<tr><th class="line-num" id="L78"><a href="iox16c4.h.html#L78">78</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L79"><a href="iox16c4.h.html#L79">79</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L80"><a href="iox16c4.h.html#L80">80</a></th><td class="line-code"><pre><span class="pp">#ifdef</span> _WORDREGISTER
</pre></td></tr>


<tr><th class="line-num" id="L81"><a href="iox16c4.h.html#L81">81</a></th><td class="line-code"><pre><span class="pp">#undef</span> _WORDREGISTER
</pre></td></tr>


<tr><th class="line-num" id="L82"><a href="iox16c4.h.html#L82">82</a></th><td class="line-code"><pre><span class="pp">#endif</span>
</pre></td></tr>


<tr><th class="line-num" id="L83"><a href="iox16c4.h.html#L83">83</a></th><td class="line-code"><pre><span class="pp">#define</span> _WORDREGISTER(regname)   \
</pre></td></tr>


<tr><th class="line-num" id="L84"><a href="iox16c4.h.html#L84">84</a></th><td class="line-code"><pre>    __extension__ <span class="r">union</span> \
</pre></td></tr>


<tr><th class="line-num" id="L85"><a href="iox16c4.h.html#L85">85</a></th><td class="line-code"><pre>    { \
</pre></td></tr>


<tr><th class="line-num" id="L86"><a href="iox16c4.h.html#L86">86</a></th><td class="line-code"><pre>        register16_t regname; \
</pre></td></tr>


<tr><th class="line-num" id="L87"><a href="iox16c4.h.html#L87">87</a></th><td class="line-code"><pre>        <span class="r">struct</span> \
</pre></td></tr>


<tr><th class="line-num" id="L88"><a href="iox16c4.h.html#L88">88</a></th><td class="line-code"><pre>        { \
</pre></td></tr>


<tr><th class="line-num" id="L89"><a href="iox16c4.h.html#L89">89</a></th><td class="line-code"><pre>            register8_t regname <span class="pp">#</span><span class="pp"># L</span>; \
</pre></td></tr>


<tr><th class="line-num" id="L90"><a href="iox16c4.h.html#L90">90</a></th><td class="line-code"><pre>            register8_t regname <span class="pp">#</span><span class="pp"># H</span>; \
</pre></td></tr>


<tr><th class="line-num" id="L91"><a href="iox16c4.h.html#L91">91</a></th><td class="line-code"><pre>        }; \
</pre></td></tr>


<tr><th class="line-num" id="L92"><a href="iox16c4.h.html#L92">92</a></th><td class="line-code"><pre>    }
</pre></td></tr>


<tr><th class="line-num" id="L93"><a href="iox16c4.h.html#L93">93</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L94"><a href="iox16c4.h.html#L94">94</a></th><td class="line-code"><pre><span class="pp">#ifdef</span> _DWORDREGISTER
</pre></td></tr>


<tr><th class="line-num" id="L95"><a href="iox16c4.h.html#L95">95</a></th><td class="line-code"><pre><span class="pp">#undef</span> _DWORDREGISTER
</pre></td></tr>


<tr><th class="line-num" id="L96"><a href="iox16c4.h.html#L96">96</a></th><td class="line-code"><pre><span class="pp">#endif</span>
</pre></td></tr>


<tr><th class="line-num" id="L97"><a href="iox16c4.h.html#L97">97</a></th><td class="line-code"><pre><span class="pp">#define</span> _DWORDREGISTER(regname)  \
</pre></td></tr>


<tr><th class="line-num" id="L98"><a href="iox16c4.h.html#L98">98</a></th><td class="line-code"><pre>    __extension__ <span class="r">union</span> \
</pre></td></tr>


<tr><th class="line-num" id="L99"><a href="iox16c4.h.html#L99">99</a></th><td class="line-code"><pre>    { \
</pre></td></tr>


<tr><th class="line-num" id="L100"><a href="iox16c4.h.html#L100">100</a></th><td class="line-code"><pre>        register32_t regname; \
</pre></td></tr>


<tr><th class="line-num" id="L101"><a href="iox16c4.h.html#L101">101</a></th><td class="line-code"><pre>        <span class="r">struct</span> \
</pre></td></tr>


<tr><th class="line-num" id="L102"><a href="iox16c4.h.html#L102">102</a></th><td class="line-code"><pre>        { \
</pre></td></tr>


<tr><th class="line-num" id="L103"><a href="iox16c4.h.html#L103">103</a></th><td class="line-code"><pre>            register8_t regname <span class="pp">#</span><span class="pp"># 0</span>; \
</pre></td></tr>


<tr><th class="line-num" id="L104"><a href="iox16c4.h.html#L104">104</a></th><td class="line-code"><pre>            register8_t regname <span class="pp">#</span><span class="pp"># 1</span>; \
</pre></td></tr>


<tr><th class="line-num" id="L105"><a href="iox16c4.h.html#L105">105</a></th><td class="line-code"><pre>            register8_t regname <span class="pp">#</span><span class="pp"># 2</span>; \
</pre></td></tr>


<tr><th class="line-num" id="L106"><a href="iox16c4.h.html#L106">106</a></th><td class="line-code"><pre>            register8_t regname <span class="pp">#</span><span class="pp"># 3</span>; \
</pre></td></tr>


<tr><th class="line-num" id="L107"><a href="iox16c4.h.html#L107">107</a></th><td class="line-code"><pre>        }; \
</pre></td></tr>


<tr><th class="line-num" id="L108"><a href="iox16c4.h.html#L108">108</a></th><td class="line-code"><pre>    }
</pre></td></tr>


<tr><th class="line-num" id="L109"><a href="iox16c4.h.html#L109">109</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L110"><a href="iox16c4.h.html#L110">110</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L111"><a href="iox16c4.h.html#L111">111</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L112"><a href="iox16c4.h.html#L112">112</a></th><td class="line-code"><pre>==========================================================================
</pre></td></tr>


<tr><th class="line-num" id="L113"><a href="iox16c4.h.html#L113">113</a></th><td class="line-code"><pre>IO Module Structures
</pre></td></tr>


<tr><th class="line-num" id="L114"><a href="iox16c4.h.html#L114">114</a></th><td class="line-code"><pre>==========================================================================
</pre></td></tr>


<tr><th class="line-num" id="L115"><a href="iox16c4.h.html#L115">115</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L116"><a href="iox16c4.h.html#L116">116</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L117"><a href="iox16c4.h.html#L117">117</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L118"><a href="iox16c4.h.html#L118">118</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L119"><a href="iox16c4.h.html#L119">119</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L120"><a href="iox16c4.h.html#L120">120</a></th><td class="line-code"><pre>VPORT - Virtual Ports
</pre></td></tr>


<tr><th class="line-num" id="L121"><a href="iox16c4.h.html#L121">121</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L122"><a href="iox16c4.h.html#L122">122</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L123"><a href="iox16c4.h.html#L123">123</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L124"><a href="iox16c4.h.html#L124">124</a></th><td class="line-code"><pre><span class="c">/* Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L125"><a href="iox16c4.h.html#L125">125</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> VPORT_struct
</pre></td></tr>


<tr><th class="line-num" id="L126"><a href="iox16c4.h.html#L126">126</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L127"><a href="iox16c4.h.html#L127">127</a></th><td class="line-code"><pre>    register8_t DIR;  <span class="c">/* I/O Port Data Direction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L128"><a href="iox16c4.h.html#L128">128</a></th><td class="line-code"><pre>    register8_t OUT;  <span class="c">/* I/O Port Output */</span>
</pre></td></tr>


<tr><th class="line-num" id="L129"><a href="iox16c4.h.html#L129">129</a></th><td class="line-code"><pre>    register8_t IN;  <span class="c">/* I/O Port Input */</span>
</pre></td></tr>


<tr><th class="line-num" id="L130"><a href="iox16c4.h.html#L130">130</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flag Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L131"><a href="iox16c4.h.html#L131">131</a></th><td class="line-code"><pre>} VPORT_t;
</pre></td></tr>


<tr><th class="line-num" id="L132"><a href="iox16c4.h.html#L132">132</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L133"><a href="iox16c4.h.html#L133">133</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L134"><a href="iox16c4.h.html#L134">134</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L135"><a href="iox16c4.h.html#L135">135</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L136"><a href="iox16c4.h.html#L136">136</a></th><td class="line-code"><pre>XOCD - On-Chip Debug System
</pre></td></tr>


<tr><th class="line-num" id="L137"><a href="iox16c4.h.html#L137">137</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L138"><a href="iox16c4.h.html#L138">138</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L139"><a href="iox16c4.h.html#L139">139</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L140"><a href="iox16c4.h.html#L140">140</a></th><td class="line-code"><pre><span class="c">/* On-Chip Debug System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L141"><a href="iox16c4.h.html#L141">141</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> OCD_struct
</pre></td></tr>


<tr><th class="line-num" id="L142"><a href="iox16c4.h.html#L142">142</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L143"><a href="iox16c4.h.html#L143">143</a></th><td class="line-code"><pre>    register8_t OCDR0;  <span class="c">/* OCD Register 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L144"><a href="iox16c4.h.html#L144">144</a></th><td class="line-code"><pre>    register8_t OCDR1;  <span class="c">/* OCD Register 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L145"><a href="iox16c4.h.html#L145">145</a></th><td class="line-code"><pre>} OCD_t;
</pre></td></tr>


<tr><th class="line-num" id="L146"><a href="iox16c4.h.html#L146">146</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L147"><a href="iox16c4.h.html#L147">147</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L148"><a href="iox16c4.h.html#L148">148</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L149"><a href="iox16c4.h.html#L149">149</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L150"><a href="iox16c4.h.html#L150">150</a></th><td class="line-code"><pre>CPU - CPU
</pre></td></tr>


<tr><th class="line-num" id="L151"><a href="iox16c4.h.html#L151">151</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L152"><a href="iox16c4.h.html#L152">152</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L153"><a href="iox16c4.h.html#L153">153</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L154"><a href="iox16c4.h.html#L154">154</a></th><td class="line-code"><pre><span class="c">/* CCP signatures */</span>
</pre></td></tr>


<tr><th class="line-num" id="L155"><a href="iox16c4.h.html#L155">155</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CCP_enum
</pre></td></tr>


<tr><th class="line-num" id="L156"><a href="iox16c4.h.html#L156">156</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L157"><a href="iox16c4.h.html#L157">157</a></th><td class="line-code"><pre>    CCP_SPM_gc = (<span class="hx">0x9D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* SPM Instruction Protection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L158"><a href="iox16c4.h.html#L158">158</a></th><td class="line-code"><pre>    CCP_IOREG_gc = (<span class="hx">0xD8</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* IO Register Protection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L159"><a href="iox16c4.h.html#L159">159</a></th><td class="line-code"><pre>} CCP_t;
</pre></td></tr>


<tr><th class="line-num" id="L160"><a href="iox16c4.h.html#L160">160</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L161"><a href="iox16c4.h.html#L161">161</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L162"><a href="iox16c4.h.html#L162">162</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L163"><a href="iox16c4.h.html#L163">163</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L164"><a href="iox16c4.h.html#L164">164</a></th><td class="line-code"><pre>CLK - Clock System
</pre></td></tr>


<tr><th class="line-num" id="L165"><a href="iox16c4.h.html#L165">165</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L166"><a href="iox16c4.h.html#L166">166</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L167"><a href="iox16c4.h.html#L167">167</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L168"><a href="iox16c4.h.html#L168">168</a></th><td class="line-code"><pre><span class="c">/* Clock System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L169"><a href="iox16c4.h.html#L169">169</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> CLK_struct
</pre></td></tr>


<tr><th class="line-num" id="L170"><a href="iox16c4.h.html#L170">170</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L171"><a href="iox16c4.h.html#L171">171</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L172"><a href="iox16c4.h.html#L172">172</a></th><td class="line-code"><pre>    register8_t PSCTRL;  <span class="c">/* Prescaler Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L173"><a href="iox16c4.h.html#L173">173</a></th><td class="line-code"><pre>    register8_t LOCK;  <span class="c">/* Lock register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L174"><a href="iox16c4.h.html#L174">174</a></th><td class="line-code"><pre>    register8_t RTCCTRL;  <span class="c">/* RTC Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L175"><a href="iox16c4.h.html#L175">175</a></th><td class="line-code"><pre>    register8_t USBCTRL;  <span class="c">/* USB Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L176"><a href="iox16c4.h.html#L176">176</a></th><td class="line-code"><pre>} CLK_t;
</pre></td></tr>


<tr><th class="line-num" id="L177"><a href="iox16c4.h.html#L177">177</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L178"><a href="iox16c4.h.html#L178">178</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L179"><a href="iox16c4.h.html#L179">179</a></th><td class="line-code"><pre><span class="c">/* Power Reduction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L180"><a href="iox16c4.h.html#L180">180</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> PR_struct
</pre></td></tr>


<tr><th class="line-num" id="L181"><a href="iox16c4.h.html#L181">181</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L182"><a href="iox16c4.h.html#L182">182</a></th><td class="line-code"><pre>    register8_t PRGEN;  <span class="c">/* General Power Reduction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L183"><a href="iox16c4.h.html#L183">183</a></th><td class="line-code"><pre>    register8_t PRPA;  <span class="c">/* Power Reduction Port A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L184"><a href="iox16c4.h.html#L184">184</a></th><td class="line-code"><pre>    register8_t reserved_0x02;
</pre></td></tr>


<tr><th class="line-num" id="L185"><a href="iox16c4.h.html#L185">185</a></th><td class="line-code"><pre>    register8_t PRPC;  <span class="c">/* Power Reduction Port C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L186"><a href="iox16c4.h.html#L186">186</a></th><td class="line-code"><pre>    register8_t PRPD;  <span class="c">/* Power Reduction Port D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L187"><a href="iox16c4.h.html#L187">187</a></th><td class="line-code"><pre>    register8_t PRPE;  <span class="c">/* Power Reduction Port E */</span>
</pre></td></tr>


<tr><th class="line-num" id="L188"><a href="iox16c4.h.html#L188">188</a></th><td class="line-code"><pre>    register8_t PRPF;  <span class="c">/* Power Reduction Port F */</span>
</pre></td></tr>


<tr><th class="line-num" id="L189"><a href="iox16c4.h.html#L189">189</a></th><td class="line-code"><pre>} PR_t;
</pre></td></tr>


<tr><th class="line-num" id="L190"><a href="iox16c4.h.html#L190">190</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L191"><a href="iox16c4.h.html#L191">191</a></th><td class="line-code"><pre><span class="c">/* System Clock Selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L192"><a href="iox16c4.h.html#L192">192</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CLK_SCLKSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L193"><a href="iox16c4.h.html#L193">193</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L194"><a href="iox16c4.h.html#L194">194</a></th><td class="line-code"><pre>    CLK_SCLKSEL_RC2M_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Internal 2 MHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L195"><a href="iox16c4.h.html#L195">195</a></th><td class="line-code"><pre>    CLK_SCLKSEL_RC32M_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Internal 32 MHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L196"><a href="iox16c4.h.html#L196">196</a></th><td class="line-code"><pre>    CLK_SCLKSEL_RC32K_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Internal 32.768 kHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L197"><a href="iox16c4.h.html#L197">197</a></th><td class="line-code"><pre>    CLK_SCLKSEL_XOSC_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* External Crystal Oscillator or Clock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L198"><a href="iox16c4.h.html#L198">198</a></th><td class="line-code"><pre>    CLK_SCLKSEL_PLL_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Phase Locked Loop */</span>
</pre></td></tr>


<tr><th class="line-num" id="L199"><a href="iox16c4.h.html#L199">199</a></th><td class="line-code"><pre>} CLK_SCLKSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L200"><a href="iox16c4.h.html#L200">200</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L201"><a href="iox16c4.h.html#L201">201</a></th><td class="line-code"><pre><span class="c">/* Prescaler A Division Factor */</span>
</pre></td></tr>


<tr><th class="line-num" id="L202"><a href="iox16c4.h.html#L202">202</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CLK_PSADIV_enum
</pre></td></tr>


<tr><th class="line-num" id="L203"><a href="iox16c4.h.html#L203">203</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L204"><a href="iox16c4.h.html#L204">204</a></th><td class="line-code"><pre>    CLK_PSADIV_1_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L205"><a href="iox16c4.h.html#L205">205</a></th><td class="line-code"><pre>    CLK_PSADIV_2_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L206"><a href="iox16c4.h.html#L206">206</a></th><td class="line-code"><pre>    CLK_PSADIV_4_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L207"><a href="iox16c4.h.html#L207">207</a></th><td class="line-code"><pre>    CLK_PSADIV_8_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L208"><a href="iox16c4.h.html#L208">208</a></th><td class="line-code"><pre>    CLK_PSADIV_16_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 16 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L209"><a href="iox16c4.h.html#L209">209</a></th><td class="line-code"><pre>    CLK_PSADIV_32_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 32 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L210"><a href="iox16c4.h.html#L210">210</a></th><td class="line-code"><pre>    CLK_PSADIV_64_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L211"><a href="iox16c4.h.html#L211">211</a></th><td class="line-code"><pre>    CLK_PSADIV_128_gc = (<span class="hx">0x0D</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 128 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L212"><a href="iox16c4.h.html#L212">212</a></th><td class="line-code"><pre>    CLK_PSADIV_256_gc = (<span class="hx">0x0F</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 256 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L213"><a href="iox16c4.h.html#L213">213</a></th><td class="line-code"><pre>    CLK_PSADIV_512_gc = (<span class="hx">0x11</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Divide by 512 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L214"><a href="iox16c4.h.html#L214">214</a></th><td class="line-code"><pre>} CLK_PSADIV_t;
</pre></td></tr>


<tr><th class="line-num" id="L215"><a href="iox16c4.h.html#L215">215</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L216"><a href="iox16c4.h.html#L216">216</a></th><td class="line-code"><pre><span class="c">/* Prescaler B and C Division Factor */</span>
</pre></td></tr>


<tr><th class="line-num" id="L217"><a href="iox16c4.h.html#L217">217</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CLK_PSBCDIV_enum
</pre></td></tr>


<tr><th class="line-num" id="L218"><a href="iox16c4.h.html#L218">218</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L219"><a href="iox16c4.h.html#L219">219</a></th><td class="line-code"><pre>    CLK_PSBCDIV_1_1_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide B by 1 and C by 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L220"><a href="iox16c4.h.html#L220">220</a></th><td class="line-code"><pre>    CLK_PSBCDIV_1_2_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide B by 1 and C by 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L221"><a href="iox16c4.h.html#L221">221</a></th><td class="line-code"><pre>    CLK_PSBCDIV_4_1_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide B by 4 and C by 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L222"><a href="iox16c4.h.html#L222">222</a></th><td class="line-code"><pre>    CLK_PSBCDIV_2_2_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide B by 2 and C by 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L223"><a href="iox16c4.h.html#L223">223</a></th><td class="line-code"><pre>} CLK_PSBCDIV_t;
</pre></td></tr>


<tr><th class="line-num" id="L224"><a href="iox16c4.h.html#L224">224</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L225"><a href="iox16c4.h.html#L225">225</a></th><td class="line-code"><pre><span class="c">/* RTC Clock Source */</span>
</pre></td></tr>


<tr><th class="line-num" id="L226"><a href="iox16c4.h.html#L226">226</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CLK_RTCSRC_enum
</pre></td></tr>


<tr><th class="line-num" id="L227"><a href="iox16c4.h.html#L227">227</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L228"><a href="iox16c4.h.html#L228">228</a></th><td class="line-code"><pre>    CLK_RTCSRC_ULP_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 1.024 kHz from internal 32kHz ULP */</span>
</pre></td></tr>


<tr><th class="line-num" id="L229"><a href="iox16c4.h.html#L229">229</a></th><td class="line-code"><pre>    CLK_RTCSRC_TOSC_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 1.024 kHz from 32.768 kHz crystal oscillator on TOSC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L230"><a href="iox16c4.h.html#L230">230</a></th><td class="line-code"><pre>    CLK_RTCSRC_RCOSC_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 1.024 kHz from internal 32.768 kHz RC oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L231"><a href="iox16c4.h.html#L231">231</a></th><td class="line-code"><pre>    CLK_RTCSRC_TOSC32_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 32.768 kHz from 32.768 kHz crystal oscillator on TOSC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L232"><a href="iox16c4.h.html#L232">232</a></th><td class="line-code"><pre>    CLK_RTCSRC_RCOSC32_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 32.768 kHz from internal 32.768 kHz RC oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L233"><a href="iox16c4.h.html#L233">233</a></th><td class="line-code"><pre>    CLK_RTCSRC_EXTCLK_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* External Clock from TOSC1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L234"><a href="iox16c4.h.html#L234">234</a></th><td class="line-code"><pre>} CLK_RTCSRC_t;
</pre></td></tr>


<tr><th class="line-num" id="L235"><a href="iox16c4.h.html#L235">235</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L236"><a href="iox16c4.h.html#L236">236</a></th><td class="line-code"><pre><span class="c">/* USB Prescaler Division Factor */</span>
</pre></td></tr>


<tr><th class="line-num" id="L237"><a href="iox16c4.h.html#L237">237</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CLK_USBPSDIV_enum
</pre></td></tr>


<tr><th class="line-num" id="L238"><a href="iox16c4.h.html#L238">238</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L239"><a href="iox16c4.h.html#L239">239</a></th><td class="line-code"><pre>    CLK_USBPSDIV_1_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Divide by 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L240"><a href="iox16c4.h.html#L240">240</a></th><td class="line-code"><pre>    CLK_USBPSDIV_2_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Divide by 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L241"><a href="iox16c4.h.html#L241">241</a></th><td class="line-code"><pre>    CLK_USBPSDIV_4_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Divide by 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L242"><a href="iox16c4.h.html#L242">242</a></th><td class="line-code"><pre>    CLK_USBPSDIV_8_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Divide by 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L243"><a href="iox16c4.h.html#L243">243</a></th><td class="line-code"><pre>    CLK_USBPSDIV_16_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Divide by 16 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L244"><a href="iox16c4.h.html#L244">244</a></th><td class="line-code"><pre>    CLK_USBPSDIV_32_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Divide by 32 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L245"><a href="iox16c4.h.html#L245">245</a></th><td class="line-code"><pre>} CLK_USBPSDIV_t;
</pre></td></tr>


<tr><th class="line-num" id="L246"><a href="iox16c4.h.html#L246">246</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L247"><a href="iox16c4.h.html#L247">247</a></th><td class="line-code"><pre><span class="c">/* USB Clock Source */</span>
</pre></td></tr>


<tr><th class="line-num" id="L248"><a href="iox16c4.h.html#L248">248</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CLK_USBSRC_enum
</pre></td></tr>


<tr><th class="line-num" id="L249"><a href="iox16c4.h.html#L249">249</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L250"><a href="iox16c4.h.html#L250">250</a></th><td class="line-code"><pre>    CLK_USBSRC_PLL_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* PLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L251"><a href="iox16c4.h.html#L251">251</a></th><td class="line-code"><pre>    CLK_USBSRC_RC32M_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Internal 32 MHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L252"><a href="iox16c4.h.html#L252">252</a></th><td class="line-code"><pre>} CLK_USBSRC_t;
</pre></td></tr>


<tr><th class="line-num" id="L253"><a href="iox16c4.h.html#L253">253</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L254"><a href="iox16c4.h.html#L254">254</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L255"><a href="iox16c4.h.html#L255">255</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L256"><a href="iox16c4.h.html#L256">256</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L257"><a href="iox16c4.h.html#L257">257</a></th><td class="line-code"><pre>SLEEP - Sleep Controller
</pre></td></tr>


<tr><th class="line-num" id="L258"><a href="iox16c4.h.html#L258">258</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L259"><a href="iox16c4.h.html#L259">259</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L260"><a href="iox16c4.h.html#L260">260</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L261"><a href="iox16c4.h.html#L261">261</a></th><td class="line-code"><pre><span class="c">/* Sleep Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L262"><a href="iox16c4.h.html#L262">262</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> SLEEP_struct
</pre></td></tr>


<tr><th class="line-num" id="L263"><a href="iox16c4.h.html#L263">263</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L264"><a href="iox16c4.h.html#L264">264</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L265"><a href="iox16c4.h.html#L265">265</a></th><td class="line-code"><pre>} SLEEP_t;
</pre></td></tr>


<tr><th class="line-num" id="L266"><a href="iox16c4.h.html#L266">266</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L267"><a href="iox16c4.h.html#L267">267</a></th><td class="line-code"><pre><span class="c">/* Sleep Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L268"><a href="iox16c4.h.html#L268">268</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> SLEEP_SMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L269"><a href="iox16c4.h.html#L269">269</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L270"><a href="iox16c4.h.html#L270">270</a></th><td class="line-code"><pre>    SLEEP_SMODE_IDLE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Idle mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L271"><a href="iox16c4.h.html#L271">271</a></th><td class="line-code"><pre>    SLEEP_SMODE_PDOWN_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Power-down Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L272"><a href="iox16c4.h.html#L272">272</a></th><td class="line-code"><pre>    SLEEP_SMODE_PSAVE_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Power-save Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L273"><a href="iox16c4.h.html#L273">273</a></th><td class="line-code"><pre>    SLEEP_SMODE_STDBY_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Standby Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L274"><a href="iox16c4.h.html#L274">274</a></th><td class="line-code"><pre>    SLEEP_SMODE_ESTDBY_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Extended Standby Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L275"><a href="iox16c4.h.html#L275">275</a></th><td class="line-code"><pre>} SLEEP_SMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L276"><a href="iox16c4.h.html#L276">276</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L277"><a href="iox16c4.h.html#L277">277</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L278"><a href="iox16c4.h.html#L278">278</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L279"><a href="iox16c4.h.html#L279">279</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L280"><a href="iox16c4.h.html#L280">280</a></th><td class="line-code"><pre>OSC - Oscillator
</pre></td></tr>


<tr><th class="line-num" id="L281"><a href="iox16c4.h.html#L281">281</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L282"><a href="iox16c4.h.html#L282">282</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L283"><a href="iox16c4.h.html#L283">283</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L284"><a href="iox16c4.h.html#L284">284</a></th><td class="line-code"><pre><span class="c">/* Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L285"><a href="iox16c4.h.html#L285">285</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> OSC_struct
</pre></td></tr>


<tr><th class="line-num" id="L286"><a href="iox16c4.h.html#L286">286</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L287"><a href="iox16c4.h.html#L287">287</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L288"><a href="iox16c4.h.html#L288">288</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L289"><a href="iox16c4.h.html#L289">289</a></th><td class="line-code"><pre>    register8_t XOSCCTRL;  <span class="c">/* External Oscillator Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L290"><a href="iox16c4.h.html#L290">290</a></th><td class="line-code"><pre>    register8_t XOSCFAIL;  <span class="c">/* Oscillator Failure Detection Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L291"><a href="iox16c4.h.html#L291">291</a></th><td class="line-code"><pre>    register8_t RC32KCAL;  <span class="c">/* 32.768 kHz Internal Oscillator Calibration Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L292"><a href="iox16c4.h.html#L292">292</a></th><td class="line-code"><pre>    register8_t PLLCTRL;  <span class="c">/* PLL Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L293"><a href="iox16c4.h.html#L293">293</a></th><td class="line-code"><pre>    register8_t DFLLCTRL;  <span class="c">/* DFLL Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L294"><a href="iox16c4.h.html#L294">294</a></th><td class="line-code"><pre>} OSC_t;
</pre></td></tr>


<tr><th class="line-num" id="L295"><a href="iox16c4.h.html#L295">295</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L296"><a href="iox16c4.h.html#L296">296</a></th><td class="line-code"><pre><span class="c">/* Oscillator Frequency Range */</span>
</pre></td></tr>


<tr><th class="line-num" id="L297"><a href="iox16c4.h.html#L297">297</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> OSC_FRQRANGE_enum
</pre></td></tr>


<tr><th class="line-num" id="L298"><a href="iox16c4.h.html#L298">298</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L299"><a href="iox16c4.h.html#L299">299</a></th><td class="line-code"><pre>    OSC_FRQRANGE_04TO2_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* 0.4 - 2 MHz */</span>
</pre></td></tr>


<tr><th class="line-num" id="L300"><a href="iox16c4.h.html#L300">300</a></th><td class="line-code"><pre>    OSC_FRQRANGE_2TO9_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* 2 - 9 MHz */</span>
</pre></td></tr>


<tr><th class="line-num" id="L301"><a href="iox16c4.h.html#L301">301</a></th><td class="line-code"><pre>    OSC_FRQRANGE_9TO12_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* 9 - 12 MHz */</span>
</pre></td></tr>


<tr><th class="line-num" id="L302"><a href="iox16c4.h.html#L302">302</a></th><td class="line-code"><pre>    OSC_FRQRANGE_12TO16_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* 12 - 16 MHz */</span>
</pre></td></tr>


<tr><th class="line-num" id="L303"><a href="iox16c4.h.html#L303">303</a></th><td class="line-code"><pre>} OSC_FRQRANGE_t;
</pre></td></tr>


<tr><th class="line-num" id="L304"><a href="iox16c4.h.html#L304">304</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L305"><a href="iox16c4.h.html#L305">305</a></th><td class="line-code"><pre><span class="c">/* External Oscillator Selection and Startup Time */</span>
</pre></td></tr>


<tr><th class="line-num" id="L306"><a href="iox16c4.h.html#L306">306</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> OSC_XOSCSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L307"><a href="iox16c4.h.html#L307">307</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L308"><a href="iox16c4.h.html#L308">308</a></th><td class="line-code"><pre>    OSC_XOSCSEL_EXTCLK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* External Clock - 6 CLK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L309"><a href="iox16c4.h.html#L309">309</a></th><td class="line-code"><pre>    OSC_XOSCSEL_32KHz_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 32.768 kHz TOSC - 32K CLK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L310"><a href="iox16c4.h.html#L310">310</a></th><td class="line-code"><pre>    OSC_XOSCSEL_XTAL_256CLK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 0.4-16 MHz XTAL - 256 CLK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L311"><a href="iox16c4.h.html#L311">311</a></th><td class="line-code"><pre>    OSC_XOSCSEL_XTAL_1KCLK_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 0.4-16 MHz XTAL - 1K CLK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L312"><a href="iox16c4.h.html#L312">312</a></th><td class="line-code"><pre>    OSC_XOSCSEL_XTAL_16KCLK_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 0.4-16 MHz XTAL - 16K CLK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L313"><a href="iox16c4.h.html#L313">313</a></th><td class="line-code"><pre>} OSC_XOSCSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L314"><a href="iox16c4.h.html#L314">314</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L315"><a href="iox16c4.h.html#L315">315</a></th><td class="line-code"><pre><span class="c">/* PLL Clock Source */</span>
</pre></td></tr>


<tr><th class="line-num" id="L316"><a href="iox16c4.h.html#L316">316</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> OSC_PLLSRC_enum
</pre></td></tr>


<tr><th class="line-num" id="L317"><a href="iox16c4.h.html#L317">317</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L318"><a href="iox16c4.h.html#L318">318</a></th><td class="line-code"><pre>    OSC_PLLSRC_RC2M_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Internal 2 MHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L319"><a href="iox16c4.h.html#L319">319</a></th><td class="line-code"><pre>    OSC_PLLSRC_RC32M_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Internal 32 MHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L320"><a href="iox16c4.h.html#L320">320</a></th><td class="line-code"><pre>    OSC_PLLSRC_XOSC_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* External Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L321"><a href="iox16c4.h.html#L321">321</a></th><td class="line-code"><pre>} OSC_PLLSRC_t;
</pre></td></tr>


<tr><th class="line-num" id="L322"><a href="iox16c4.h.html#L322">322</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L323"><a href="iox16c4.h.html#L323">323</a></th><td class="line-code"><pre><span class="c">/* 2 MHz DFLL Calibration Reference */</span>
</pre></td></tr>


<tr><th class="line-num" id="L324"><a href="iox16c4.h.html#L324">324</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> OSC_RC2MCREF_enum
</pre></td></tr>


<tr><th class="line-num" id="L325"><a href="iox16c4.h.html#L325">325</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L326"><a href="iox16c4.h.html#L326">326</a></th><td class="line-code"><pre>    OSC_RC2MCREF_RC32K_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Internal 32.768 kHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L327"><a href="iox16c4.h.html#L327">327</a></th><td class="line-code"><pre>    OSC_RC2MCREF_XOSC32K_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* External 32.768 kHz Crystal Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L328"><a href="iox16c4.h.html#L328">328</a></th><td class="line-code"><pre>} OSC_RC2MCREF_t;
</pre></td></tr>


<tr><th class="line-num" id="L329"><a href="iox16c4.h.html#L329">329</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L330"><a href="iox16c4.h.html#L330">330</a></th><td class="line-code"><pre><span class="c">/* 32 MHz DFLL Calibration Reference */</span>
</pre></td></tr>


<tr><th class="line-num" id="L331"><a href="iox16c4.h.html#L331">331</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> OSC_RC32MCREF_enum
</pre></td></tr>


<tr><th class="line-num" id="L332"><a href="iox16c4.h.html#L332">332</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L333"><a href="iox16c4.h.html#L333">333</a></th><td class="line-code"><pre>    OSC_RC32MCREF_RC32K_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Internal 32.768 kHz RC Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L334"><a href="iox16c4.h.html#L334">334</a></th><td class="line-code"><pre>    OSC_RC32MCREF_XOSC32K_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* External 32.768 kHz Crystal Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L335"><a href="iox16c4.h.html#L335">335</a></th><td class="line-code"><pre>    OSC_RC32MCREF_USBSOF_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* USB Start of Frame */</span>
</pre></td></tr>


<tr><th class="line-num" id="L336"><a href="iox16c4.h.html#L336">336</a></th><td class="line-code"><pre>} OSC_RC32MCREF_t;
</pre></td></tr>


<tr><th class="line-num" id="L337"><a href="iox16c4.h.html#L337">337</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L338"><a href="iox16c4.h.html#L338">338</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L339"><a href="iox16c4.h.html#L339">339</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L340"><a href="iox16c4.h.html#L340">340</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L341"><a href="iox16c4.h.html#L341">341</a></th><td class="line-code"><pre>DFLL - DFLL
</pre></td></tr>


<tr><th class="line-num" id="L342"><a href="iox16c4.h.html#L342">342</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L343"><a href="iox16c4.h.html#L343">343</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L344"><a href="iox16c4.h.html#L344">344</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L345"><a href="iox16c4.h.html#L345">345</a></th><td class="line-code"><pre><span class="c">/* DFLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L346"><a href="iox16c4.h.html#L346">346</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> DFLL_struct
</pre></td></tr>


<tr><th class="line-num" id="L347"><a href="iox16c4.h.html#L347">347</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L348"><a href="iox16c4.h.html#L348">348</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L349"><a href="iox16c4.h.html#L349">349</a></th><td class="line-code"><pre>    register8_t reserved_0x01;
</pre></td></tr>


<tr><th class="line-num" id="L350"><a href="iox16c4.h.html#L350">350</a></th><td class="line-code"><pre>    register8_t CALA;  <span class="c">/* Calibration Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L351"><a href="iox16c4.h.html#L351">351</a></th><td class="line-code"><pre>    register8_t CALB;  <span class="c">/* Calibration Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L352"><a href="iox16c4.h.html#L352">352</a></th><td class="line-code"><pre>    register8_t COMP0;  <span class="c">/* Oscillator Compare Register 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L353"><a href="iox16c4.h.html#L353">353</a></th><td class="line-code"><pre>    register8_t COMP1;  <span class="c">/* Oscillator Compare Register 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L354"><a href="iox16c4.h.html#L354">354</a></th><td class="line-code"><pre>    register8_t COMP2;  <span class="c">/* Oscillator Compare Register 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L355"><a href="iox16c4.h.html#L355">355</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L356"><a href="iox16c4.h.html#L356">356</a></th><td class="line-code"><pre>} DFLL_t;
</pre></td></tr>


<tr><th class="line-num" id="L357"><a href="iox16c4.h.html#L357">357</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L358"><a href="iox16c4.h.html#L358">358</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L359"><a href="iox16c4.h.html#L359">359</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L360"><a href="iox16c4.h.html#L360">360</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L361"><a href="iox16c4.h.html#L361">361</a></th><td class="line-code"><pre>RST - Reset
</pre></td></tr>


<tr><th class="line-num" id="L362"><a href="iox16c4.h.html#L362">362</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L363"><a href="iox16c4.h.html#L363">363</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L364"><a href="iox16c4.h.html#L364">364</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L365"><a href="iox16c4.h.html#L365">365</a></th><td class="line-code"><pre><span class="c">/* Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L366"><a href="iox16c4.h.html#L366">366</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> RST_struct
</pre></td></tr>


<tr><th class="line-num" id="L367"><a href="iox16c4.h.html#L367">367</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L368"><a href="iox16c4.h.html#L368">368</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L369"><a href="iox16c4.h.html#L369">369</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L370"><a href="iox16c4.h.html#L370">370</a></th><td class="line-code"><pre>} RST_t;
</pre></td></tr>


<tr><th class="line-num" id="L371"><a href="iox16c4.h.html#L371">371</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L372"><a href="iox16c4.h.html#L372">372</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L373"><a href="iox16c4.h.html#L373">373</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L374"><a href="iox16c4.h.html#L374">374</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L375"><a href="iox16c4.h.html#L375">375</a></th><td class="line-code"><pre>WDT - Watch-Dog Timer
</pre></td></tr>


<tr><th class="line-num" id="L376"><a href="iox16c4.h.html#L376">376</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L377"><a href="iox16c4.h.html#L377">377</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L378"><a href="iox16c4.h.html#L378">378</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L379"><a href="iox16c4.h.html#L379">379</a></th><td class="line-code"><pre><span class="c">/* Watch-Dog Timer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L380"><a href="iox16c4.h.html#L380">380</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> WDT_struct
</pre></td></tr>


<tr><th class="line-num" id="L381"><a href="iox16c4.h.html#L381">381</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L382"><a href="iox16c4.h.html#L382">382</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L383"><a href="iox16c4.h.html#L383">383</a></th><td class="line-code"><pre>    register8_t WINCTRL;  <span class="c">/* Windowed Mode Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L384"><a href="iox16c4.h.html#L384">384</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status */</span>
</pre></td></tr>


<tr><th class="line-num" id="L385"><a href="iox16c4.h.html#L385">385</a></th><td class="line-code"><pre>} WDT_t;
</pre></td></tr>


<tr><th class="line-num" id="L386"><a href="iox16c4.h.html#L386">386</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L387"><a href="iox16c4.h.html#L387">387</a></th><td class="line-code"><pre><span class="c">/* Period setting */</span>
</pre></td></tr>


<tr><th class="line-num" id="L388"><a href="iox16c4.h.html#L388">388</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> WDT_PER_enum
</pre></td></tr>


<tr><th class="line-num" id="L389"><a href="iox16c4.h.html#L389">389</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L390"><a href="iox16c4.h.html#L390">390</a></th><td class="line-code"><pre>    WDT_PER_8CLK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 8 cycles (8ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L391"><a href="iox16c4.h.html#L391">391</a></th><td class="line-code"><pre>    WDT_PER_16CLK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 16 cycles (16ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L392"><a href="iox16c4.h.html#L392">392</a></th><td class="line-code"><pre>    WDT_PER_32CLK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 32 cycles (32ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L393"><a href="iox16c4.h.html#L393">393</a></th><td class="line-code"><pre>    WDT_PER_64CLK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 64 cycles (64ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L394"><a href="iox16c4.h.html#L394">394</a></th><td class="line-code"><pre>    WDT_PER_128CLK_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 128 cycles (0.128s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L395"><a href="iox16c4.h.html#L395">395</a></th><td class="line-code"><pre>    WDT_PER_256CLK_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 256 cycles (0.256s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L396"><a href="iox16c4.h.html#L396">396</a></th><td class="line-code"><pre>    WDT_PER_512CLK_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 512 cycles (0.512s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L397"><a href="iox16c4.h.html#L397">397</a></th><td class="line-code"><pre>    WDT_PER_1KCLK_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 1K cycles (1s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L398"><a href="iox16c4.h.html#L398">398</a></th><td class="line-code"><pre>    WDT_PER_2KCLK_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 2K cycles (2s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L399"><a href="iox16c4.h.html#L399">399</a></th><td class="line-code"><pre>    WDT_PER_4KCLK_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 4K cycles (4s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L400"><a href="iox16c4.h.html#L400">400</a></th><td class="line-code"><pre>    WDT_PER_8KCLK_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 8K cycles (8s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L401"><a href="iox16c4.h.html#L401">401</a></th><td class="line-code"><pre>} WDT_PER_t;
</pre></td></tr>


<tr><th class="line-num" id="L402"><a href="iox16c4.h.html#L402">402</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L403"><a href="iox16c4.h.html#L403">403</a></th><td class="line-code"><pre><span class="c">/* Closed window period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L404"><a href="iox16c4.h.html#L404">404</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> WDT_WPER_enum
</pre></td></tr>


<tr><th class="line-num" id="L405"><a href="iox16c4.h.html#L405">405</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L406"><a href="iox16c4.h.html#L406">406</a></th><td class="line-code"><pre>    WDT_WPER_8CLK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 8 cycles (8ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L407"><a href="iox16c4.h.html#L407">407</a></th><td class="line-code"><pre>    WDT_WPER_16CLK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 16 cycles (16ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L408"><a href="iox16c4.h.html#L408">408</a></th><td class="line-code"><pre>    WDT_WPER_32CLK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 32 cycles (32ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L409"><a href="iox16c4.h.html#L409">409</a></th><td class="line-code"><pre>    WDT_WPER_64CLK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 64 cycles (64ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L410"><a href="iox16c4.h.html#L410">410</a></th><td class="line-code"><pre>    WDT_WPER_128CLK_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 128 cycles (0.128s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L411"><a href="iox16c4.h.html#L411">411</a></th><td class="line-code"><pre>    WDT_WPER_256CLK_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 256 cycles (0.256s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L412"><a href="iox16c4.h.html#L412">412</a></th><td class="line-code"><pre>    WDT_WPER_512CLK_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 512 cycles (0.512s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L413"><a href="iox16c4.h.html#L413">413</a></th><td class="line-code"><pre>    WDT_WPER_1KCLK_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 1K cycles (1s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L414"><a href="iox16c4.h.html#L414">414</a></th><td class="line-code"><pre>    WDT_WPER_2KCLK_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 2K cycles (2s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L415"><a href="iox16c4.h.html#L415">415</a></th><td class="line-code"><pre>    WDT_WPER_4KCLK_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 4K cycles (4s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L416"><a href="iox16c4.h.html#L416">416</a></th><td class="line-code"><pre>    WDT_WPER_8KCLK_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 8K cycles (8s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L417"><a href="iox16c4.h.html#L417">417</a></th><td class="line-code"><pre>} WDT_WPER_t;
</pre></td></tr>


<tr><th class="line-num" id="L418"><a href="iox16c4.h.html#L418">418</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L419"><a href="iox16c4.h.html#L419">419</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L420"><a href="iox16c4.h.html#L420">420</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L421"><a href="iox16c4.h.html#L421">421</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L422"><a href="iox16c4.h.html#L422">422</a></th><td class="line-code"><pre>MCU - MCU Control
</pre></td></tr>


<tr><th class="line-num" id="L423"><a href="iox16c4.h.html#L423">423</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L424"><a href="iox16c4.h.html#L424">424</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L425"><a href="iox16c4.h.html#L425">425</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L426"><a href="iox16c4.h.html#L426">426</a></th><td class="line-code"><pre><span class="c">/* MCU Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L427"><a href="iox16c4.h.html#L427">427</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> MCU_struct
</pre></td></tr>


<tr><th class="line-num" id="L428"><a href="iox16c4.h.html#L428">428</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L429"><a href="iox16c4.h.html#L429">429</a></th><td class="line-code"><pre>    register8_t DEVID0;  <span class="c">/* Device ID byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L430"><a href="iox16c4.h.html#L430">430</a></th><td class="line-code"><pre>    register8_t DEVID1;  <span class="c">/* Device ID byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L431"><a href="iox16c4.h.html#L431">431</a></th><td class="line-code"><pre>    register8_t DEVID2;  <span class="c">/* Device ID byte 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L432"><a href="iox16c4.h.html#L432">432</a></th><td class="line-code"><pre>    register8_t REVID;  <span class="c">/* Revision ID */</span>
</pre></td></tr>


<tr><th class="line-num" id="L433"><a href="iox16c4.h.html#L433">433</a></th><td class="line-code"><pre>    register8_t reserved_0x04;
</pre></td></tr>


<tr><th class="line-num" id="L434"><a href="iox16c4.h.html#L434">434</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L435"><a href="iox16c4.h.html#L435">435</a></th><td class="line-code"><pre>    register8_t reserved_0x06;
</pre></td></tr>


<tr><th class="line-num" id="L436"><a href="iox16c4.h.html#L436">436</a></th><td class="line-code"><pre>    register8_t ANAINIT;  <span class="c">/* Analog Startup Delay */</span>
</pre></td></tr>


<tr><th class="line-num" id="L437"><a href="iox16c4.h.html#L437">437</a></th><td class="line-code"><pre>    register8_t EVSYSLOCK;  <span class="c">/* Event System Lock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L438"><a href="iox16c4.h.html#L438">438</a></th><td class="line-code"><pre>    register8_t AWEXLOCK;  <span class="c">/* AWEX Lock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L439"><a href="iox16c4.h.html#L439">439</a></th><td class="line-code"><pre>    register8_t reserved_0x0A;
</pre></td></tr>


<tr><th class="line-num" id="L440"><a href="iox16c4.h.html#L440">440</a></th><td class="line-code"><pre>    register8_t reserved_0x0B;
</pre></td></tr>


<tr><th class="line-num" id="L441"><a href="iox16c4.h.html#L441">441</a></th><td class="line-code"><pre>} MCU_t;
</pre></td></tr>


<tr><th class="line-num" id="L442"><a href="iox16c4.h.html#L442">442</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L443"><a href="iox16c4.h.html#L443">443</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L444"><a href="iox16c4.h.html#L444">444</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L445"><a href="iox16c4.h.html#L445">445</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L446"><a href="iox16c4.h.html#L446">446</a></th><td class="line-code"><pre>PMIC - Programmable Multi-level Interrupt Controller
</pre></td></tr>


<tr><th class="line-num" id="L447"><a href="iox16c4.h.html#L447">447</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L448"><a href="iox16c4.h.html#L448">448</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L449"><a href="iox16c4.h.html#L449">449</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L450"><a href="iox16c4.h.html#L450">450</a></th><td class="line-code"><pre><span class="c">/* Programmable Multi-level Interrupt Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L451"><a href="iox16c4.h.html#L451">451</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> PMIC_struct
</pre></td></tr>


<tr><th class="line-num" id="L452"><a href="iox16c4.h.html#L452">452</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L453"><a href="iox16c4.h.html#L453">453</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L454"><a href="iox16c4.h.html#L454">454</a></th><td class="line-code"><pre>    register8_t INTPRI;  <span class="c">/* Interrupt Priority */</span>
</pre></td></tr>


<tr><th class="line-num" id="L455"><a href="iox16c4.h.html#L455">455</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L456"><a href="iox16c4.h.html#L456">456</a></th><td class="line-code"><pre>    register8_t reserved_0x03;
</pre></td></tr>


<tr><th class="line-num" id="L457"><a href="iox16c4.h.html#L457">457</a></th><td class="line-code"><pre>    register8_t reserved_0x04;
</pre></td></tr>


<tr><th class="line-num" id="L458"><a href="iox16c4.h.html#L458">458</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L459"><a href="iox16c4.h.html#L459">459</a></th><td class="line-code"><pre>    register8_t reserved_0x06;
</pre></td></tr>


<tr><th class="line-num" id="L460"><a href="iox16c4.h.html#L460">460</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L461"><a href="iox16c4.h.html#L461">461</a></th><td class="line-code"><pre>    register8_t reserved_0x08;
</pre></td></tr>


<tr><th class="line-num" id="L462"><a href="iox16c4.h.html#L462">462</a></th><td class="line-code"><pre>    register8_t reserved_0x09;
</pre></td></tr>


<tr><th class="line-num" id="L463"><a href="iox16c4.h.html#L463">463</a></th><td class="line-code"><pre>    register8_t reserved_0x0A;
</pre></td></tr>


<tr><th class="line-num" id="L464"><a href="iox16c4.h.html#L464">464</a></th><td class="line-code"><pre>    register8_t reserved_0x0B;
</pre></td></tr>


<tr><th class="line-num" id="L465"><a href="iox16c4.h.html#L465">465</a></th><td class="line-code"><pre>    register8_t reserved_0x0C;
</pre></td></tr>


<tr><th class="line-num" id="L466"><a href="iox16c4.h.html#L466">466</a></th><td class="line-code"><pre>    register8_t reserved_0x0D;
</pre></td></tr>


<tr><th class="line-num" id="L467"><a href="iox16c4.h.html#L467">467</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L468"><a href="iox16c4.h.html#L468">468</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L469"><a href="iox16c4.h.html#L469">469</a></th><td class="line-code"><pre>} PMIC_t;
</pre></td></tr>


<tr><th class="line-num" id="L470"><a href="iox16c4.h.html#L470">470</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L471"><a href="iox16c4.h.html#L471">471</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L472"><a href="iox16c4.h.html#L472">472</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L473"><a href="iox16c4.h.html#L473">473</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L474"><a href="iox16c4.h.html#L474">474</a></th><td class="line-code"><pre>PORTCFG - Port Configuration
</pre></td></tr>


<tr><th class="line-num" id="L475"><a href="iox16c4.h.html#L475">475</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L476"><a href="iox16c4.h.html#L476">476</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L477"><a href="iox16c4.h.html#L477">477</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L478"><a href="iox16c4.h.html#L478">478</a></th><td class="line-code"><pre><span class="c">/* I/O port Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L479"><a href="iox16c4.h.html#L479">479</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> PORTCFG_struct
</pre></td></tr>


<tr><th class="line-num" id="L480"><a href="iox16c4.h.html#L480">480</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L481"><a href="iox16c4.h.html#L481">481</a></th><td class="line-code"><pre>    register8_t MPCMASK;  <span class="c">/* Multi-pin Configuration Mask */</span>
</pre></td></tr>


<tr><th class="line-num" id="L482"><a href="iox16c4.h.html#L482">482</a></th><td class="line-code"><pre>    register8_t reserved_0x01;
</pre></td></tr>


<tr><th class="line-num" id="L483"><a href="iox16c4.h.html#L483">483</a></th><td class="line-code"><pre>    register8_t VPCTRLA;  <span class="c">/* Virtual Port Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L484"><a href="iox16c4.h.html#L484">484</a></th><td class="line-code"><pre>    register8_t VPCTRLB;  <span class="c">/* Virtual Port Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L485"><a href="iox16c4.h.html#L485">485</a></th><td class="line-code"><pre>    register8_t CLKEVOUT;  <span class="c">/* Clock and Event Out Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L486"><a href="iox16c4.h.html#L486">486</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L487"><a href="iox16c4.h.html#L487">487</a></th><td class="line-code"><pre>    register8_t EVOUTSEL;  <span class="c">/* Event Output Select */</span>
</pre></td></tr>


<tr><th class="line-num" id="L488"><a href="iox16c4.h.html#L488">488</a></th><td class="line-code"><pre>} PORTCFG_t;
</pre></td></tr>


<tr><th class="line-num" id="L489"><a href="iox16c4.h.html#L489">489</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L490"><a href="iox16c4.h.html#L490">490</a></th><td class="line-code"><pre><span class="c">/* Virtual Port Mapping */</span>
</pre></td></tr>


<tr><th class="line-num" id="L491"><a href="iox16c4.h.html#L491">491</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORTCFG_VP02MAP_enum
</pre></td></tr>


<tr><th class="line-num" id="L492"><a href="iox16c4.h.html#L492">492</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L493"><a href="iox16c4.h.html#L493">493</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTA_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTA */</span>
</pre></td></tr>


<tr><th class="line-num" id="L494"><a href="iox16c4.h.html#L494">494</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTB_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTB */</span>
</pre></td></tr>


<tr><th class="line-num" id="L495"><a href="iox16c4.h.html#L495">495</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTC_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L496"><a href="iox16c4.h.html#L496">496</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTD_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTD */</span>
</pre></td></tr>


<tr><th class="line-num" id="L497"><a href="iox16c4.h.html#L497">497</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTE_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTE */</span>
</pre></td></tr>


<tr><th class="line-num" id="L498"><a href="iox16c4.h.html#L498">498</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTF_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTF */</span>
</pre></td></tr>


<tr><th class="line-num" id="L499"><a href="iox16c4.h.html#L499">499</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTG_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTG */</span>
</pre></td></tr>


<tr><th class="line-num" id="L500"><a href="iox16c4.h.html#L500">500</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTH_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTH */</span>
</pre></td></tr>


<tr><th class="line-num" id="L501"><a href="iox16c4.h.html#L501">501</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTJ_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTJ */</span>
</pre></td></tr>


<tr><th class="line-num" id="L502"><a href="iox16c4.h.html#L502">502</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTK_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L503"><a href="iox16c4.h.html#L503">503</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTL_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L504"><a href="iox16c4.h.html#L504">504</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTM_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L505"><a href="iox16c4.h.html#L505">505</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTN_gc = (<span class="hx">0x0C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTN */</span>
</pre></td></tr>


<tr><th class="line-num" id="L506"><a href="iox16c4.h.html#L506">506</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTP_gc = (<span class="hx">0x0D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTP */</span>
</pre></td></tr>


<tr><th class="line-num" id="L507"><a href="iox16c4.h.html#L507">507</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTQ_gc = (<span class="hx">0x0E</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTQ */</span>
</pre></td></tr>


<tr><th class="line-num" id="L508"><a href="iox16c4.h.html#L508">508</a></th><td class="line-code"><pre>    PORTCFG_VP02MAP_PORTR_gc = (<span class="hx">0x0F</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Mapped To PORTR */</span>
</pre></td></tr>


<tr><th class="line-num" id="L509"><a href="iox16c4.h.html#L509">509</a></th><td class="line-code"><pre>} PORTCFG_VP02MAP_t;
</pre></td></tr>


<tr><th class="line-num" id="L510"><a href="iox16c4.h.html#L510">510</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L511"><a href="iox16c4.h.html#L511">511</a></th><td class="line-code"><pre><span class="c">/* Virtual Port Mapping */</span>
</pre></td></tr>


<tr><th class="line-num" id="L512"><a href="iox16c4.h.html#L512">512</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORTCFG_VP13MAP_enum
</pre></td></tr>


<tr><th class="line-num" id="L513"><a href="iox16c4.h.html#L513">513</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L514"><a href="iox16c4.h.html#L514">514</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTA_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTA */</span>
</pre></td></tr>


<tr><th class="line-num" id="L515"><a href="iox16c4.h.html#L515">515</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTB_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTB */</span>
</pre></td></tr>


<tr><th class="line-num" id="L516"><a href="iox16c4.h.html#L516">516</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTC_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L517"><a href="iox16c4.h.html#L517">517</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTD_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTD */</span>
</pre></td></tr>


<tr><th class="line-num" id="L518"><a href="iox16c4.h.html#L518">518</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTE_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTE */</span>
</pre></td></tr>


<tr><th class="line-num" id="L519"><a href="iox16c4.h.html#L519">519</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTF_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTF */</span>
</pre></td></tr>


<tr><th class="line-num" id="L520"><a href="iox16c4.h.html#L520">520</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTG_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTG */</span>
</pre></td></tr>


<tr><th class="line-num" id="L521"><a href="iox16c4.h.html#L521">521</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTH_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTH */</span>
</pre></td></tr>


<tr><th class="line-num" id="L522"><a href="iox16c4.h.html#L522">522</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTJ_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTJ */</span>
</pre></td></tr>


<tr><th class="line-num" id="L523"><a href="iox16c4.h.html#L523">523</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTK_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTK */</span>
</pre></td></tr>


<tr><th class="line-num" id="L524"><a href="iox16c4.h.html#L524">524</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTL_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L525"><a href="iox16c4.h.html#L525">525</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTM_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L526"><a href="iox16c4.h.html#L526">526</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTN_gc = (<span class="hx">0x0C</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTN */</span>
</pre></td></tr>


<tr><th class="line-num" id="L527"><a href="iox16c4.h.html#L527">527</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTP_gc = (<span class="hx">0x0D</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTP */</span>
</pre></td></tr>


<tr><th class="line-num" id="L528"><a href="iox16c4.h.html#L528">528</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTQ_gc = (<span class="hx">0x0E</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTQ */</span>
</pre></td></tr>


<tr><th class="line-num" id="L529"><a href="iox16c4.h.html#L529">529</a></th><td class="line-code"><pre>    PORTCFG_VP13MAP_PORTR_gc = (<span class="hx">0x0F</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Mapped To PORTR */</span>
</pre></td></tr>


<tr><th class="line-num" id="L530"><a href="iox16c4.h.html#L530">530</a></th><td class="line-code"><pre>} PORTCFG_VP13MAP_t;
</pre></td></tr>


<tr><th class="line-num" id="L531"><a href="iox16c4.h.html#L531">531</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L532"><a href="iox16c4.h.html#L532">532</a></th><td class="line-code"><pre><span class="c">/* System Clock Output Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L533"><a href="iox16c4.h.html#L533">533</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORTCFG_CLKOUT_enum
</pre></td></tr>


<tr><th class="line-num" id="L534"><a href="iox16c4.h.html#L534">534</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L535"><a href="iox16c4.h.html#L535">535</a></th><td class="line-code"><pre>    PORTCFG_CLKOUT_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock Output Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L536"><a href="iox16c4.h.html#L536">536</a></th><td class="line-code"><pre>    PORTCFG_CLKOUT_PC7_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock Output on Port C pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L537"><a href="iox16c4.h.html#L537">537</a></th><td class="line-code"><pre>    PORTCFG_CLKOUT_PD7_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock Output on Port D pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L538"><a href="iox16c4.h.html#L538">538</a></th><td class="line-code"><pre>    PORTCFG_CLKOUT_PE7_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock Output on Port E pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L539"><a href="iox16c4.h.html#L539">539</a></th><td class="line-code"><pre>} PORTCFG_CLKOUT_t;
</pre></td></tr>


<tr><th class="line-num" id="L540"><a href="iox16c4.h.html#L540">540</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L541"><a href="iox16c4.h.html#L541">541</a></th><td class="line-code"><pre><span class="c">/* Peripheral Clock Output Select */</span>
</pre></td></tr>


<tr><th class="line-num" id="L542"><a href="iox16c4.h.html#L542">542</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORTCFG_CLKOUTSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L543"><a href="iox16c4.h.html#L543">543</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L544"><a href="iox16c4.h.html#L544">544</a></th><td class="line-code"><pre>    PORTCFG_CLKOUTSEL_CLK1X_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 1x Peripheral Clock Output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L545"><a href="iox16c4.h.html#L545">545</a></th><td class="line-code"><pre>    PORTCFG_CLKOUTSEL_CLK2X_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 2x Peripheral Clock Output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L546"><a href="iox16c4.h.html#L546">546</a></th><td class="line-code"><pre>    PORTCFG_CLKOUTSEL_CLK4X_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 4x Peripheral Clock Output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L547"><a href="iox16c4.h.html#L547">547</a></th><td class="line-code"><pre>} PORTCFG_CLKOUTSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L548"><a href="iox16c4.h.html#L548">548</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L549"><a href="iox16c4.h.html#L549">549</a></th><td class="line-code"><pre><span class="c">/* Event Output Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L550"><a href="iox16c4.h.html#L550">550</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORTCFG_EVOUT_enum
</pre></td></tr>


<tr><th class="line-num" id="L551"><a href="iox16c4.h.html#L551">551</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L552"><a href="iox16c4.h.html#L552">552</a></th><td class="line-code"><pre>    PORTCFG_EVOUT_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Event Output Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L553"><a href="iox16c4.h.html#L553">553</a></th><td class="line-code"><pre>    PORTCFG_EVOUT_PC7_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Event Channel 7 Output on Port C pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L554"><a href="iox16c4.h.html#L554">554</a></th><td class="line-code"><pre>    PORTCFG_EVOUT_PD7_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Event Channel 7 Output on Port D pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L555"><a href="iox16c4.h.html#L555">555</a></th><td class="line-code"><pre>    PORTCFG_EVOUT_PE7_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Event Channel 7 Output on Port E pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L556"><a href="iox16c4.h.html#L556">556</a></th><td class="line-code"><pre>} PORTCFG_EVOUT_t;
</pre></td></tr>


<tr><th class="line-num" id="L557"><a href="iox16c4.h.html#L557">557</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L558"><a href="iox16c4.h.html#L558">558</a></th><td class="line-code"><pre><span class="c">/* Event Output Select */</span>
</pre></td></tr>


<tr><th class="line-num" id="L559"><a href="iox16c4.h.html#L559">559</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORTCFG_EVOUTSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L560"><a href="iox16c4.h.html#L560">560</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L561"><a href="iox16c4.h.html#L561">561</a></th><td class="line-code"><pre>    PORTCFG_EVOUTSEL_0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 0 output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L562"><a href="iox16c4.h.html#L562">562</a></th><td class="line-code"><pre>    PORTCFG_EVOUTSEL_1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 1 output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L563"><a href="iox16c4.h.html#L563">563</a></th><td class="line-code"><pre>    PORTCFG_EVOUTSEL_2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 2 output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L564"><a href="iox16c4.h.html#L564">564</a></th><td class="line-code"><pre>    PORTCFG_EVOUTSEL_3_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 3 output to pin */</span>
</pre></td></tr>


<tr><th class="line-num" id="L565"><a href="iox16c4.h.html#L565">565</a></th><td class="line-code"><pre>} PORTCFG_EVOUTSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L566"><a href="iox16c4.h.html#L566">566</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L567"><a href="iox16c4.h.html#L567">567</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L568"><a href="iox16c4.h.html#L568">568</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L569"><a href="iox16c4.h.html#L569">569</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L570"><a href="iox16c4.h.html#L570">570</a></th><td class="line-code"><pre>CRC - Cyclic Redundancy Checker
</pre></td></tr>


<tr><th class="line-num" id="L571"><a href="iox16c4.h.html#L571">571</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L572"><a href="iox16c4.h.html#L572">572</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L573"><a href="iox16c4.h.html#L573">573</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L574"><a href="iox16c4.h.html#L574">574</a></th><td class="line-code"><pre><span class="c">/* Cyclic Redundancy Checker */</span>
</pre></td></tr>


<tr><th class="line-num" id="L575"><a href="iox16c4.h.html#L575">575</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> CRC_struct
</pre></td></tr>


<tr><th class="line-num" id="L576"><a href="iox16c4.h.html#L576">576</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L577"><a href="iox16c4.h.html#L577">577</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L578"><a href="iox16c4.h.html#L578">578</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L579"><a href="iox16c4.h.html#L579">579</a></th><td class="line-code"><pre>    register8_t reserved_0x02;
</pre></td></tr>


<tr><th class="line-num" id="L580"><a href="iox16c4.h.html#L580">580</a></th><td class="line-code"><pre>    register8_t DATAIN;  <span class="c">/* Data Input */</span>
</pre></td></tr>


<tr><th class="line-num" id="L581"><a href="iox16c4.h.html#L581">581</a></th><td class="line-code"><pre>    register8_t CHECKSUM0;  <span class="c">/* Checksum byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L582"><a href="iox16c4.h.html#L582">582</a></th><td class="line-code"><pre>    register8_t CHECKSUM1;  <span class="c">/* Checksum byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L583"><a href="iox16c4.h.html#L583">583</a></th><td class="line-code"><pre>    register8_t CHECKSUM2;  <span class="c">/* Checksum byte 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L584"><a href="iox16c4.h.html#L584">584</a></th><td class="line-code"><pre>    register8_t CHECKSUM3;  <span class="c">/* Checksum byte 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L585"><a href="iox16c4.h.html#L585">585</a></th><td class="line-code"><pre>} CRC_t;
</pre></td></tr>


<tr><th class="line-num" id="L586"><a href="iox16c4.h.html#L586">586</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L587"><a href="iox16c4.h.html#L587">587</a></th><td class="line-code"><pre><span class="c">/* Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L588"><a href="iox16c4.h.html#L588">588</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CRC_RESET_enum
</pre></td></tr>


<tr><th class="line-num" id="L589"><a href="iox16c4.h.html#L589">589</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L590"><a href="iox16c4.h.html#L590">590</a></th><td class="line-code"><pre>    CRC_RESET_NO_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* No Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L591"><a href="iox16c4.h.html#L591">591</a></th><td class="line-code"><pre>    CRC_RESET_RESET0_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Reset CRC with CHECKSUM to all zeros */</span>
</pre></td></tr>


<tr><th class="line-num" id="L592"><a href="iox16c4.h.html#L592">592</a></th><td class="line-code"><pre>    CRC_RESET_RESET1_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Reset CRC with CHECKSUM to all ones */</span>
</pre></td></tr>


<tr><th class="line-num" id="L593"><a href="iox16c4.h.html#L593">593</a></th><td class="line-code"><pre>} CRC_RESET_t;
</pre></td></tr>


<tr><th class="line-num" id="L594"><a href="iox16c4.h.html#L594">594</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L595"><a href="iox16c4.h.html#L595">595</a></th><td class="line-code"><pre><span class="c">/* Input Source */</span>
</pre></td></tr>


<tr><th class="line-num" id="L596"><a href="iox16c4.h.html#L596">596</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> CRC_SOURCE_enum
</pre></td></tr>


<tr><th class="line-num" id="L597"><a href="iox16c4.h.html#L597">597</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L598"><a href="iox16c4.h.html#L598">598</a></th><td class="line-code"><pre>    CRC_SOURCE_DISABLE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L599"><a href="iox16c4.h.html#L599">599</a></th><td class="line-code"><pre>    CRC_SOURCE_IO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* I/O Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L600"><a href="iox16c4.h.html#L600">600</a></th><td class="line-code"><pre>    CRC_SOURCE_FLASH_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Flash */</span>
</pre></td></tr>


<tr><th class="line-num" id="L601"><a href="iox16c4.h.html#L601">601</a></th><td class="line-code"><pre>} CRC_SOURCE_t;
</pre></td></tr>


<tr><th class="line-num" id="L602"><a href="iox16c4.h.html#L602">602</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L603"><a href="iox16c4.h.html#L603">603</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L604"><a href="iox16c4.h.html#L604">604</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L605"><a href="iox16c4.h.html#L605">605</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L606"><a href="iox16c4.h.html#L606">606</a></th><td class="line-code"><pre>EVSYS - Event System
</pre></td></tr>


<tr><th class="line-num" id="L607"><a href="iox16c4.h.html#L607">607</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L608"><a href="iox16c4.h.html#L608">608</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L609"><a href="iox16c4.h.html#L609">609</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L610"><a href="iox16c4.h.html#L610">610</a></th><td class="line-code"><pre><span class="c">/* Event System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L611"><a href="iox16c4.h.html#L611">611</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> EVSYS_struct
</pre></td></tr>


<tr><th class="line-num" id="L612"><a href="iox16c4.h.html#L612">612</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L613"><a href="iox16c4.h.html#L613">613</a></th><td class="line-code"><pre>    register8_t CH0MUX;  <span class="c">/* Event Channel 0 Multiplexer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L614"><a href="iox16c4.h.html#L614">614</a></th><td class="line-code"><pre>    register8_t CH1MUX;  <span class="c">/* Event Channel 1 Multiplexer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L615"><a href="iox16c4.h.html#L615">615</a></th><td class="line-code"><pre>    register8_t CH2MUX;  <span class="c">/* Event Channel 2 Multiplexer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L616"><a href="iox16c4.h.html#L616">616</a></th><td class="line-code"><pre>    register8_t CH3MUX;  <span class="c">/* Event Channel 3 Multiplexer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L617"><a href="iox16c4.h.html#L617">617</a></th><td class="line-code"><pre>    register8_t reserved_0x04;
</pre></td></tr>


<tr><th class="line-num" id="L618"><a href="iox16c4.h.html#L618">618</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L619"><a href="iox16c4.h.html#L619">619</a></th><td class="line-code"><pre>    register8_t reserved_0x06;
</pre></td></tr>


<tr><th class="line-num" id="L620"><a href="iox16c4.h.html#L620">620</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L621"><a href="iox16c4.h.html#L621">621</a></th><td class="line-code"><pre>    register8_t CH0CTRL;  <span class="c">/* Channel 0 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L622"><a href="iox16c4.h.html#L622">622</a></th><td class="line-code"><pre>    register8_t CH1CTRL;  <span class="c">/* Channel 1 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L623"><a href="iox16c4.h.html#L623">623</a></th><td class="line-code"><pre>    register8_t CH2CTRL;  <span class="c">/* Channel 2 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L624"><a href="iox16c4.h.html#L624">624</a></th><td class="line-code"><pre>    register8_t CH3CTRL;  <span class="c">/* Channel 3 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L625"><a href="iox16c4.h.html#L625">625</a></th><td class="line-code"><pre>    register8_t reserved_0x0C;
</pre></td></tr>


<tr><th class="line-num" id="L626"><a href="iox16c4.h.html#L626">626</a></th><td class="line-code"><pre>    register8_t reserved_0x0D;
</pre></td></tr>


<tr><th class="line-num" id="L627"><a href="iox16c4.h.html#L627">627</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L628"><a href="iox16c4.h.html#L628">628</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L629"><a href="iox16c4.h.html#L629">629</a></th><td class="line-code"><pre>    register8_t STROBE;  <span class="c">/* Event Strobe */</span>
</pre></td></tr>


<tr><th class="line-num" id="L630"><a href="iox16c4.h.html#L630">630</a></th><td class="line-code"><pre>    register8_t DATA;  <span class="c">/* Event Data */</span>
</pre></td></tr>


<tr><th class="line-num" id="L631"><a href="iox16c4.h.html#L631">631</a></th><td class="line-code"><pre>} EVSYS_t;
</pre></td></tr>


<tr><th class="line-num" id="L632"><a href="iox16c4.h.html#L632">632</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L633"><a href="iox16c4.h.html#L633">633</a></th><td class="line-code"><pre><span class="c">/* Quadrature Decoder Index Recognition Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L634"><a href="iox16c4.h.html#L634">634</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> EVSYS_QDIRM_enum
</pre></td></tr>


<tr><th class="line-num" id="L635"><a href="iox16c4.h.html#L635">635</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L636"><a href="iox16c4.h.html#L636">636</a></th><td class="line-code"><pre>    EVSYS_QDIRM_00_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* QDPH0 = 0, QDPH90 = 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L637"><a href="iox16c4.h.html#L637">637</a></th><td class="line-code"><pre>    EVSYS_QDIRM_01_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* QDPH0 = 0, QDPH90 = 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L638"><a href="iox16c4.h.html#L638">638</a></th><td class="line-code"><pre>    EVSYS_QDIRM_10_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* QDPH0 = 1, QDPH90 = 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L639"><a href="iox16c4.h.html#L639">639</a></th><td class="line-code"><pre>    EVSYS_QDIRM_11_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* QDPH0 = 1, QDPH90 = 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L640"><a href="iox16c4.h.html#L640">640</a></th><td class="line-code"><pre>} EVSYS_QDIRM_t;
</pre></td></tr>


<tr><th class="line-num" id="L641"><a href="iox16c4.h.html#L641">641</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L642"><a href="iox16c4.h.html#L642">642</a></th><td class="line-code"><pre><span class="c">/* Digital filter coefficient */</span>
</pre></td></tr>


<tr><th class="line-num" id="L643"><a href="iox16c4.h.html#L643">643</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> EVSYS_DIGFILT_enum
</pre></td></tr>


<tr><th class="line-num" id="L644"><a href="iox16c4.h.html#L644">644</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L645"><a href="iox16c4.h.html#L645">645</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_1SAMPLE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 1 SAMPLE */</span>
</pre></td></tr>


<tr><th class="line-num" id="L646"><a href="iox16c4.h.html#L646">646</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_2SAMPLES_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L647"><a href="iox16c4.h.html#L647">647</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_3SAMPLES_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 3 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L648"><a href="iox16c4.h.html#L648">648</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_4SAMPLES_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 4 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L649"><a href="iox16c4.h.html#L649">649</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_5SAMPLES_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 5 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L650"><a href="iox16c4.h.html#L650">650</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_6SAMPLES_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 6 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L651"><a href="iox16c4.h.html#L651">651</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_7SAMPLES_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 7 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L652"><a href="iox16c4.h.html#L652">652</a></th><td class="line-code"><pre>    EVSYS_DIGFILT_8SAMPLES_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 8 SAMPLES */</span>
</pre></td></tr>


<tr><th class="line-num" id="L653"><a href="iox16c4.h.html#L653">653</a></th><td class="line-code"><pre>} EVSYS_DIGFILT_t;
</pre></td></tr>


<tr><th class="line-num" id="L654"><a href="iox16c4.h.html#L654">654</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L655"><a href="iox16c4.h.html#L655">655</a></th><td class="line-code"><pre><span class="c">/* Event Channel multiplexer input selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L656"><a href="iox16c4.h.html#L656">656</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> EVSYS_CHMUX_enum
</pre></td></tr>


<tr><th class="line-num" id="L657"><a href="iox16c4.h.html#L657">657</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L658"><a href="iox16c4.h.html#L658">658</a></th><td class="line-code"><pre>    EVSYS_CHMUX_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Off */</span>
</pre></td></tr>


<tr><th class="line-num" id="L659"><a href="iox16c4.h.html#L659">659</a></th><td class="line-code"><pre>    EVSYS_CHMUX_RTC_OVF_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Overflow */</span>
</pre></td></tr>


<tr><th class="line-num" id="L660"><a href="iox16c4.h.html#L660">660</a></th><td class="line-code"><pre>    EVSYS_CHMUX_RTC_CMP_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Compare Match */</span>
</pre></td></tr>


<tr><th class="line-num" id="L661"><a href="iox16c4.h.html#L661">661</a></th><td class="line-code"><pre>    EVSYS_CHMUX_USB_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* USB Setup, SOF, CRC error and UNF/OVF */</span>
</pre></td></tr>


<tr><th class="line-num" id="L662"><a href="iox16c4.h.html#L662">662</a></th><td class="line-code"><pre>    EVSYS_CHMUX_ACA_CH0_gc = (<span class="hx">0x10</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Analog Comparator A Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L663"><a href="iox16c4.h.html#L663">663</a></th><td class="line-code"><pre>    EVSYS_CHMUX_ACA_CH1_gc = (<span class="hx">0x11</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Analog Comparator A Channel 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L664"><a href="iox16c4.h.html#L664">664</a></th><td class="line-code"><pre>    EVSYS_CHMUX_ACA_WIN_gc = (<span class="hx">0x12</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Analog Comparator A Window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L665"><a href="iox16c4.h.html#L665">665</a></th><td class="line-code"><pre>    EVSYS_CHMUX_ADCA_CH0_gc = (<span class="hx">0x20</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* ADC A Channel */</span>
</pre></td></tr>


<tr><th class="line-num" id="L666"><a href="iox16c4.h.html#L666">666</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN0_gc = (<span class="hx">0x50</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L667"><a href="iox16c4.h.html#L667">667</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN1_gc = (<span class="hx">0x51</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L668"><a href="iox16c4.h.html#L668">668</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN2_gc = (<span class="hx">0x52</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L669"><a href="iox16c4.h.html#L669">669</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN3_gc = (<span class="hx">0x53</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L670"><a href="iox16c4.h.html#L670">670</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN4_gc = (<span class="hx">0x54</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L671"><a href="iox16c4.h.html#L671">671</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN5_gc = (<span class="hx">0x55</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L672"><a href="iox16c4.h.html#L672">672</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN6_gc = (<span class="hx">0x56</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L673"><a href="iox16c4.h.html#L673">673</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTA_PIN7_gc = (<span class="hx">0x57</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port A, Pin7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L674"><a href="iox16c4.h.html#L674">674</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN0_gc = (<span class="hx">0x58</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L675"><a href="iox16c4.h.html#L675">675</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN1_gc = (<span class="hx">0x59</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L676"><a href="iox16c4.h.html#L676">676</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN2_gc = (<span class="hx">0x5A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L677"><a href="iox16c4.h.html#L677">677</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN3_gc = (<span class="hx">0x5B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L678"><a href="iox16c4.h.html#L678">678</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN4_gc = (<span class="hx">0x5C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L679"><a href="iox16c4.h.html#L679">679</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN5_gc = (<span class="hx">0x5D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L680"><a href="iox16c4.h.html#L680">680</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN6_gc = (<span class="hx">0x5E</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L681"><a href="iox16c4.h.html#L681">681</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTB_PIN7_gc = (<span class="hx">0x5F</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port B, Pin7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L682"><a href="iox16c4.h.html#L682">682</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN0_gc = (<span class="hx">0x60</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L683"><a href="iox16c4.h.html#L683">683</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN1_gc = (<span class="hx">0x61</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L684"><a href="iox16c4.h.html#L684">684</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN2_gc = (<span class="hx">0x62</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L685"><a href="iox16c4.h.html#L685">685</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN3_gc = (<span class="hx">0x63</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L686"><a href="iox16c4.h.html#L686">686</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN4_gc = (<span class="hx">0x64</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L687"><a href="iox16c4.h.html#L687">687</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN5_gc = (<span class="hx">0x65</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L688"><a href="iox16c4.h.html#L688">688</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN6_gc = (<span class="hx">0x66</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L689"><a href="iox16c4.h.html#L689">689</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTC_PIN7_gc = (<span class="hx">0x67</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port C, Pin7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L690"><a href="iox16c4.h.html#L690">690</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN0_gc = (<span class="hx">0x68</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L691"><a href="iox16c4.h.html#L691">691</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN1_gc = (<span class="hx">0x69</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L692"><a href="iox16c4.h.html#L692">692</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN2_gc = (<span class="hx">0x6A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L693"><a href="iox16c4.h.html#L693">693</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN3_gc = (<span class="hx">0x6B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L694"><a href="iox16c4.h.html#L694">694</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN4_gc = (<span class="hx">0x6C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L695"><a href="iox16c4.h.html#L695">695</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN5_gc = (<span class="hx">0x6D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L696"><a href="iox16c4.h.html#L696">696</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN6_gc = (<span class="hx">0x6E</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L697"><a href="iox16c4.h.html#L697">697</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTD_PIN7_gc = (<span class="hx">0x6F</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port D, Pin7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L698"><a href="iox16c4.h.html#L698">698</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN0_gc = (<span class="hx">0x70</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L699"><a href="iox16c4.h.html#L699">699</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN1_gc = (<span class="hx">0x71</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L700"><a href="iox16c4.h.html#L700">700</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN2_gc = (<span class="hx">0x72</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L701"><a href="iox16c4.h.html#L701">701</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN3_gc = (<span class="hx">0x73</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L702"><a href="iox16c4.h.html#L702">702</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN4_gc = (<span class="hx">0x74</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L703"><a href="iox16c4.h.html#L703">703</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN5_gc = (<span class="hx">0x75</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L704"><a href="iox16c4.h.html#L704">704</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN6_gc = (<span class="hx">0x76</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L705"><a href="iox16c4.h.html#L705">705</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTE_PIN7_gc = (<span class="hx">0x77</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port E, Pin7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L706"><a href="iox16c4.h.html#L706">706</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN0_gc = (<span class="hx">0x78</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L707"><a href="iox16c4.h.html#L707">707</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN1_gc = (<span class="hx">0x79</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L708"><a href="iox16c4.h.html#L708">708</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN2_gc = (<span class="hx">0x7A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L709"><a href="iox16c4.h.html#L709">709</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN3_gc = (<span class="hx">0x7B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L710"><a href="iox16c4.h.html#L710">710</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN4_gc = (<span class="hx">0x7C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L711"><a href="iox16c4.h.html#L711">711</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN5_gc = (<span class="hx">0x7D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L712"><a href="iox16c4.h.html#L712">712</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN6_gc = (<span class="hx">0x7E</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L713"><a href="iox16c4.h.html#L713">713</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PORTF_PIN7_gc = (<span class="hx">0x7F</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Port F, Pin7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L714"><a href="iox16c4.h.html#L714">714</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_1_gc = (<span class="hx">0x80</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L715"><a href="iox16c4.h.html#L715">715</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_2_gc = (<span class="hx">0x81</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L716"><a href="iox16c4.h.html#L716">716</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_4_gc = (<span class="hx">0x82</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L717"><a href="iox16c4.h.html#L717">717</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_8_gc = (<span class="hx">0x83</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L718"><a href="iox16c4.h.html#L718">718</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_16_gc = (<span class="hx">0x84</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 16 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L719"><a href="iox16c4.h.html#L719">719</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_32_gc = (<span class="hx">0x85</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 32 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L720"><a href="iox16c4.h.html#L720">720</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_64_gc = (<span class="hx">0x86</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L721"><a href="iox16c4.h.html#L721">721</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_128_gc = (<span class="hx">0x87</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 128 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L722"><a href="iox16c4.h.html#L722">722</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_256_gc = (<span class="hx">0x88</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 256 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L723"><a href="iox16c4.h.html#L723">723</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_512_gc = (<span class="hx">0x89</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 512 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L724"><a href="iox16c4.h.html#L724">724</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_1024_gc = (<span class="hx">0x8A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 1024 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L725"><a href="iox16c4.h.html#L725">725</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_2048_gc = (<span class="hx">0x8B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 2048 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L726"><a href="iox16c4.h.html#L726">726</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_4096_gc = (<span class="hx">0x8C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 4096 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L727"><a href="iox16c4.h.html#L727">727</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_8192_gc = (<span class="hx">0x8D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 8192 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L728"><a href="iox16c4.h.html#L728">728</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_16384_gc = (<span class="hx">0x8E</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 16384 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L729"><a href="iox16c4.h.html#L729">729</a></th><td class="line-code"><pre>    EVSYS_CHMUX_PRESCALER_32768_gc = (<span class="hx">0x8F</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Prescaler, divide by 32768 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L730"><a href="iox16c4.h.html#L730">730</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC0_OVF_gc = (<span class="hx">0xC0</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C0 Overflow */</span>
</pre></td></tr>


<tr><th class="line-num" id="L731"><a href="iox16c4.h.html#L731">731</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC0_ERR_gc = (<span class="hx">0xC1</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C0 Error */</span>
</pre></td></tr>


<tr><th class="line-num" id="L732"><a href="iox16c4.h.html#L732">732</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC0_CCA_gc = (<span class="hx">0xC4</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C0 Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L733"><a href="iox16c4.h.html#L733">733</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC0_CCB_gc = (<span class="hx">0xC5</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C0 Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L734"><a href="iox16c4.h.html#L734">734</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC0_CCC_gc = (<span class="hx">0xC6</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C0 Compare or Capture C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L735"><a href="iox16c4.h.html#L735">735</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC0_CCD_gc = (<span class="hx">0xC7</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C0 Compare or Capture D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L736"><a href="iox16c4.h.html#L736">736</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC1_OVF_gc = (<span class="hx">0xC8</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C1 Overflow */</span>
</pre></td></tr>


<tr><th class="line-num" id="L737"><a href="iox16c4.h.html#L737">737</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC1_ERR_gc = (<span class="hx">0xC9</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C1 Error */</span>
</pre></td></tr>


<tr><th class="line-num" id="L738"><a href="iox16c4.h.html#L738">738</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC1_CCA_gc = (<span class="hx">0xCC</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C1 Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L739"><a href="iox16c4.h.html#L739">739</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCC1_CCB_gc = (<span class="hx">0xCD</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter C1 Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L740"><a href="iox16c4.h.html#L740">740</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCD0_OVF_gc = (<span class="hx">0xD0</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter D0 Overflow */</span>
</pre></td></tr>


<tr><th class="line-num" id="L741"><a href="iox16c4.h.html#L741">741</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCD0_ERR_gc = (<span class="hx">0xD1</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter D0 Error */</span>
</pre></td></tr>


<tr><th class="line-num" id="L742"><a href="iox16c4.h.html#L742">742</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCD0_CCA_gc = (<span class="hx">0xD4</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter D0 Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L743"><a href="iox16c4.h.html#L743">743</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCD0_CCB_gc = (<span class="hx">0xD5</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter D0 Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L744"><a href="iox16c4.h.html#L744">744</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCD0_CCC_gc = (<span class="hx">0xD6</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter D0 Compare or Capture C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L745"><a href="iox16c4.h.html#L745">745</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCD0_CCD_gc = (<span class="hx">0xD7</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter D0 Compare or Capture D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L746"><a href="iox16c4.h.html#L746">746</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCE0_OVF_gc = (<span class="hx">0xE0</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter E0 Overflow */</span>
</pre></td></tr>


<tr><th class="line-num" id="L747"><a href="iox16c4.h.html#L747">747</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCE0_ERR_gc = (<span class="hx">0xE1</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter E0 Error */</span>
</pre></td></tr>


<tr><th class="line-num" id="L748"><a href="iox16c4.h.html#L748">748</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCE0_CCA_gc = (<span class="hx">0xE4</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter E0 Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L749"><a href="iox16c4.h.html#L749">749</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCE0_CCB_gc = (<span class="hx">0xE5</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter E0 Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L750"><a href="iox16c4.h.html#L750">750</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCE0_CCC_gc = (<span class="hx">0xE6</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter E0 Compare or Capture C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L751"><a href="iox16c4.h.html#L751">751</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCE0_CCD_gc = (<span class="hx">0xE7</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter E0 Compare or Capture D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L752"><a href="iox16c4.h.html#L752">752</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCF0_OVF_gc = (<span class="hx">0xF0</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter F0 Overflow */</span>
</pre></td></tr>


<tr><th class="line-num" id="L753"><a href="iox16c4.h.html#L753">753</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCF0_ERR_gc = (<span class="hx">0xF1</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter F0 Error */</span>
</pre></td></tr>


<tr><th class="line-num" id="L754"><a href="iox16c4.h.html#L754">754</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCF0_CCA_gc = (<span class="hx">0xF4</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter F0 Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L755"><a href="iox16c4.h.html#L755">755</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCF0_CCB_gc = (<span class="hx">0xF5</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter F0 Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L756"><a href="iox16c4.h.html#L756">756</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCF0_CCC_gc = (<span class="hx">0xF6</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter F0 Compare or Capture C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L757"><a href="iox16c4.h.html#L757">757</a></th><td class="line-code"><pre>    EVSYS_CHMUX_TCF0_CCD_gc = (<span class="hx">0xF7</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter F0 Compare or Capture D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L758"><a href="iox16c4.h.html#L758">758</a></th><td class="line-code"><pre>} EVSYS_CHMUX_t;
</pre></td></tr>


<tr><th class="line-num" id="L759"><a href="iox16c4.h.html#L759">759</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L760"><a href="iox16c4.h.html#L760">760</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L761"><a href="iox16c4.h.html#L761">761</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L762"><a href="iox16c4.h.html#L762">762</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L763"><a href="iox16c4.h.html#L763">763</a></th><td class="line-code"><pre>NVM - Non Volatile Memory Controller
</pre></td></tr>


<tr><th class="line-num" id="L764"><a href="iox16c4.h.html#L764">764</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L765"><a href="iox16c4.h.html#L765">765</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L766"><a href="iox16c4.h.html#L766">766</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L767"><a href="iox16c4.h.html#L767">767</a></th><td class="line-code"><pre><span class="c">/* Non-volatile Memory Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L768"><a href="iox16c4.h.html#L768">768</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> NVM_struct
</pre></td></tr>


<tr><th class="line-num" id="L769"><a href="iox16c4.h.html#L769">769</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L770"><a href="iox16c4.h.html#L770">770</a></th><td class="line-code"><pre>    register8_t ADDR0;  <span class="c">/* Address Register 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L771"><a href="iox16c4.h.html#L771">771</a></th><td class="line-code"><pre>    register8_t ADDR1;  <span class="c">/* Address Register 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L772"><a href="iox16c4.h.html#L772">772</a></th><td class="line-code"><pre>    register8_t ADDR2;  <span class="c">/* Address Register 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L773"><a href="iox16c4.h.html#L773">773</a></th><td class="line-code"><pre>    register8_t reserved_0x03;
</pre></td></tr>


<tr><th class="line-num" id="L774"><a href="iox16c4.h.html#L774">774</a></th><td class="line-code"><pre>    register8_t DATA0;  <span class="c">/* Data Register 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L775"><a href="iox16c4.h.html#L775">775</a></th><td class="line-code"><pre>    register8_t DATA1;  <span class="c">/* Data Register 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L776"><a href="iox16c4.h.html#L776">776</a></th><td class="line-code"><pre>    register8_t DATA2;  <span class="c">/* Data Register 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L777"><a href="iox16c4.h.html#L777">777</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L778"><a href="iox16c4.h.html#L778">778</a></th><td class="line-code"><pre>    register8_t reserved_0x08;
</pre></td></tr>


<tr><th class="line-num" id="L779"><a href="iox16c4.h.html#L779">779</a></th><td class="line-code"><pre>    register8_t reserved_0x09;
</pre></td></tr>


<tr><th class="line-num" id="L780"><a href="iox16c4.h.html#L780">780</a></th><td class="line-code"><pre>    register8_t CMD;  <span class="c">/* Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L781"><a href="iox16c4.h.html#L781">781</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L782"><a href="iox16c4.h.html#L782">782</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L783"><a href="iox16c4.h.html#L783">783</a></th><td class="line-code"><pre>    register8_t INTCTRL;  <span class="c">/* Interrupt Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L784"><a href="iox16c4.h.html#L784">784</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L785"><a href="iox16c4.h.html#L785">785</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status */</span>
</pre></td></tr>


<tr><th class="line-num" id="L786"><a href="iox16c4.h.html#L786">786</a></th><td class="line-code"><pre>    register8_t LOCKBITS;  <span class="c">/* Lock Bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L787"><a href="iox16c4.h.html#L787">787</a></th><td class="line-code"><pre>} NVM_t;
</pre></td></tr>


<tr><th class="line-num" id="L788"><a href="iox16c4.h.html#L788">788</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L789"><a href="iox16c4.h.html#L789">789</a></th><td class="line-code"><pre><span class="c">/* NVM Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L790"><a href="iox16c4.h.html#L790">790</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_CMD_enum
</pre></td></tr>


<tr><th class="line-num" id="L791"><a href="iox16c4.h.html#L791">791</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L792"><a href="iox16c4.h.html#L792">792</a></th><td class="line-code"><pre>    NVM_CMD_NO_OPERATION_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Noop/Ordinary LPM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L793"><a href="iox16c4.h.html#L793">793</a></th><td class="line-code"><pre>    NVM_CMD_READ_USER_SIG_ROW_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read user signature row */</span>
</pre></td></tr>


<tr><th class="line-num" id="L794"><a href="iox16c4.h.html#L794">794</a></th><td class="line-code"><pre>    NVM_CMD_READ_CALIB_ROW_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read calibration row */</span>
</pre></td></tr>


<tr><th class="line-num" id="L795"><a href="iox16c4.h.html#L795">795</a></th><td class="line-code"><pre>    NVM_CMD_READ_EEPROM_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read EEPROM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L796"><a href="iox16c4.h.html#L796">796</a></th><td class="line-code"><pre>    NVM_CMD_READ_FUSES_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read fuse byte */</span>
</pre></td></tr>


<tr><th class="line-num" id="L797"><a href="iox16c4.h.html#L797">797</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_LOCK_BITS_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write lock bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L798"><a href="iox16c4.h.html#L798">798</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_USER_SIG_ROW_gc = (<span class="hx">0x18</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase user signature row */</span>
</pre></td></tr>


<tr><th class="line-num" id="L799"><a href="iox16c4.h.html#L799">799</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_USER_SIG_ROW_gc = (<span class="hx">0x1A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write user signature row */</span>
</pre></td></tr>


<tr><th class="line-num" id="L800"><a href="iox16c4.h.html#L800">800</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_APP_gc = (<span class="hx">0x20</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase Application Section */</span>
</pre></td></tr>


<tr><th class="line-num" id="L801"><a href="iox16c4.h.html#L801">801</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_APP_PAGE_gc = (<span class="hx">0x22</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase Application Section page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L802"><a href="iox16c4.h.html#L802">802</a></th><td class="line-code"><pre>    NVM_CMD_LOAD_FLASH_BUFFER_gc = (<span class="hx">0x23</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Load Flash page buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L803"><a href="iox16c4.h.html#L803">803</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_APP_PAGE_gc = (<span class="hx">0x24</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write Application Section page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L804"><a href="iox16c4.h.html#L804">804</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_WRITE_APP_PAGE_gc = (<span class="hx">0x25</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase-and-write Application Section page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L805"><a href="iox16c4.h.html#L805">805</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_FLASH_BUFFER_gc = (<span class="hx">0x26</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase/flush Flash page buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L806"><a href="iox16c4.h.html#L806">806</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_BOOT_PAGE_gc = (<span class="hx">0x2A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase Boot Section page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L807"><a href="iox16c4.h.html#L807">807</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_FLASH_PAGE_gc = (<span class="hx">0x2B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase Flash Page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L808"><a href="iox16c4.h.html#L808">808</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_BOOT_PAGE_gc = (<span class="hx">0x2C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write Boot Section page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L809"><a href="iox16c4.h.html#L809">809</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_WRITE_BOOT_PAGE_gc = (<span class="hx">0x2D</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase-and-write Boot Section page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L810"><a href="iox16c4.h.html#L810">810</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_FLASH_PAGE_gc = (<span class="hx">0x2E</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write Flash Page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L811"><a href="iox16c4.h.html#L811">811</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_WRITE_FLASH_PAGE_gc = (<span class="hx">0x2F</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase-and-write Flash Page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L812"><a href="iox16c4.h.html#L812">812</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_EEPROM_gc = (<span class="hx">0x30</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase EEPROM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L813"><a href="iox16c4.h.html#L813">813</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_EEPROM_PAGE_gc = (<span class="hx">0x32</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase EEPROM page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L814"><a href="iox16c4.h.html#L814">814</a></th><td class="line-code"><pre>    NVM_CMD_LOAD_EEPROM_BUFFER_gc = (<span class="hx">0x33</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Load EEPROM page buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L815"><a href="iox16c4.h.html#L815">815</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_EEPROM_PAGE_gc = (<span class="hx">0x34</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write EEPROM page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L816"><a href="iox16c4.h.html#L816">816</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc = (<span class="hx">0x35</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase-and-write EEPROM page */</span>
</pre></td></tr>


<tr><th class="line-num" id="L817"><a href="iox16c4.h.html#L817">817</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_EEPROM_BUFFER_gc = (<span class="hx">0x36</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase/flush EEPROM page buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L818"><a href="iox16c4.h.html#L818">818</a></th><td class="line-code"><pre>    NVM_CMD_APP_CRC_gc = (<span class="hx">0x38</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Application section CRC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L819"><a href="iox16c4.h.html#L819">819</a></th><td class="line-code"><pre>    NVM_CMD_BOOT_CRC_gc = (<span class="hx">0x39</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/*  Boot Section CRC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L820"><a href="iox16c4.h.html#L820">820</a></th><td class="line-code"><pre>    NVM_CMD_FLASH_RANGE_CRC_gc = (<span class="hx">0x3A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Flash Range CRC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L821"><a href="iox16c4.h.html#L821">821</a></th><td class="line-code"><pre>    NVM_CMD_CHIP_ERASE_gc = (<span class="hx">0x40</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase Chip */</span>
</pre></td></tr>


<tr><th class="line-num" id="L822"><a href="iox16c4.h.html#L822">822</a></th><td class="line-code"><pre>    NVM_CMD_READ_NVM_gc = (<span class="hx">0x43</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read NVM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L823"><a href="iox16c4.h.html#L823">823</a></th><td class="line-code"><pre>    NVM_CMD_WRITE_FUSE_gc = (<span class="hx">0x4C</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write Fuse byte */</span>
</pre></td></tr>


<tr><th class="line-num" id="L824"><a href="iox16c4.h.html#L824">824</a></th><td class="line-code"><pre>    NVM_CMD_ERASE_BOOT_gc = (<span class="hx">0x68</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Erase Boot Section */</span>
</pre></td></tr>


<tr><th class="line-num" id="L825"><a href="iox16c4.h.html#L825">825</a></th><td class="line-code"><pre>    NVM_CMD_FLASH_CRC_gc = (<span class="hx">0x78</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Flash CRC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L826"><a href="iox16c4.h.html#L826">826</a></th><td class="line-code"><pre>} NVM_CMD_t;
</pre></td></tr>


<tr><th class="line-num" id="L827"><a href="iox16c4.h.html#L827">827</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L828"><a href="iox16c4.h.html#L828">828</a></th><td class="line-code"><pre><span class="c">/* SPM ready interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L829"><a href="iox16c4.h.html#L829">829</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_SPMLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L830"><a href="iox16c4.h.html#L830">830</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L831"><a href="iox16c4.h.html#L831">831</a></th><td class="line-code"><pre>    NVM_SPMLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L832"><a href="iox16c4.h.html#L832">832</a></th><td class="line-code"><pre>    NVM_SPMLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L833"><a href="iox16c4.h.html#L833">833</a></th><td class="line-code"><pre>    NVM_SPMLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L834"><a href="iox16c4.h.html#L834">834</a></th><td class="line-code"><pre>    NVM_SPMLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L835"><a href="iox16c4.h.html#L835">835</a></th><td class="line-code"><pre>} NVM_SPMLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L836"><a href="iox16c4.h.html#L836">836</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L837"><a href="iox16c4.h.html#L837">837</a></th><td class="line-code"><pre><span class="c">/* EEPROM ready interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L838"><a href="iox16c4.h.html#L838">838</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_EELVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L839"><a href="iox16c4.h.html#L839">839</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L840"><a href="iox16c4.h.html#L840">840</a></th><td class="line-code"><pre>    NVM_EELVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L841"><a href="iox16c4.h.html#L841">841</a></th><td class="line-code"><pre>    NVM_EELVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L842"><a href="iox16c4.h.html#L842">842</a></th><td class="line-code"><pre>    NVM_EELVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L843"><a href="iox16c4.h.html#L843">843</a></th><td class="line-code"><pre>    NVM_EELVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L844"><a href="iox16c4.h.html#L844">844</a></th><td class="line-code"><pre>} NVM_EELVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L845"><a href="iox16c4.h.html#L845">845</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L846"><a href="iox16c4.h.html#L846">846</a></th><td class="line-code"><pre><span class="c">/* Boot lock bits - boot setcion */</span>
</pre></td></tr>


<tr><th class="line-num" id="L847"><a href="iox16c4.h.html#L847">847</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_BLBB_enum
</pre></td></tr>


<tr><th class="line-num" id="L848"><a href="iox16c4.h.html#L848">848</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L849"><a href="iox16c4.h.html#L849">849</a></th><td class="line-code"><pre>    NVM_BLBB_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L850"><a href="iox16c4.h.html#L850">850</a></th><td class="line-code"><pre>    NVM_BLBB_RLOCK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Read not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L851"><a href="iox16c4.h.html#L851">851</a></th><td class="line-code"><pre>    NVM_BLBB_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L852"><a href="iox16c4.h.html#L852">852</a></th><td class="line-code"><pre>    NVM_BLBB_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L853"><a href="iox16c4.h.html#L853">853</a></th><td class="line-code"><pre>} NVM_BLBB_t;
</pre></td></tr>


<tr><th class="line-num" id="L854"><a href="iox16c4.h.html#L854">854</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L855"><a href="iox16c4.h.html#L855">855</a></th><td class="line-code"><pre><span class="c">/* Boot lock bits - application section */</span>
</pre></td></tr>


<tr><th class="line-num" id="L856"><a href="iox16c4.h.html#L856">856</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_BLBA_enum
</pre></td></tr>


<tr><th class="line-num" id="L857"><a href="iox16c4.h.html#L857">857</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L858"><a href="iox16c4.h.html#L858">858</a></th><td class="line-code"><pre>    NVM_BLBA_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L859"><a href="iox16c4.h.html#L859">859</a></th><td class="line-code"><pre>    NVM_BLBA_RLOCK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Read not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L860"><a href="iox16c4.h.html#L860">860</a></th><td class="line-code"><pre>    NVM_BLBA_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L861"><a href="iox16c4.h.html#L861">861</a></th><td class="line-code"><pre>    NVM_BLBA_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L862"><a href="iox16c4.h.html#L862">862</a></th><td class="line-code"><pre>} NVM_BLBA_t;
</pre></td></tr>


<tr><th class="line-num" id="L863"><a href="iox16c4.h.html#L863">863</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L864"><a href="iox16c4.h.html#L864">864</a></th><td class="line-code"><pre><span class="c">/* Boot lock bits - application table section */</span>
</pre></td></tr>


<tr><th class="line-num" id="L865"><a href="iox16c4.h.html#L865">865</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_BLBAT_enum
</pre></td></tr>


<tr><th class="line-num" id="L866"><a href="iox16c4.h.html#L866">866</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L867"><a href="iox16c4.h.html#L867">867</a></th><td class="line-code"><pre>    NVM_BLBAT_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L868"><a href="iox16c4.h.html#L868">868</a></th><td class="line-code"><pre>    NVM_BLBAT_RLOCK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Read not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L869"><a href="iox16c4.h.html#L869">869</a></th><td class="line-code"><pre>    NVM_BLBAT_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L870"><a href="iox16c4.h.html#L870">870</a></th><td class="line-code"><pre>    NVM_BLBAT_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L871"><a href="iox16c4.h.html#L871">871</a></th><td class="line-code"><pre>} NVM_BLBAT_t;
</pre></td></tr>


<tr><th class="line-num" id="L872"><a href="iox16c4.h.html#L872">872</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L873"><a href="iox16c4.h.html#L873">873</a></th><td class="line-code"><pre><span class="c">/* Lock bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L874"><a href="iox16c4.h.html#L874">874</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> NVM_LB_enum
</pre></td></tr>


<tr><th class="line-num" id="L875"><a href="iox16c4.h.html#L875">875</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L876"><a href="iox16c4.h.html#L876">876</a></th><td class="line-code"><pre>    NVM_LB_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L877"><a href="iox16c4.h.html#L877">877</a></th><td class="line-code"><pre>    NVM_LB_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L878"><a href="iox16c4.h.html#L878">878</a></th><td class="line-code"><pre>    NVM_LB_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L879"><a href="iox16c4.h.html#L879">879</a></th><td class="line-code"><pre>} NVM_LB_t;
</pre></td></tr>


<tr><th class="line-num" id="L880"><a href="iox16c4.h.html#L880">880</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L881"><a href="iox16c4.h.html#L881">881</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L882"><a href="iox16c4.h.html#L882">882</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L883"><a href="iox16c4.h.html#L883">883</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L884"><a href="iox16c4.h.html#L884">884</a></th><td class="line-code"><pre>ADC - Analog/Digital Converter
</pre></td></tr>


<tr><th class="line-num" id="L885"><a href="iox16c4.h.html#L885">885</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L886"><a href="iox16c4.h.html#L886">886</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L887"><a href="iox16c4.h.html#L887">887</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L888"><a href="iox16c4.h.html#L888">888</a></th><td class="line-code"><pre><span class="c">/* ADC Channel */</span>
</pre></td></tr>


<tr><th class="line-num" id="L889"><a href="iox16c4.h.html#L889">889</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> ADC_CH_struct
</pre></td></tr>


<tr><th class="line-num" id="L890"><a href="iox16c4.h.html#L890">890</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L891"><a href="iox16c4.h.html#L891">891</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L892"><a href="iox16c4.h.html#L892">892</a></th><td class="line-code"><pre>    register8_t MUXCTRL;  <span class="c">/* MUX Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L893"><a href="iox16c4.h.html#L893">893</a></th><td class="line-code"><pre>    register8_t INTCTRL;  <span class="c">/* Channel Interrupt Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L894"><a href="iox16c4.h.html#L894">894</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flags */</span>
</pre></td></tr>


<tr><th class="line-num" id="L895"><a href="iox16c4.h.html#L895">895</a></th><td class="line-code"><pre>    _WORDREGISTER(RES);  <span class="c">/* Channel Result */</span>
</pre></td></tr>


<tr><th class="line-num" id="L896"><a href="iox16c4.h.html#L896">896</a></th><td class="line-code"><pre>    register8_t SCAN;  <span class="c">/* Input Channel Scan */</span>
</pre></td></tr>


<tr><th class="line-num" id="L897"><a href="iox16c4.h.html#L897">897</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L898"><a href="iox16c4.h.html#L898">898</a></th><td class="line-code"><pre>} ADC_CH_t;
</pre></td></tr>


<tr><th class="line-num" id="L899"><a href="iox16c4.h.html#L899">899</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L900"><a href="iox16c4.h.html#L900">900</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L901"><a href="iox16c4.h.html#L901">901</a></th><td class="line-code"><pre><span class="c">/* Analog-to-Digital Converter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L902"><a href="iox16c4.h.html#L902">902</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> ADC_struct
</pre></td></tr>


<tr><th class="line-num" id="L903"><a href="iox16c4.h.html#L903">903</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L904"><a href="iox16c4.h.html#L904">904</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L905"><a href="iox16c4.h.html#L905">905</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L906"><a href="iox16c4.h.html#L906">906</a></th><td class="line-code"><pre>    register8_t REFCTRL;  <span class="c">/* Reference Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L907"><a href="iox16c4.h.html#L907">907</a></th><td class="line-code"><pre>    register8_t EVCTRL;  <span class="c">/* Event Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L908"><a href="iox16c4.h.html#L908">908</a></th><td class="line-code"><pre>    register8_t PRESCALER;  <span class="c">/* Clock Prescaler */</span>
</pre></td></tr>


<tr><th class="line-num" id="L909"><a href="iox16c4.h.html#L909">909</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L910"><a href="iox16c4.h.html#L910">910</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flags */</span>
</pre></td></tr>


<tr><th class="line-num" id="L911"><a href="iox16c4.h.html#L911">911</a></th><td class="line-code"><pre>    register8_t TEMP;  <span class="c">/* Temporary Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L912"><a href="iox16c4.h.html#L912">912</a></th><td class="line-code"><pre>    register8_t reserved_0x08;
</pre></td></tr>


<tr><th class="line-num" id="L913"><a href="iox16c4.h.html#L913">913</a></th><td class="line-code"><pre>    register8_t reserved_0x09;
</pre></td></tr>


<tr><th class="line-num" id="L914"><a href="iox16c4.h.html#L914">914</a></th><td class="line-code"><pre>    register8_t reserved_0x0A;
</pre></td></tr>


<tr><th class="line-num" id="L915"><a href="iox16c4.h.html#L915">915</a></th><td class="line-code"><pre>    register8_t reserved_0x0B;
</pre></td></tr>


<tr><th class="line-num" id="L916"><a href="iox16c4.h.html#L916">916</a></th><td class="line-code"><pre>    _WORDREGISTER(CAL);  <span class="c">/* Calibration Value */</span>
</pre></td></tr>


<tr><th class="line-num" id="L917"><a href="iox16c4.h.html#L917">917</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L918"><a href="iox16c4.h.html#L918">918</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L919"><a href="iox16c4.h.html#L919">919</a></th><td class="line-code"><pre>    _WORDREGISTER(CH0RES);  <span class="c">/* Channel 0 Result */</span>
</pre></td></tr>


<tr><th class="line-num" id="L920"><a href="iox16c4.h.html#L920">920</a></th><td class="line-code"><pre>    register8_t reserved_0x12;
</pre></td></tr>


<tr><th class="line-num" id="L921"><a href="iox16c4.h.html#L921">921</a></th><td class="line-code"><pre>    register8_t reserved_0x13;
</pre></td></tr>


<tr><th class="line-num" id="L922"><a href="iox16c4.h.html#L922">922</a></th><td class="line-code"><pre>    register8_t reserved_0x14;
</pre></td></tr>


<tr><th class="line-num" id="L923"><a href="iox16c4.h.html#L923">923</a></th><td class="line-code"><pre>    register8_t reserved_0x15;
</pre></td></tr>


<tr><th class="line-num" id="L924"><a href="iox16c4.h.html#L924">924</a></th><td class="line-code"><pre>    register8_t reserved_0x16;
</pre></td></tr>


<tr><th class="line-num" id="L925"><a href="iox16c4.h.html#L925">925</a></th><td class="line-code"><pre>    register8_t reserved_0x17;
</pre></td></tr>


<tr><th class="line-num" id="L926"><a href="iox16c4.h.html#L926">926</a></th><td class="line-code"><pre>    _WORDREGISTER(CMP);  <span class="c">/* Compare Value */</span>
</pre></td></tr>


<tr><th class="line-num" id="L927"><a href="iox16c4.h.html#L927">927</a></th><td class="line-code"><pre>    register8_t reserved_0x1A;
</pre></td></tr>


<tr><th class="line-num" id="L928"><a href="iox16c4.h.html#L928">928</a></th><td class="line-code"><pre>    register8_t reserved_0x1B;
</pre></td></tr>


<tr><th class="line-num" id="L929"><a href="iox16c4.h.html#L929">929</a></th><td class="line-code"><pre>    register8_t reserved_0x1C;
</pre></td></tr>


<tr><th class="line-num" id="L930"><a href="iox16c4.h.html#L930">930</a></th><td class="line-code"><pre>    register8_t reserved_0x1D;
</pre></td></tr>


<tr><th class="line-num" id="L931"><a href="iox16c4.h.html#L931">931</a></th><td class="line-code"><pre>    register8_t reserved_0x1E;
</pre></td></tr>


<tr><th class="line-num" id="L932"><a href="iox16c4.h.html#L932">932</a></th><td class="line-code"><pre>    register8_t reserved_0x1F;
</pre></td></tr>


<tr><th class="line-num" id="L933"><a href="iox16c4.h.html#L933">933</a></th><td class="line-code"><pre>    ADC_CH_t CH0;  <span class="c">/* ADC Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L934"><a href="iox16c4.h.html#L934">934</a></th><td class="line-code"><pre>} ADC_t;
</pre></td></tr>


<tr><th class="line-num" id="L935"><a href="iox16c4.h.html#L935">935</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L936"><a href="iox16c4.h.html#L936">936</a></th><td class="line-code"><pre><span class="c">/* Current Limitation */</span>
</pre></td></tr>


<tr><th class="line-num" id="L937"><a href="iox16c4.h.html#L937">937</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CURRLIMIT_enum
</pre></td></tr>


<tr><th class="line-num" id="L938"><a href="iox16c4.h.html#L938">938</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L939"><a href="iox16c4.h.html#L939">939</a></th><td class="line-code"><pre>    ADC_CURRLIMIT_NO_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* No current limit,     300ksps max sampling rate */</span>
</pre></td></tr>


<tr><th class="line-num" id="L940"><a href="iox16c4.h.html#L940">940</a></th><td class="line-code"><pre>    ADC_CURRLIMIT_LOW_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Low current limit,    250ksps max sampling rate */</span>
</pre></td></tr>


<tr><th class="line-num" id="L941"><a href="iox16c4.h.html#L941">941</a></th><td class="line-code"><pre>    ADC_CURRLIMIT_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Medium current limit, 150ksps max sampling rate */</span>
</pre></td></tr>


<tr><th class="line-num" id="L942"><a href="iox16c4.h.html#L942">942</a></th><td class="line-code"><pre>    ADC_CURRLIMIT_HIGH_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* High current limit,   50ksps max sampling rate */</span>
</pre></td></tr>


<tr><th class="line-num" id="L943"><a href="iox16c4.h.html#L943">943</a></th><td class="line-code"><pre>} ADC_CURRLIMIT_t;
</pre></td></tr>


<tr><th class="line-num" id="L944"><a href="iox16c4.h.html#L944">944</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L945"><a href="iox16c4.h.html#L945">945</a></th><td class="line-code"><pre><span class="c">/* Positive input multiplexer selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L946"><a href="iox16c4.h.html#L946">946</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_MUXPOS_enum
</pre></td></tr>


<tr><th class="line-num" id="L947"><a href="iox16c4.h.html#L947">947</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L948"><a href="iox16c4.h.html#L948">948</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L949"><a href="iox16c4.h.html#L949">949</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L950"><a href="iox16c4.h.html#L950">950</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L951"><a href="iox16c4.h.html#L951">951</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN3_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L952"><a href="iox16c4.h.html#L952">952</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN4_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L953"><a href="iox16c4.h.html#L953">953</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN5_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L954"><a href="iox16c4.h.html#L954">954</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN6_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L955"><a href="iox16c4.h.html#L955">955</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN7_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L956"><a href="iox16c4.h.html#L956">956</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN8_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L957"><a href="iox16c4.h.html#L957">957</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN9_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 9 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L958"><a href="iox16c4.h.html#L958">958</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN10_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 10 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L959"><a href="iox16c4.h.html#L959">959</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN11_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 11 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L960"><a href="iox16c4.h.html#L960">960</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN12_gc = (<span class="hx">0x0C</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 12 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L961"><a href="iox16c4.h.html#L961">961</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN13_gc = (<span class="hx">0x0D</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 13 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L962"><a href="iox16c4.h.html#L962">962</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN14_gc = (<span class="hx">0x0E</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 14 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L963"><a href="iox16c4.h.html#L963">963</a></th><td class="line-code"><pre>    ADC_CH_MUXPOS_PIN15_gc = (<span class="hx">0x0F</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Input pin 15 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L964"><a href="iox16c4.h.html#L964">964</a></th><td class="line-code"><pre>} ADC_CH_MUXPOS_t;
</pre></td></tr>


<tr><th class="line-num" id="L965"><a href="iox16c4.h.html#L965">965</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L966"><a href="iox16c4.h.html#L966">966</a></th><td class="line-code"><pre><span class="c">/* Internal input multiplexer selections */</span>
</pre></td></tr>


<tr><th class="line-num" id="L967"><a href="iox16c4.h.html#L967">967</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_MUXINT_enum
</pre></td></tr>


<tr><th class="line-num" id="L968"><a href="iox16c4.h.html#L968">968</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L969"><a href="iox16c4.h.html#L969">969</a></th><td class="line-code"><pre>    ADC_CH_MUXINT_TEMP_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Temperature Reference */</span>
</pre></td></tr>


<tr><th class="line-num" id="L970"><a href="iox16c4.h.html#L970">970</a></th><td class="line-code"><pre>    ADC_CH_MUXINT_BANDGAP_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Bandgap Reference */</span>
</pre></td></tr>


<tr><th class="line-num" id="L971"><a href="iox16c4.h.html#L971">971</a></th><td class="line-code"><pre>    ADC_CH_MUXINT_SCALEDVCC_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* 1/10 scaled VCC */</span>
</pre></td></tr>


<tr><th class="line-num" id="L972"><a href="iox16c4.h.html#L972">972</a></th><td class="line-code"><pre>} ADC_CH_MUXINT_t;
</pre></td></tr>


<tr><th class="line-num" id="L973"><a href="iox16c4.h.html#L973">973</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L974"><a href="iox16c4.h.html#L974">974</a></th><td class="line-code"><pre><span class="c">/* Negative input multiplexer selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L975"><a href="iox16c4.h.html#L975">975</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_MUXNEG_enum
</pre></td></tr>


<tr><th class="line-num" id="L976"><a href="iox16c4.h.html#L976">976</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L977"><a href="iox16c4.h.html#L977">977</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L978"><a href="iox16c4.h.html#L978">978</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L979"><a href="iox16c4.h.html#L979">979</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L980"><a href="iox16c4.h.html#L980">980</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN3_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L981"><a href="iox16c4.h.html#L981">981</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN4_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L982"><a href="iox16c4.h.html#L982">982</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN5_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L983"><a href="iox16c4.h.html#L983">983</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN6_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L984"><a href="iox16c4.h.html#L984">984</a></th><td class="line-code"><pre>    ADC_CH_MUXNEG_PIN7_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Input pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L985"><a href="iox16c4.h.html#L985">985</a></th><td class="line-code"><pre>} ADC_CH_MUXNEG_t;
</pre></td></tr>


<tr><th class="line-num" id="L986"><a href="iox16c4.h.html#L986">986</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L987"><a href="iox16c4.h.html#L987">987</a></th><td class="line-code"><pre><span class="c">/* Input mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L988"><a href="iox16c4.h.html#L988">988</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_INPUTMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L989"><a href="iox16c4.h.html#L989">989</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L990"><a href="iox16c4.h.html#L990">990</a></th><td class="line-code"><pre>    ADC_CH_INPUTMODE_INTERNAL_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Internal inputs, no gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L991"><a href="iox16c4.h.html#L991">991</a></th><td class="line-code"><pre>    ADC_CH_INPUTMODE_SINGLEENDED_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Single-ended input, no gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L992"><a href="iox16c4.h.html#L992">992</a></th><td class="line-code"><pre>    ADC_CH_INPUTMODE_DIFF_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Differential input, no gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L993"><a href="iox16c4.h.html#L993">993</a></th><td class="line-code"><pre>    ADC_CH_INPUTMODE_DIFFWGAIN_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Differential input, with gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L994"><a href="iox16c4.h.html#L994">994</a></th><td class="line-code"><pre>} ADC_CH_INPUTMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L995"><a href="iox16c4.h.html#L995">995</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L996"><a href="iox16c4.h.html#L996">996</a></th><td class="line-code"><pre><span class="c">/* Gain factor */</span>
</pre></td></tr>


<tr><th class="line-num" id="L997"><a href="iox16c4.h.html#L997">997</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_GAIN_enum
</pre></td></tr>


<tr><th class="line-num" id="L998"><a href="iox16c4.h.html#L998">998</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L999"><a href="iox16c4.h.html#L999">999</a></th><td class="line-code"><pre>    ADC_CH_GAIN_1X_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 1x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1000"><a href="iox16c4.h.html#L1000">1000</a></th><td class="line-code"><pre>    ADC_CH_GAIN_2X_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 2x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1001"><a href="iox16c4.h.html#L1001">1001</a></th><td class="line-code"><pre>    ADC_CH_GAIN_4X_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 4x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1002"><a href="iox16c4.h.html#L1002">1002</a></th><td class="line-code"><pre>    ADC_CH_GAIN_8X_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 8x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1003"><a href="iox16c4.h.html#L1003">1003</a></th><td class="line-code"><pre>    ADC_CH_GAIN_16X_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 16x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1004"><a href="iox16c4.h.html#L1004">1004</a></th><td class="line-code"><pre>    ADC_CH_GAIN_32X_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 32x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1005"><a href="iox16c4.h.html#L1005">1005</a></th><td class="line-code"><pre>    ADC_CH_GAIN_64X_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 64x gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1006"><a href="iox16c4.h.html#L1006">1006</a></th><td class="line-code"><pre>    ADC_CH_GAIN_DIV2_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* x/2 gain */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1007"><a href="iox16c4.h.html#L1007">1007</a></th><td class="line-code"><pre>} ADC_CH_GAIN_t;
</pre></td></tr>


<tr><th class="line-num" id="L1008"><a href="iox16c4.h.html#L1008">1008</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1009"><a href="iox16c4.h.html#L1009">1009</a></th><td class="line-code"><pre><span class="c">/* Conversion result resolution */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1010"><a href="iox16c4.h.html#L1010">1010</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_RESOLUTION_enum
</pre></td></tr>


<tr><th class="line-num" id="L1011"><a href="iox16c4.h.html#L1011">1011</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1012"><a href="iox16c4.h.html#L1012">1012</a></th><td class="line-code"><pre>    ADC_RESOLUTION_12BIT_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 12-bit right-adjusted result */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1013"><a href="iox16c4.h.html#L1013">1013</a></th><td class="line-code"><pre>    ADC_RESOLUTION_8BIT_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 8-bit right-adjusted result */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1014"><a href="iox16c4.h.html#L1014">1014</a></th><td class="line-code"><pre>    ADC_RESOLUTION_LEFT12BIT_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* 12-bit left-adjusted result */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1015"><a href="iox16c4.h.html#L1015">1015</a></th><td class="line-code"><pre>} ADC_RESOLUTION_t;
</pre></td></tr>


<tr><th class="line-num" id="L1016"><a href="iox16c4.h.html#L1016">1016</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1017"><a href="iox16c4.h.html#L1017">1017</a></th><td class="line-code"><pre><span class="c">/* Voltage reference selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1018"><a href="iox16c4.h.html#L1018">1018</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_REFSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1019"><a href="iox16c4.h.html#L1019">1019</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1020"><a href="iox16c4.h.html#L1020">1020</a></th><td class="line-code"><pre>    ADC_REFSEL_INT1V_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Internal 1V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1021"><a href="iox16c4.h.html#L1021">1021</a></th><td class="line-code"><pre>    ADC_REFSEL_INTVCC_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Internal VCC / 1.6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1022"><a href="iox16c4.h.html#L1022">1022</a></th><td class="line-code"><pre>    ADC_REFSEL_AREFA_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* External reference on PORT A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1023"><a href="iox16c4.h.html#L1023">1023</a></th><td class="line-code"><pre>    ADC_REFSEL_AREFB_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* External reference on PORT B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1024"><a href="iox16c4.h.html#L1024">1024</a></th><td class="line-code"><pre>    ADC_REFSEL_INTVCC2_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Internal VCC / 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1025"><a href="iox16c4.h.html#L1025">1025</a></th><td class="line-code"><pre>} ADC_REFSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1026"><a href="iox16c4.h.html#L1026">1026</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1027"><a href="iox16c4.h.html#L1027">1027</a></th><td class="line-code"><pre><span class="c">/* Event channel input selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1028"><a href="iox16c4.h.html#L1028">1028</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_EVSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1029"><a href="iox16c4.h.html#L1029">1029</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1030"><a href="iox16c4.h.html#L1030">1030</a></th><td class="line-code"><pre>    ADC_EVSEL_0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Event Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1031"><a href="iox16c4.h.html#L1031">1031</a></th><td class="line-code"><pre>    ADC_EVSEL_1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Event Channel 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1032"><a href="iox16c4.h.html#L1032">1032</a></th><td class="line-code"><pre>    ADC_EVSEL_2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Event Channel 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1033"><a href="iox16c4.h.html#L1033">1033</a></th><td class="line-code"><pre>    ADC_EVSEL_3_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Event Channel 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1034"><a href="iox16c4.h.html#L1034">1034</a></th><td class="line-code"><pre>} ADC_EVSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1035"><a href="iox16c4.h.html#L1035">1035</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1036"><a href="iox16c4.h.html#L1036">1036</a></th><td class="line-code"><pre><span class="c">/* Event action selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1037"><a href="iox16c4.h.html#L1037">1037</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_EVACT_enum
</pre></td></tr>


<tr><th class="line-num" id="L1038"><a href="iox16c4.h.html#L1038">1038</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1039"><a href="iox16c4.h.html#L1039">1039</a></th><td class="line-code"><pre>    ADC_EVACT_NONE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No event action */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1040"><a href="iox16c4.h.html#L1040">1040</a></th><td class="line-code"><pre>    ADC_EVACT_CH0_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* First event triggers channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1041"><a href="iox16c4.h.html#L1041">1041</a></th><td class="line-code"><pre>    ADC_EVACT_SYNCSWEEP_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* The ADC is flushed and restarted for accurate timing */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1042"><a href="iox16c4.h.html#L1042">1042</a></th><td class="line-code"><pre>} ADC_EVACT_t;
</pre></td></tr>


<tr><th class="line-num" id="L1043"><a href="iox16c4.h.html#L1043">1043</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1044"><a href="iox16c4.h.html#L1044">1044</a></th><td class="line-code"><pre><span class="c">/* Interupt mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1045"><a href="iox16c4.h.html#L1045">1045</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_INTMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1046"><a href="iox16c4.h.html#L1046">1046</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1047"><a href="iox16c4.h.html#L1047">1047</a></th><td class="line-code"><pre>    ADC_CH_INTMODE_COMPLETE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on conversion complete */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1048"><a href="iox16c4.h.html#L1048">1048</a></th><td class="line-code"><pre>    ADC_CH_INTMODE_BELOW_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on result below compare value */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1049"><a href="iox16c4.h.html#L1049">1049</a></th><td class="line-code"><pre>    ADC_CH_INTMODE_ABOVE_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on result above compare value */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1050"><a href="iox16c4.h.html#L1050">1050</a></th><td class="line-code"><pre>} ADC_CH_INTMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1051"><a href="iox16c4.h.html#L1051">1051</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1052"><a href="iox16c4.h.html#L1052">1052</a></th><td class="line-code"><pre><span class="c">/* Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1053"><a href="iox16c4.h.html#L1053">1053</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_CH_INTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1054"><a href="iox16c4.h.html#L1054">1054</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1055"><a href="iox16c4.h.html#L1055">1055</a></th><td class="line-code"><pre>    ADC_CH_INTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1056"><a href="iox16c4.h.html#L1056">1056</a></th><td class="line-code"><pre>    ADC_CH_INTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1057"><a href="iox16c4.h.html#L1057">1057</a></th><td class="line-code"><pre>    ADC_CH_INTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1058"><a href="iox16c4.h.html#L1058">1058</a></th><td class="line-code"><pre>    ADC_CH_INTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1059"><a href="iox16c4.h.html#L1059">1059</a></th><td class="line-code"><pre>} ADC_CH_INTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1060"><a href="iox16c4.h.html#L1060">1060</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1061"><a href="iox16c4.h.html#L1061">1061</a></th><td class="line-code"><pre><span class="c">/* Clock prescaler */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1062"><a href="iox16c4.h.html#L1062">1062</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> ADC_PRESCALER_enum
</pre></td></tr>


<tr><th class="line-num" id="L1063"><a href="iox16c4.h.html#L1063">1063</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1064"><a href="iox16c4.h.html#L1064">1064</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV4_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1065"><a href="iox16c4.h.html#L1065">1065</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV8_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1066"><a href="iox16c4.h.html#L1066">1066</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV16_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 16 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1067"><a href="iox16c4.h.html#L1067">1067</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV32_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 32 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1068"><a href="iox16c4.h.html#L1068">1068</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV64_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1069"><a href="iox16c4.h.html#L1069">1069</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV128_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 128 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1070"><a href="iox16c4.h.html#L1070">1070</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV256_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 256 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1071"><a href="iox16c4.h.html#L1071">1071</a></th><td class="line-code"><pre>    ADC_PRESCALER_DIV512_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Divide clock by 512 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1072"><a href="iox16c4.h.html#L1072">1072</a></th><td class="line-code"><pre>} ADC_PRESCALER_t;
</pre></td></tr>


<tr><th class="line-num" id="L1073"><a href="iox16c4.h.html#L1073">1073</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1074"><a href="iox16c4.h.html#L1074">1074</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1075"><a href="iox16c4.h.html#L1075">1075</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1076"><a href="iox16c4.h.html#L1076">1076</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1077"><a href="iox16c4.h.html#L1077">1077</a></th><td class="line-code"><pre>AC - Analog Comparator
</pre></td></tr>


<tr><th class="line-num" id="L1078"><a href="iox16c4.h.html#L1078">1078</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1079"><a href="iox16c4.h.html#L1079">1079</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1080"><a href="iox16c4.h.html#L1080">1080</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1081"><a href="iox16c4.h.html#L1081">1081</a></th><td class="line-code"><pre><span class="c">/* Analog Comparator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1082"><a href="iox16c4.h.html#L1082">1082</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> AC_struct
</pre></td></tr>


<tr><th class="line-num" id="L1083"><a href="iox16c4.h.html#L1083">1083</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1084"><a href="iox16c4.h.html#L1084">1084</a></th><td class="line-code"><pre>    register8_t AC0CTRL;  <span class="c">/* Analog Comparator 0 Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1085"><a href="iox16c4.h.html#L1085">1085</a></th><td class="line-code"><pre>    register8_t AC1CTRL;  <span class="c">/* Analog Comparator 1 Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1086"><a href="iox16c4.h.html#L1086">1086</a></th><td class="line-code"><pre>    register8_t AC0MUXCTRL;  <span class="c">/* Analog Comparator 0 MUX Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1087"><a href="iox16c4.h.html#L1087">1087</a></th><td class="line-code"><pre>    register8_t AC1MUXCTRL;  <span class="c">/* Analog Comparator 1 MUX Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1088"><a href="iox16c4.h.html#L1088">1088</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1089"><a href="iox16c4.h.html#L1089">1089</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1090"><a href="iox16c4.h.html#L1090">1090</a></th><td class="line-code"><pre>    register8_t WINCTRL;  <span class="c">/* Window Mode Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1091"><a href="iox16c4.h.html#L1091">1091</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1092"><a href="iox16c4.h.html#L1092">1092</a></th><td class="line-code"><pre>} AC_t;
</pre></td></tr>


<tr><th class="line-num" id="L1093"><a href="iox16c4.h.html#L1093">1093</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1094"><a href="iox16c4.h.html#L1094">1094</a></th><td class="line-code"><pre><span class="c">/* Interrupt mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1095"><a href="iox16c4.h.html#L1095">1095</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_INTMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1096"><a href="iox16c4.h.html#L1096">1096</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1097"><a href="iox16c4.h.html#L1097">1097</a></th><td class="line-code"><pre>    AC_INTMODE_BOTHEDGES_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt on both edges */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1098"><a href="iox16c4.h.html#L1098">1098</a></th><td class="line-code"><pre>    AC_INTMODE_FALLING_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt on falling edge */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1099"><a href="iox16c4.h.html#L1099">1099</a></th><td class="line-code"><pre>    AC_INTMODE_RISING_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt on rising edge */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1100"><a href="iox16c4.h.html#L1100">1100</a></th><td class="line-code"><pre>} AC_INTMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1101"><a href="iox16c4.h.html#L1101">1101</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1102"><a href="iox16c4.h.html#L1102">1102</a></th><td class="line-code"><pre><span class="c">/* Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1103"><a href="iox16c4.h.html#L1103">1103</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_INTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1104"><a href="iox16c4.h.html#L1104">1104</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1105"><a href="iox16c4.h.html#L1105">1105</a></th><td class="line-code"><pre>    AC_INTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Interrupt disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1106"><a href="iox16c4.h.html#L1106">1106</a></th><td class="line-code"><pre>    AC_INTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Low level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1107"><a href="iox16c4.h.html#L1107">1107</a></th><td class="line-code"><pre>    AC_INTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Medium level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1108"><a href="iox16c4.h.html#L1108">1108</a></th><td class="line-code"><pre>    AC_INTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* High level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1109"><a href="iox16c4.h.html#L1109">1109</a></th><td class="line-code"><pre>} AC_INTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1110"><a href="iox16c4.h.html#L1110">1110</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1111"><a href="iox16c4.h.html#L1111">1111</a></th><td class="line-code"><pre><span class="c">/* Hysteresis mode selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1112"><a href="iox16c4.h.html#L1112">1112</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_HYSMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1113"><a href="iox16c4.h.html#L1113">1113</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1114"><a href="iox16c4.h.html#L1114">1114</a></th><td class="line-code"><pre>    AC_HYSMODE_NO_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* No hysteresis */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1115"><a href="iox16c4.h.html#L1115">1115</a></th><td class="line-code"><pre>    AC_HYSMODE_SMALL_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Small hysteresis */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1116"><a href="iox16c4.h.html#L1116">1116</a></th><td class="line-code"><pre>    AC_HYSMODE_LARGE_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* Large hysteresis */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1117"><a href="iox16c4.h.html#L1117">1117</a></th><td class="line-code"><pre>} AC_HYSMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1118"><a href="iox16c4.h.html#L1118">1118</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1119"><a href="iox16c4.h.html#L1119">1119</a></th><td class="line-code"><pre><span class="c">/* Positive input multiplexer selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1120"><a href="iox16c4.h.html#L1120">1120</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_MUXPOS_enum
</pre></td></tr>


<tr><th class="line-num" id="L1121"><a href="iox16c4.h.html#L1121">1121</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1122"><a href="iox16c4.h.html#L1122">1122</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1123"><a href="iox16c4.h.html#L1123">1123</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1124"><a href="iox16c4.h.html#L1124">1124</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1125"><a href="iox16c4.h.html#L1125">1125</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN3_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1126"><a href="iox16c4.h.html#L1126">1126</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN4_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1127"><a href="iox16c4.h.html#L1127">1127</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN5_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1128"><a href="iox16c4.h.html#L1128">1128</a></th><td class="line-code"><pre>    AC_MUXPOS_PIN6_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Pin 6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1129"><a href="iox16c4.h.html#L1129">1129</a></th><td class="line-code"><pre>} AC_MUXPOS_t;
</pre></td></tr>


<tr><th class="line-num" id="L1130"><a href="iox16c4.h.html#L1130">1130</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1131"><a href="iox16c4.h.html#L1131">1131</a></th><td class="line-code"><pre><span class="c">/* Negative input multiplexer selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1132"><a href="iox16c4.h.html#L1132">1132</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_MUXNEG_enum
</pre></td></tr>


<tr><th class="line-num" id="L1133"><a href="iox16c4.h.html#L1133">1133</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1134"><a href="iox16c4.h.html#L1134">1134</a></th><td class="line-code"><pre>    AC_MUXNEG_PIN0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Pin 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1135"><a href="iox16c4.h.html#L1135">1135</a></th><td class="line-code"><pre>    AC_MUXNEG_PIN1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Pin 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1136"><a href="iox16c4.h.html#L1136">1136</a></th><td class="line-code"><pre>    AC_MUXNEG_PIN3_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Pin 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1137"><a href="iox16c4.h.html#L1137">1137</a></th><td class="line-code"><pre>    AC_MUXNEG_PIN5_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Pin 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1138"><a href="iox16c4.h.html#L1138">1138</a></th><td class="line-code"><pre>    AC_MUXNEG_PIN7_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Pin 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1139"><a href="iox16c4.h.html#L1139">1139</a></th><td class="line-code"><pre>    AC_MUXNEG_BANDGAP_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Bandgap Reference */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1140"><a href="iox16c4.h.html#L1140">1140</a></th><td class="line-code"><pre>    AC_MUXNEG_SCALER_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Internal voltage scaler */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1141"><a href="iox16c4.h.html#L1141">1141</a></th><td class="line-code"><pre>} AC_MUXNEG_t;
</pre></td></tr>


<tr><th class="line-num" id="L1142"><a href="iox16c4.h.html#L1142">1142</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1143"><a href="iox16c4.h.html#L1143">1143</a></th><td class="line-code"><pre><span class="c">/* Windows interrupt mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1144"><a href="iox16c4.h.html#L1144">1144</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_WINTMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1145"><a href="iox16c4.h.html#L1145">1145</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1146"><a href="iox16c4.h.html#L1146">1146</a></th><td class="line-code"><pre>    AC_WINTMODE_ABOVE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on above window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1147"><a href="iox16c4.h.html#L1147">1147</a></th><td class="line-code"><pre>    AC_WINTMODE_INSIDE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on inside window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1148"><a href="iox16c4.h.html#L1148">1148</a></th><td class="line-code"><pre>    AC_WINTMODE_BELOW_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on below window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1149"><a href="iox16c4.h.html#L1149">1149</a></th><td class="line-code"><pre>    AC_WINTMODE_OUTSIDE_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt on outside window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1150"><a href="iox16c4.h.html#L1150">1150</a></th><td class="line-code"><pre>} AC_WINTMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1151"><a href="iox16c4.h.html#L1151">1151</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1152"><a href="iox16c4.h.html#L1152">1152</a></th><td class="line-code"><pre><span class="c">/* Window interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1153"><a href="iox16c4.h.html#L1153">1153</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_WINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1154"><a href="iox16c4.h.html#L1154">1154</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1155"><a href="iox16c4.h.html#L1155">1155</a></th><td class="line-code"><pre>    AC_WINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1156"><a href="iox16c4.h.html#L1156">1156</a></th><td class="line-code"><pre>    AC_WINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low priority */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1157"><a href="iox16c4.h.html#L1157">1157</a></th><td class="line-code"><pre>    AC_WINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium priority */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1158"><a href="iox16c4.h.html#L1158">1158</a></th><td class="line-code"><pre>    AC_WINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High priority */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1159"><a href="iox16c4.h.html#L1159">1159</a></th><td class="line-code"><pre>} AC_WINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1160"><a href="iox16c4.h.html#L1160">1160</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1161"><a href="iox16c4.h.html#L1161">1161</a></th><td class="line-code"><pre><span class="c">/* Window mode state */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1162"><a href="iox16c4.h.html#L1162">1162</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AC_WSTATE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1163"><a href="iox16c4.h.html#L1163">1163</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1164"><a href="iox16c4.h.html#L1164">1164</a></th><td class="line-code"><pre>    AC_WSTATE_ABOVE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Signal above window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1165"><a href="iox16c4.h.html#L1165">1165</a></th><td class="line-code"><pre>    AC_WSTATE_INSIDE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Signal inside window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1166"><a href="iox16c4.h.html#L1166">1166</a></th><td class="line-code"><pre>    AC_WSTATE_BELOW_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Signal below window */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1167"><a href="iox16c4.h.html#L1167">1167</a></th><td class="line-code"><pre>} AC_WSTATE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1168"><a href="iox16c4.h.html#L1168">1168</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1169"><a href="iox16c4.h.html#L1169">1169</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1170"><a href="iox16c4.h.html#L1170">1170</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1171"><a href="iox16c4.h.html#L1171">1171</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1172"><a href="iox16c4.h.html#L1172">1172</a></th><td class="line-code"><pre>RTC - Real-Time Counter
</pre></td></tr>


<tr><th class="line-num" id="L1173"><a href="iox16c4.h.html#L1173">1173</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1174"><a href="iox16c4.h.html#L1174">1174</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1175"><a href="iox16c4.h.html#L1175">1175</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1176"><a href="iox16c4.h.html#L1176">1176</a></th><td class="line-code"><pre><span class="c">/* Real-Time Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1177"><a href="iox16c4.h.html#L1177">1177</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> RTC_struct
</pre></td></tr>


<tr><th class="line-num" id="L1178"><a href="iox16c4.h.html#L1178">1178</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1179"><a href="iox16c4.h.html#L1179">1179</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1180"><a href="iox16c4.h.html#L1180">1180</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1181"><a href="iox16c4.h.html#L1181">1181</a></th><td class="line-code"><pre>    register8_t INTCTRL;  <span class="c">/* Interrupt Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1182"><a href="iox16c4.h.html#L1182">1182</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flags */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1183"><a href="iox16c4.h.html#L1183">1183</a></th><td class="line-code"><pre>    register8_t TEMP;  <span class="c">/* Temporary register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1184"><a href="iox16c4.h.html#L1184">1184</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L1185"><a href="iox16c4.h.html#L1185">1185</a></th><td class="line-code"><pre>    register8_t reserved_0x06;
</pre></td></tr>


<tr><th class="line-num" id="L1186"><a href="iox16c4.h.html#L1186">1186</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L1187"><a href="iox16c4.h.html#L1187">1187</a></th><td class="line-code"><pre>    _WORDREGISTER(CNT);  <span class="c">/* Count Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1188"><a href="iox16c4.h.html#L1188">1188</a></th><td class="line-code"><pre>    _WORDREGISTER(PER);  <span class="c">/* Period Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1189"><a href="iox16c4.h.html#L1189">1189</a></th><td class="line-code"><pre>    _WORDREGISTER(COMP);  <span class="c">/* Compare Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1190"><a href="iox16c4.h.html#L1190">1190</a></th><td class="line-code"><pre>} RTC_t;
</pre></td></tr>


<tr><th class="line-num" id="L1191"><a href="iox16c4.h.html#L1191">1191</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1192"><a href="iox16c4.h.html#L1192">1192</a></th><td class="line-code"><pre><span class="c">/* Prescaler Factor */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1193"><a href="iox16c4.h.html#L1193">1193</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> RTC_PRESCALER_enum
</pre></td></tr>


<tr><th class="line-num" id="L1194"><a href="iox16c4.h.html#L1194">1194</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1195"><a href="iox16c4.h.html#L1195">1195</a></th><td class="line-code"><pre>    RTC_PRESCALER_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Off */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1196"><a href="iox16c4.h.html#L1196">1196</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1197"><a href="iox16c4.h.html#L1197">1197</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock / 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1198"><a href="iox16c4.h.html#L1198">1198</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV8_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock / 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1199"><a href="iox16c4.h.html#L1199">1199</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV16_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock / 16 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1200"><a href="iox16c4.h.html#L1200">1200</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV64_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock / 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1201"><a href="iox16c4.h.html#L1201">1201</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV256_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock / 256 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1202"><a href="iox16c4.h.html#L1202">1202</a></th><td class="line-code"><pre>    RTC_PRESCALER_DIV1024_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* RTC Clock / 1024 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1203"><a href="iox16c4.h.html#L1203">1203</a></th><td class="line-code"><pre>} RTC_PRESCALER_t;
</pre></td></tr>


<tr><th class="line-num" id="L1204"><a href="iox16c4.h.html#L1204">1204</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1205"><a href="iox16c4.h.html#L1205">1205</a></th><td class="line-code"><pre><span class="c">/* Compare Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1206"><a href="iox16c4.h.html#L1206">1206</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> RTC_COMPINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1207"><a href="iox16c4.h.html#L1207">1207</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1208"><a href="iox16c4.h.html#L1208">1208</a></th><td class="line-code"><pre>    RTC_COMPINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1209"><a href="iox16c4.h.html#L1209">1209</a></th><td class="line-code"><pre>    RTC_COMPINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1210"><a href="iox16c4.h.html#L1210">1210</a></th><td class="line-code"><pre>    RTC_COMPINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1211"><a href="iox16c4.h.html#L1211">1211</a></th><td class="line-code"><pre>    RTC_COMPINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1212"><a href="iox16c4.h.html#L1212">1212</a></th><td class="line-code"><pre>} RTC_COMPINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1213"><a href="iox16c4.h.html#L1213">1213</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1214"><a href="iox16c4.h.html#L1214">1214</a></th><td class="line-code"><pre><span class="c">/* Overflow Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1215"><a href="iox16c4.h.html#L1215">1215</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> RTC_OVFINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1216"><a href="iox16c4.h.html#L1216">1216</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1217"><a href="iox16c4.h.html#L1217">1217</a></th><td class="line-code"><pre>    RTC_OVFINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1218"><a href="iox16c4.h.html#L1218">1218</a></th><td class="line-code"><pre>    RTC_OVFINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1219"><a href="iox16c4.h.html#L1219">1219</a></th><td class="line-code"><pre>    RTC_OVFINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1220"><a href="iox16c4.h.html#L1220">1220</a></th><td class="line-code"><pre>    RTC_OVFINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1221"><a href="iox16c4.h.html#L1221">1221</a></th><td class="line-code"><pre>} RTC_OVFINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1222"><a href="iox16c4.h.html#L1222">1222</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1223"><a href="iox16c4.h.html#L1223">1223</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1224"><a href="iox16c4.h.html#L1224">1224</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1225"><a href="iox16c4.h.html#L1225">1225</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1226"><a href="iox16c4.h.html#L1226">1226</a></th><td class="line-code"><pre>TWI - Two-Wire Interface
</pre></td></tr>


<tr><th class="line-num" id="L1227"><a href="iox16c4.h.html#L1227">1227</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1228"><a href="iox16c4.h.html#L1228">1228</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1229"><a href="iox16c4.h.html#L1229">1229</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1230"><a href="iox16c4.h.html#L1230">1230</a></th><td class="line-code"><pre><span class="c">/*  */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1231"><a href="iox16c4.h.html#L1231">1231</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> TWI_MASTER_struct
</pre></td></tr>


<tr><th class="line-num" id="L1232"><a href="iox16c4.h.html#L1232">1232</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1233"><a href="iox16c4.h.html#L1233">1233</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1234"><a href="iox16c4.h.html#L1234">1234</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1235"><a href="iox16c4.h.html#L1235">1235</a></th><td class="line-code"><pre>    register8_t CTRLC;  <span class="c">/* Control Register C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1236"><a href="iox16c4.h.html#L1236">1236</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1237"><a href="iox16c4.h.html#L1237">1237</a></th><td class="line-code"><pre>    register8_t BAUD;  <span class="c">/* Baurd Rate Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1238"><a href="iox16c4.h.html#L1238">1238</a></th><td class="line-code"><pre>    register8_t ADDR;  <span class="c">/* Address Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1239"><a href="iox16c4.h.html#L1239">1239</a></th><td class="line-code"><pre>    register8_t DATA;  <span class="c">/* Data Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1240"><a href="iox16c4.h.html#L1240">1240</a></th><td class="line-code"><pre>} TWI_MASTER_t;
</pre></td></tr>


<tr><th class="line-num" id="L1241"><a href="iox16c4.h.html#L1241">1241</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1242"><a href="iox16c4.h.html#L1242">1242</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1243"><a href="iox16c4.h.html#L1243">1243</a></th><td class="line-code"><pre><span class="c">/*  */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1244"><a href="iox16c4.h.html#L1244">1244</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> TWI_SLAVE_struct
</pre></td></tr>


<tr><th class="line-num" id="L1245"><a href="iox16c4.h.html#L1245">1245</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1246"><a href="iox16c4.h.html#L1246">1246</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1247"><a href="iox16c4.h.html#L1247">1247</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1248"><a href="iox16c4.h.html#L1248">1248</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1249"><a href="iox16c4.h.html#L1249">1249</a></th><td class="line-code"><pre>    register8_t ADDR;  <span class="c">/* Address Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1250"><a href="iox16c4.h.html#L1250">1250</a></th><td class="line-code"><pre>    register8_t DATA;  <span class="c">/* Data Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1251"><a href="iox16c4.h.html#L1251">1251</a></th><td class="line-code"><pre>    register8_t ADDRMASK;  <span class="c">/* Address Mask Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1252"><a href="iox16c4.h.html#L1252">1252</a></th><td class="line-code"><pre>} TWI_SLAVE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1253"><a href="iox16c4.h.html#L1253">1253</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1254"><a href="iox16c4.h.html#L1254">1254</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1255"><a href="iox16c4.h.html#L1255">1255</a></th><td class="line-code"><pre><span class="c">/* Two-Wire Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1256"><a href="iox16c4.h.html#L1256">1256</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> TWI_struct
</pre></td></tr>


<tr><th class="line-num" id="L1257"><a href="iox16c4.h.html#L1257">1257</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1258"><a href="iox16c4.h.html#L1258">1258</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* TWI Common Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1259"><a href="iox16c4.h.html#L1259">1259</a></th><td class="line-code"><pre>    TWI_MASTER_t MASTER;  <span class="c">/* TWI master module */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1260"><a href="iox16c4.h.html#L1260">1260</a></th><td class="line-code"><pre>    TWI_SLAVE_t SLAVE;  <span class="c">/* TWI slave module */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1261"><a href="iox16c4.h.html#L1261">1261</a></th><td class="line-code"><pre>} TWI_t;
</pre></td></tr>


<tr><th class="line-num" id="L1262"><a href="iox16c4.h.html#L1262">1262</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1263"><a href="iox16c4.h.html#L1263">1263</a></th><td class="line-code"><pre><span class="c">/* SDA Hold Time */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1264"><a href="iox16c4.h.html#L1264">1264</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_SDAHOLD_enum
</pre></td></tr>


<tr><th class="line-num" id="L1265"><a href="iox16c4.h.html#L1265">1265</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1266"><a href="iox16c4.h.html#L1266">1266</a></th><td class="line-code"><pre>    TWI_SDAHOLD_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* SDA Hold Time off */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1267"><a href="iox16c4.h.html#L1267">1267</a></th><td class="line-code"><pre>    TWI_SDAHOLD_50NS_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* SDA Hold Time 50 ns */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1268"><a href="iox16c4.h.html#L1268">1268</a></th><td class="line-code"><pre>    TWI_SDAHOLD_300NS_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* SDA Hold Time 300 ns */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1269"><a href="iox16c4.h.html#L1269">1269</a></th><td class="line-code"><pre>    TWI_SDAHOLD_400NS_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">1</span>),  <span class="c">/* SDA Hold Time 400 ns */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1270"><a href="iox16c4.h.html#L1270">1270</a></th><td class="line-code"><pre>} TWI_SDAHOLD_t;
</pre></td></tr>


<tr><th class="line-num" id="L1271"><a href="iox16c4.h.html#L1271">1271</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1272"><a href="iox16c4.h.html#L1272">1272</a></th><td class="line-code"><pre><span class="c">/* Master Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1273"><a href="iox16c4.h.html#L1273">1273</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_MASTER_INTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1274"><a href="iox16c4.h.html#L1274">1274</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1275"><a href="iox16c4.h.html#L1275">1275</a></th><td class="line-code"><pre>    TWI_MASTER_INTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1276"><a href="iox16c4.h.html#L1276">1276</a></th><td class="line-code"><pre>    TWI_MASTER_INTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1277"><a href="iox16c4.h.html#L1277">1277</a></th><td class="line-code"><pre>    TWI_MASTER_INTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1278"><a href="iox16c4.h.html#L1278">1278</a></th><td class="line-code"><pre>    TWI_MASTER_INTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1279"><a href="iox16c4.h.html#L1279">1279</a></th><td class="line-code"><pre>} TWI_MASTER_INTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1280"><a href="iox16c4.h.html#L1280">1280</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1281"><a href="iox16c4.h.html#L1281">1281</a></th><td class="line-code"><pre><span class="c">/* Inactive Timeout */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1282"><a href="iox16c4.h.html#L1282">1282</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_MASTER_TIMEOUT_enum
</pre></td></tr>


<tr><th class="line-num" id="L1283"><a href="iox16c4.h.html#L1283">1283</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1284"><a href="iox16c4.h.html#L1284">1284</a></th><td class="line-code"><pre>    TWI_MASTER_TIMEOUT_DISABLED_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Bus Timeout Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1285"><a href="iox16c4.h.html#L1285">1285</a></th><td class="line-code"><pre>    TWI_MASTER_TIMEOUT_50US_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 50 Microseconds */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1286"><a href="iox16c4.h.html#L1286">1286</a></th><td class="line-code"><pre>    TWI_MASTER_TIMEOUT_100US_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 100 Microseconds */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1287"><a href="iox16c4.h.html#L1287">1287</a></th><td class="line-code"><pre>    TWI_MASTER_TIMEOUT_200US_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 200 Microseconds */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1288"><a href="iox16c4.h.html#L1288">1288</a></th><td class="line-code"><pre>} TWI_MASTER_TIMEOUT_t;
</pre></td></tr>


<tr><th class="line-num" id="L1289"><a href="iox16c4.h.html#L1289">1289</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1290"><a href="iox16c4.h.html#L1290">1290</a></th><td class="line-code"><pre><span class="c">/* Master Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1291"><a href="iox16c4.h.html#L1291">1291</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_MASTER_CMD_enum
</pre></td></tr>


<tr><th class="line-num" id="L1292"><a href="iox16c4.h.html#L1292">1292</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1293"><a href="iox16c4.h.html#L1293">1293</a></th><td class="line-code"><pre>    TWI_MASTER_CMD_NOACT_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No Action */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1294"><a href="iox16c4.h.html#L1294">1294</a></th><td class="line-code"><pre>    TWI_MASTER_CMD_REPSTART_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Issue Repeated Start Condition */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1295"><a href="iox16c4.h.html#L1295">1295</a></th><td class="line-code"><pre>    TWI_MASTER_CMD_RECVTRANS_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Receive or Transmit Data */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1296"><a href="iox16c4.h.html#L1296">1296</a></th><td class="line-code"><pre>    TWI_MASTER_CMD_STOP_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Issue Stop Condition */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1297"><a href="iox16c4.h.html#L1297">1297</a></th><td class="line-code"><pre>} TWI_MASTER_CMD_t;
</pre></td></tr>


<tr><th class="line-num" id="L1298"><a href="iox16c4.h.html#L1298">1298</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1299"><a href="iox16c4.h.html#L1299">1299</a></th><td class="line-code"><pre><span class="c">/* Master Bus State */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1300"><a href="iox16c4.h.html#L1300">1300</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_MASTER_BUSSTATE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1301"><a href="iox16c4.h.html#L1301">1301</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1302"><a href="iox16c4.h.html#L1302">1302</a></th><td class="line-code"><pre>    TWI_MASTER_BUSSTATE_UNKNOWN_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Unknown Bus State */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1303"><a href="iox16c4.h.html#L1303">1303</a></th><td class="line-code"><pre>    TWI_MASTER_BUSSTATE_IDLE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Bus is Idle */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1304"><a href="iox16c4.h.html#L1304">1304</a></th><td class="line-code"><pre>    TWI_MASTER_BUSSTATE_OWNER_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* This Module Controls The Bus */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1305"><a href="iox16c4.h.html#L1305">1305</a></th><td class="line-code"><pre>    TWI_MASTER_BUSSTATE_BUSY_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* The Bus is Busy */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1306"><a href="iox16c4.h.html#L1306">1306</a></th><td class="line-code"><pre>} TWI_MASTER_BUSSTATE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1307"><a href="iox16c4.h.html#L1307">1307</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1308"><a href="iox16c4.h.html#L1308">1308</a></th><td class="line-code"><pre><span class="c">/* Slave Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1309"><a href="iox16c4.h.html#L1309">1309</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_SLAVE_INTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1310"><a href="iox16c4.h.html#L1310">1310</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1311"><a href="iox16c4.h.html#L1311">1311</a></th><td class="line-code"><pre>    TWI_SLAVE_INTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1312"><a href="iox16c4.h.html#L1312">1312</a></th><td class="line-code"><pre>    TWI_SLAVE_INTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1313"><a href="iox16c4.h.html#L1313">1313</a></th><td class="line-code"><pre>    TWI_SLAVE_INTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1314"><a href="iox16c4.h.html#L1314">1314</a></th><td class="line-code"><pre>    TWI_SLAVE_INTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1315"><a href="iox16c4.h.html#L1315">1315</a></th><td class="line-code"><pre>} TWI_SLAVE_INTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1316"><a href="iox16c4.h.html#L1316">1316</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1317"><a href="iox16c4.h.html#L1317">1317</a></th><td class="line-code"><pre><span class="c">/* Slave Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1318"><a href="iox16c4.h.html#L1318">1318</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TWI_SLAVE_CMD_enum
</pre></td></tr>


<tr><th class="line-num" id="L1319"><a href="iox16c4.h.html#L1319">1319</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1320"><a href="iox16c4.h.html#L1320">1320</a></th><td class="line-code"><pre>    TWI_SLAVE_CMD_NOACT_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No Action */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1321"><a href="iox16c4.h.html#L1321">1321</a></th><td class="line-code"><pre>    TWI_SLAVE_CMD_COMPTRANS_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Used To Complete a Transaction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1322"><a href="iox16c4.h.html#L1322">1322</a></th><td class="line-code"><pre>    TWI_SLAVE_CMD_RESPONSE_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Used in Response to Address/Data Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1323"><a href="iox16c4.h.html#L1323">1323</a></th><td class="line-code"><pre>} TWI_SLAVE_CMD_t;
</pre></td></tr>


<tr><th class="line-num" id="L1324"><a href="iox16c4.h.html#L1324">1324</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1325"><a href="iox16c4.h.html#L1325">1325</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1326"><a href="iox16c4.h.html#L1326">1326</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1327"><a href="iox16c4.h.html#L1327">1327</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1328"><a href="iox16c4.h.html#L1328">1328</a></th><td class="line-code"><pre>USB - USB
</pre></td></tr>


<tr><th class="line-num" id="L1329"><a href="iox16c4.h.html#L1329">1329</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1330"><a href="iox16c4.h.html#L1330">1330</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1331"><a href="iox16c4.h.html#L1331">1331</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1332"><a href="iox16c4.h.html#L1332">1332</a></th><td class="line-code"><pre><span class="c">/* USB Endpoint */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1333"><a href="iox16c4.h.html#L1333">1333</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> USB_EP_struct
</pre></td></tr>


<tr><th class="line-num" id="L1334"><a href="iox16c4.h.html#L1334">1334</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1335"><a href="iox16c4.h.html#L1335">1335</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Endpoint Status */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1336"><a href="iox16c4.h.html#L1336">1336</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Endpoint Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1337"><a href="iox16c4.h.html#L1337">1337</a></th><td class="line-code"><pre>    _WORDREGISTER(CNT);  <span class="c">/* USB Endpoint Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1338"><a href="iox16c4.h.html#L1338">1338</a></th><td class="line-code"><pre>    _WORDREGISTER(DATAPTR);  <span class="c">/* Data Pointer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1339"><a href="iox16c4.h.html#L1339">1339</a></th><td class="line-code"><pre>    _WORDREGISTER(AUXDATA);  <span class="c">/* Auxiliary Data */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1340"><a href="iox16c4.h.html#L1340">1340</a></th><td class="line-code"><pre>} USB_EP_t;
</pre></td></tr>


<tr><th class="line-num" id="L1341"><a href="iox16c4.h.html#L1341">1341</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1342"><a href="iox16c4.h.html#L1342">1342</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1343"><a href="iox16c4.h.html#L1343">1343</a></th><td class="line-code"><pre><span class="c">/* Universal Serial Bus */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1344"><a href="iox16c4.h.html#L1344">1344</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> USB_struct
</pre></td></tr>


<tr><th class="line-num" id="L1345"><a href="iox16c4.h.html#L1345">1345</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1346"><a href="iox16c4.h.html#L1346">1346</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1347"><a href="iox16c4.h.html#L1347">1347</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1348"><a href="iox16c4.h.html#L1348">1348</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1349"><a href="iox16c4.h.html#L1349">1349</a></th><td class="line-code"><pre>    register8_t ADDR;  <span class="c">/* Address Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1350"><a href="iox16c4.h.html#L1350">1350</a></th><td class="line-code"><pre>    register8_t FIFOWP;  <span class="c">/* FIFO Write Pointer Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1351"><a href="iox16c4.h.html#L1351">1351</a></th><td class="line-code"><pre>    register8_t FIFORP;  <span class="c">/* FIFO Read Pointer Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1352"><a href="iox16c4.h.html#L1352">1352</a></th><td class="line-code"><pre>    _WORDREGISTER(EPPTR);  <span class="c">/* Endpoint Configuration Table Pointer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1353"><a href="iox16c4.h.html#L1353">1353</a></th><td class="line-code"><pre>    register8_t INTCTRLA;  <span class="c">/* Interrupt Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1354"><a href="iox16c4.h.html#L1354">1354</a></th><td class="line-code"><pre>    register8_t INTCTRLB;  <span class="c">/* Interrupt Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1355"><a href="iox16c4.h.html#L1355">1355</a></th><td class="line-code"><pre>    register8_t INTFLAGSACLR;  <span class="c">/* Clear Interrupt Flag Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1356"><a href="iox16c4.h.html#L1356">1356</a></th><td class="line-code"><pre>    register8_t INTFLAGSASET;  <span class="c">/* Set Interrupt Flag Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1357"><a href="iox16c4.h.html#L1357">1357</a></th><td class="line-code"><pre>    register8_t INTFLAGSBCLR;  <span class="c">/* Clear Interrupt Flag Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1358"><a href="iox16c4.h.html#L1358">1358</a></th><td class="line-code"><pre>    register8_t INTFLAGSBSET;  <span class="c">/* Set Interrupt Flag Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1359"><a href="iox16c4.h.html#L1359">1359</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L1360"><a href="iox16c4.h.html#L1360">1360</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L1361"><a href="iox16c4.h.html#L1361">1361</a></th><td class="line-code"><pre>    register8_t reserved_0x10;
</pre></td></tr>


<tr><th class="line-num" id="L1362"><a href="iox16c4.h.html#L1362">1362</a></th><td class="line-code"><pre>    register8_t reserved_0x11;
</pre></td></tr>


<tr><th class="line-num" id="L1363"><a href="iox16c4.h.html#L1363">1363</a></th><td class="line-code"><pre>    register8_t reserved_0x12;
</pre></td></tr>


<tr><th class="line-num" id="L1364"><a href="iox16c4.h.html#L1364">1364</a></th><td class="line-code"><pre>    register8_t reserved_0x13;
</pre></td></tr>


<tr><th class="line-num" id="L1365"><a href="iox16c4.h.html#L1365">1365</a></th><td class="line-code"><pre>    register8_t reserved_0x14;
</pre></td></tr>


<tr><th class="line-num" id="L1366"><a href="iox16c4.h.html#L1366">1366</a></th><td class="line-code"><pre>    register8_t reserved_0x15;
</pre></td></tr>


<tr><th class="line-num" id="L1367"><a href="iox16c4.h.html#L1367">1367</a></th><td class="line-code"><pre>    register8_t reserved_0x16;
</pre></td></tr>


<tr><th class="line-num" id="L1368"><a href="iox16c4.h.html#L1368">1368</a></th><td class="line-code"><pre>    register8_t reserved_0x17;
</pre></td></tr>


<tr><th class="line-num" id="L1369"><a href="iox16c4.h.html#L1369">1369</a></th><td class="line-code"><pre>    register8_t reserved_0x18;
</pre></td></tr>


<tr><th class="line-num" id="L1370"><a href="iox16c4.h.html#L1370">1370</a></th><td class="line-code"><pre>    register8_t reserved_0x19;
</pre></td></tr>


<tr><th class="line-num" id="L1371"><a href="iox16c4.h.html#L1371">1371</a></th><td class="line-code"><pre>    register8_t reserved_0x1A;
</pre></td></tr>


<tr><th class="line-num" id="L1372"><a href="iox16c4.h.html#L1372">1372</a></th><td class="line-code"><pre>    register8_t reserved_0x1B;
</pre></td></tr>


<tr><th class="line-num" id="L1373"><a href="iox16c4.h.html#L1373">1373</a></th><td class="line-code"><pre>    register8_t reserved_0x1C;
</pre></td></tr>


<tr><th class="line-num" id="L1374"><a href="iox16c4.h.html#L1374">1374</a></th><td class="line-code"><pre>    register8_t reserved_0x1D;
</pre></td></tr>


<tr><th class="line-num" id="L1375"><a href="iox16c4.h.html#L1375">1375</a></th><td class="line-code"><pre>    register8_t reserved_0x1E;
</pre></td></tr>


<tr><th class="line-num" id="L1376"><a href="iox16c4.h.html#L1376">1376</a></th><td class="line-code"><pre>    register8_t reserved_0x1F;
</pre></td></tr>


<tr><th class="line-num" id="L1377"><a href="iox16c4.h.html#L1377">1377</a></th><td class="line-code"><pre>    register8_t reserved_0x20;
</pre></td></tr>


<tr><th class="line-num" id="L1378"><a href="iox16c4.h.html#L1378">1378</a></th><td class="line-code"><pre>    register8_t reserved_0x21;
</pre></td></tr>


<tr><th class="line-num" id="L1379"><a href="iox16c4.h.html#L1379">1379</a></th><td class="line-code"><pre>    register8_t reserved_0x22;
</pre></td></tr>


<tr><th class="line-num" id="L1380"><a href="iox16c4.h.html#L1380">1380</a></th><td class="line-code"><pre>    register8_t reserved_0x23;
</pre></td></tr>


<tr><th class="line-num" id="L1381"><a href="iox16c4.h.html#L1381">1381</a></th><td class="line-code"><pre>    register8_t reserved_0x24;
</pre></td></tr>


<tr><th class="line-num" id="L1382"><a href="iox16c4.h.html#L1382">1382</a></th><td class="line-code"><pre>    register8_t reserved_0x25;
</pre></td></tr>


<tr><th class="line-num" id="L1383"><a href="iox16c4.h.html#L1383">1383</a></th><td class="line-code"><pre>    register8_t reserved_0x26;
</pre></td></tr>


<tr><th class="line-num" id="L1384"><a href="iox16c4.h.html#L1384">1384</a></th><td class="line-code"><pre>    register8_t reserved_0x27;
</pre></td></tr>


<tr><th class="line-num" id="L1385"><a href="iox16c4.h.html#L1385">1385</a></th><td class="line-code"><pre>    register8_t reserved_0x28;
</pre></td></tr>


<tr><th class="line-num" id="L1386"><a href="iox16c4.h.html#L1386">1386</a></th><td class="line-code"><pre>    register8_t reserved_0x29;
</pre></td></tr>


<tr><th class="line-num" id="L1387"><a href="iox16c4.h.html#L1387">1387</a></th><td class="line-code"><pre>    register8_t reserved_0x2A;
</pre></td></tr>


<tr><th class="line-num" id="L1388"><a href="iox16c4.h.html#L1388">1388</a></th><td class="line-code"><pre>    register8_t reserved_0x2B;
</pre></td></tr>


<tr><th class="line-num" id="L1389"><a href="iox16c4.h.html#L1389">1389</a></th><td class="line-code"><pre>    register8_t reserved_0x2C;
</pre></td></tr>


<tr><th class="line-num" id="L1390"><a href="iox16c4.h.html#L1390">1390</a></th><td class="line-code"><pre>    register8_t reserved_0x2D;
</pre></td></tr>


<tr><th class="line-num" id="L1391"><a href="iox16c4.h.html#L1391">1391</a></th><td class="line-code"><pre>    register8_t reserved_0x2E;
</pre></td></tr>


<tr><th class="line-num" id="L1392"><a href="iox16c4.h.html#L1392">1392</a></th><td class="line-code"><pre>    register8_t reserved_0x2F;
</pre></td></tr>


<tr><th class="line-num" id="L1393"><a href="iox16c4.h.html#L1393">1393</a></th><td class="line-code"><pre>    register8_t reserved_0x30;
</pre></td></tr>


<tr><th class="line-num" id="L1394"><a href="iox16c4.h.html#L1394">1394</a></th><td class="line-code"><pre>    register8_t reserved_0x31;
</pre></td></tr>


<tr><th class="line-num" id="L1395"><a href="iox16c4.h.html#L1395">1395</a></th><td class="line-code"><pre>    register8_t reserved_0x32;
</pre></td></tr>


<tr><th class="line-num" id="L1396"><a href="iox16c4.h.html#L1396">1396</a></th><td class="line-code"><pre>    register8_t reserved_0x33;
</pre></td></tr>


<tr><th class="line-num" id="L1397"><a href="iox16c4.h.html#L1397">1397</a></th><td class="line-code"><pre>    register8_t reserved_0x34;
</pre></td></tr>


<tr><th class="line-num" id="L1398"><a href="iox16c4.h.html#L1398">1398</a></th><td class="line-code"><pre>    register8_t reserved_0x35;
</pre></td></tr>


<tr><th class="line-num" id="L1399"><a href="iox16c4.h.html#L1399">1399</a></th><td class="line-code"><pre>    register8_t reserved_0x36;
</pre></td></tr>


<tr><th class="line-num" id="L1400"><a href="iox16c4.h.html#L1400">1400</a></th><td class="line-code"><pre>    register8_t reserved_0x37;
</pre></td></tr>


<tr><th class="line-num" id="L1401"><a href="iox16c4.h.html#L1401">1401</a></th><td class="line-code"><pre>    register8_t reserved_0x38;
</pre></td></tr>


<tr><th class="line-num" id="L1402"><a href="iox16c4.h.html#L1402">1402</a></th><td class="line-code"><pre>    register8_t reserved_0x39;
</pre></td></tr>


<tr><th class="line-num" id="L1403"><a href="iox16c4.h.html#L1403">1403</a></th><td class="line-code"><pre>    register8_t CAL0;  <span class="c">/* Calibration Byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1404"><a href="iox16c4.h.html#L1404">1404</a></th><td class="line-code"><pre>    register8_t CAL1;  <span class="c">/* Calibration Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1405"><a href="iox16c4.h.html#L1405">1405</a></th><td class="line-code"><pre>} USB_t;
</pre></td></tr>


<tr><th class="line-num" id="L1406"><a href="iox16c4.h.html#L1406">1406</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1407"><a href="iox16c4.h.html#L1407">1407</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1408"><a href="iox16c4.h.html#L1408">1408</a></th><td class="line-code"><pre><span class="c">/* USB Endpoint Table */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1409"><a href="iox16c4.h.html#L1409">1409</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> USB_EP_TABLE_struct
</pre></td></tr>


<tr><th class="line-num" id="L1410"><a href="iox16c4.h.html#L1410">1410</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1411"><a href="iox16c4.h.html#L1411">1411</a></th><td class="line-code"><pre>    USB_EP_t EP0OUT;  <span class="c">/* Endpoint 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1412"><a href="iox16c4.h.html#L1412">1412</a></th><td class="line-code"><pre>    USB_EP_t EP0IN;  <span class="c">/* Endpoint 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1413"><a href="iox16c4.h.html#L1413">1413</a></th><td class="line-code"><pre>    USB_EP_t EP1OUT;  <span class="c">/* Endpoint 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1414"><a href="iox16c4.h.html#L1414">1414</a></th><td class="line-code"><pre>    USB_EP_t EP1IN;  <span class="c">/* Endpoint 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1415"><a href="iox16c4.h.html#L1415">1415</a></th><td class="line-code"><pre>    USB_EP_t EP2OUT;  <span class="c">/* Endpoint 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1416"><a href="iox16c4.h.html#L1416">1416</a></th><td class="line-code"><pre>    USB_EP_t EP2IN;  <span class="c">/* Endpoint 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1417"><a href="iox16c4.h.html#L1417">1417</a></th><td class="line-code"><pre>    USB_EP_t EP3OUT;  <span class="c">/* Endpoint 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1418"><a href="iox16c4.h.html#L1418">1418</a></th><td class="line-code"><pre>    USB_EP_t EP3IN;  <span class="c">/* Endpoint 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1419"><a href="iox16c4.h.html#L1419">1419</a></th><td class="line-code"><pre>    USB_EP_t EP4OUT;  <span class="c">/* Endpoint 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1420"><a href="iox16c4.h.html#L1420">1420</a></th><td class="line-code"><pre>    USB_EP_t EP4IN;  <span class="c">/* Endpoint 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1421"><a href="iox16c4.h.html#L1421">1421</a></th><td class="line-code"><pre>    USB_EP_t EP5OUT;  <span class="c">/* Endpoint 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1422"><a href="iox16c4.h.html#L1422">1422</a></th><td class="line-code"><pre>    USB_EP_t EP5IN;  <span class="c">/* Endpoint 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1423"><a href="iox16c4.h.html#L1423">1423</a></th><td class="line-code"><pre>    USB_EP_t EP6OUT;  <span class="c">/* Endpoint 6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1424"><a href="iox16c4.h.html#L1424">1424</a></th><td class="line-code"><pre>    USB_EP_t EP6IN;  <span class="c">/* Endpoint 6 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1425"><a href="iox16c4.h.html#L1425">1425</a></th><td class="line-code"><pre>    USB_EP_t EP7OUT;  <span class="c">/* Endpoint 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1426"><a href="iox16c4.h.html#L1426">1426</a></th><td class="line-code"><pre>    USB_EP_t EP7IN;  <span class="c">/* Endpoint 7 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1427"><a href="iox16c4.h.html#L1427">1427</a></th><td class="line-code"><pre>    USB_EP_t EP8OUT;  <span class="c">/* Endpoint 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1428"><a href="iox16c4.h.html#L1428">1428</a></th><td class="line-code"><pre>    USB_EP_t EP8IN;  <span class="c">/* Endpoint 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1429"><a href="iox16c4.h.html#L1429">1429</a></th><td class="line-code"><pre>    USB_EP_t EP9OUT;  <span class="c">/* Endpoint 9 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1430"><a href="iox16c4.h.html#L1430">1430</a></th><td class="line-code"><pre>    USB_EP_t EP9IN;  <span class="c">/* Endpoint 9 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1431"><a href="iox16c4.h.html#L1431">1431</a></th><td class="line-code"><pre>    USB_EP_t EP10OUT;  <span class="c">/* Endpoint 10 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1432"><a href="iox16c4.h.html#L1432">1432</a></th><td class="line-code"><pre>    USB_EP_t EP10IN;  <span class="c">/* Endpoint 10 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1433"><a href="iox16c4.h.html#L1433">1433</a></th><td class="line-code"><pre>    USB_EP_t EP11OUT;  <span class="c">/* Endpoint 11 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1434"><a href="iox16c4.h.html#L1434">1434</a></th><td class="line-code"><pre>    USB_EP_t EP11IN;  <span class="c">/* Endpoint 11 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1435"><a href="iox16c4.h.html#L1435">1435</a></th><td class="line-code"><pre>    USB_EP_t EP12OUT;  <span class="c">/* Endpoint 12 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1436"><a href="iox16c4.h.html#L1436">1436</a></th><td class="line-code"><pre>    USB_EP_t EP12IN;  <span class="c">/* Endpoint 12 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1437"><a href="iox16c4.h.html#L1437">1437</a></th><td class="line-code"><pre>    USB_EP_t EP13OUT;  <span class="c">/* Endpoint 13 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1438"><a href="iox16c4.h.html#L1438">1438</a></th><td class="line-code"><pre>    USB_EP_t EP13IN;  <span class="c">/* Endpoint 13 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1439"><a href="iox16c4.h.html#L1439">1439</a></th><td class="line-code"><pre>    USB_EP_t EP14OUT;  <span class="c">/* Endpoint 14 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1440"><a href="iox16c4.h.html#L1440">1440</a></th><td class="line-code"><pre>    USB_EP_t EP14IN;  <span class="c">/* Endpoint 14 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1441"><a href="iox16c4.h.html#L1441">1441</a></th><td class="line-code"><pre>    USB_EP_t EP15OUT;  <span class="c">/* Endpoint 15 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1442"><a href="iox16c4.h.html#L1442">1442</a></th><td class="line-code"><pre>    USB_EP_t EP15IN;  <span class="c">/* Endpoint 15 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1443"><a href="iox16c4.h.html#L1443">1443</a></th><td class="line-code"><pre>    register8_t reserved_0x100;
</pre></td></tr>


<tr><th class="line-num" id="L1444"><a href="iox16c4.h.html#L1444">1444</a></th><td class="line-code"><pre>    register8_t reserved_0x101;
</pre></td></tr>


<tr><th class="line-num" id="L1445"><a href="iox16c4.h.html#L1445">1445</a></th><td class="line-code"><pre>    register8_t reserved_0x102;
</pre></td></tr>


<tr><th class="line-num" id="L1446"><a href="iox16c4.h.html#L1446">1446</a></th><td class="line-code"><pre>    register8_t reserved_0x103;
</pre></td></tr>


<tr><th class="line-num" id="L1447"><a href="iox16c4.h.html#L1447">1447</a></th><td class="line-code"><pre>    register8_t reserved_0x104;
</pre></td></tr>


<tr><th class="line-num" id="L1448"><a href="iox16c4.h.html#L1448">1448</a></th><td class="line-code"><pre>    register8_t reserved_0x105;
</pre></td></tr>


<tr><th class="line-num" id="L1449"><a href="iox16c4.h.html#L1449">1449</a></th><td class="line-code"><pre>    register8_t reserved_0x106;
</pre></td></tr>


<tr><th class="line-num" id="L1450"><a href="iox16c4.h.html#L1450">1450</a></th><td class="line-code"><pre>    register8_t reserved_0x107;
</pre></td></tr>


<tr><th class="line-num" id="L1451"><a href="iox16c4.h.html#L1451">1451</a></th><td class="line-code"><pre>    register8_t reserved_0x108;
</pre></td></tr>


<tr><th class="line-num" id="L1452"><a href="iox16c4.h.html#L1452">1452</a></th><td class="line-code"><pre>    register8_t reserved_0x109;
</pre></td></tr>


<tr><th class="line-num" id="L1453"><a href="iox16c4.h.html#L1453">1453</a></th><td class="line-code"><pre>    register8_t reserved_0x10A;
</pre></td></tr>


<tr><th class="line-num" id="L1454"><a href="iox16c4.h.html#L1454">1454</a></th><td class="line-code"><pre>    register8_t reserved_0x10B;
</pre></td></tr>


<tr><th class="line-num" id="L1455"><a href="iox16c4.h.html#L1455">1455</a></th><td class="line-code"><pre>    register8_t reserved_0x10C;
</pre></td></tr>


<tr><th class="line-num" id="L1456"><a href="iox16c4.h.html#L1456">1456</a></th><td class="line-code"><pre>    register8_t reserved_0x10D;
</pre></td></tr>


<tr><th class="line-num" id="L1457"><a href="iox16c4.h.html#L1457">1457</a></th><td class="line-code"><pre>    register8_t reserved_0x10E;
</pre></td></tr>


<tr><th class="line-num" id="L1458"><a href="iox16c4.h.html#L1458">1458</a></th><td class="line-code"><pre>    register8_t reserved_0x10F;
</pre></td></tr>


<tr><th class="line-num" id="L1459"><a href="iox16c4.h.html#L1459">1459</a></th><td class="line-code"><pre>    register8_t FRAMENUML;  <span class="c">/* Frame Number Low Byte */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1460"><a href="iox16c4.h.html#L1460">1460</a></th><td class="line-code"><pre>    register8_t FRAMENUMH;  <span class="c">/* Frame Number High Byte */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1461"><a href="iox16c4.h.html#L1461">1461</a></th><td class="line-code"><pre>} USB_EP_TABLE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1462"><a href="iox16c4.h.html#L1462">1462</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1463"><a href="iox16c4.h.html#L1463">1463</a></th><td class="line-code"><pre><span class="c">/* Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1464"><a href="iox16c4.h.html#L1464">1464</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USB_INTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1465"><a href="iox16c4.h.html#L1465">1465</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1466"><a href="iox16c4.h.html#L1466">1466</a></th><td class="line-code"><pre>    USB_INTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1467"><a href="iox16c4.h.html#L1467">1467</a></th><td class="line-code"><pre>    USB_INTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1468"><a href="iox16c4.h.html#L1468">1468</a></th><td class="line-code"><pre>    USB_INTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1469"><a href="iox16c4.h.html#L1469">1469</a></th><td class="line-code"><pre>    USB_INTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1470"><a href="iox16c4.h.html#L1470">1470</a></th><td class="line-code"><pre>} USB_INTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1471"><a href="iox16c4.h.html#L1471">1471</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1472"><a href="iox16c4.h.html#L1472">1472</a></th><td class="line-code"><pre><span class="c">/* USB Endpoint Type */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1473"><a href="iox16c4.h.html#L1473">1473</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USB_EP_TYPE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1474"><a href="iox16c4.h.html#L1474">1474</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1475"><a href="iox16c4.h.html#L1475">1475</a></th><td class="line-code"><pre>    USB_EP_TYPE_DISABLE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Endpoint Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1476"><a href="iox16c4.h.html#L1476">1476</a></th><td class="line-code"><pre>    USB_EP_TYPE_CONTROL_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1477"><a href="iox16c4.h.html#L1477">1477</a></th><td class="line-code"><pre>    USB_EP_TYPE_BULK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Bulk/Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1478"><a href="iox16c4.h.html#L1478">1478</a></th><td class="line-code"><pre>    USB_EP_TYPE_ISOCHRONOUS_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Isochronous */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1479"><a href="iox16c4.h.html#L1479">1479</a></th><td class="line-code"><pre>} USB_EP_TYPE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1480"><a href="iox16c4.h.html#L1480">1480</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1481"><a href="iox16c4.h.html#L1481">1481</a></th><td class="line-code"><pre><span class="c">/* USB Endpoint Buffersize */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1482"><a href="iox16c4.h.html#L1482">1482</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USB_EP_BUFSIZE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1483"><a href="iox16c4.h.html#L1483">1483</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1484"><a href="iox16c4.h.html#L1484">1484</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_8_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 8 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1485"><a href="iox16c4.h.html#L1485">1485</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_16_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 16 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1486"><a href="iox16c4.h.html#L1486">1486</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_32_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 32 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1487"><a href="iox16c4.h.html#L1487">1487</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_64_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 64 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1488"><a href="iox16c4.h.html#L1488">1488</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_128_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 128 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1489"><a href="iox16c4.h.html#L1489">1489</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_256_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 256 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1490"><a href="iox16c4.h.html#L1490">1490</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_512_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 512 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1491"><a href="iox16c4.h.html#L1491">1491</a></th><td class="line-code"><pre>    USB_EP_BUFSIZE_1023_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 1023 bytes buffer size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1492"><a href="iox16c4.h.html#L1492">1492</a></th><td class="line-code"><pre>} USB_EP_BUFSIZE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1493"><a href="iox16c4.h.html#L1493">1493</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1494"><a href="iox16c4.h.html#L1494">1494</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1495"><a href="iox16c4.h.html#L1495">1495</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1496"><a href="iox16c4.h.html#L1496">1496</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1497"><a href="iox16c4.h.html#L1497">1497</a></th><td class="line-code"><pre>PORT - I/O Port Configuration
</pre></td></tr>


<tr><th class="line-num" id="L1498"><a href="iox16c4.h.html#L1498">1498</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1499"><a href="iox16c4.h.html#L1499">1499</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1500"><a href="iox16c4.h.html#L1500">1500</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1501"><a href="iox16c4.h.html#L1501">1501</a></th><td class="line-code"><pre><span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1502"><a href="iox16c4.h.html#L1502">1502</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> PORT_struct
</pre></td></tr>


<tr><th class="line-num" id="L1503"><a href="iox16c4.h.html#L1503">1503</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1504"><a href="iox16c4.h.html#L1504">1504</a></th><td class="line-code"><pre>    register8_t DIR;  <span class="c">/* I/O Port Data Direction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1505"><a href="iox16c4.h.html#L1505">1505</a></th><td class="line-code"><pre>    register8_t DIRSET;  <span class="c">/* I/O Port Data Direction Set */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1506"><a href="iox16c4.h.html#L1506">1506</a></th><td class="line-code"><pre>    register8_t DIRCLR;  <span class="c">/* I/O Port Data Direction Clear */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1507"><a href="iox16c4.h.html#L1507">1507</a></th><td class="line-code"><pre>    register8_t DIRTGL;  <span class="c">/* I/O Port Data Direction Toggle */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1508"><a href="iox16c4.h.html#L1508">1508</a></th><td class="line-code"><pre>    register8_t OUT;  <span class="c">/* I/O Port Output */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1509"><a href="iox16c4.h.html#L1509">1509</a></th><td class="line-code"><pre>    register8_t OUTSET;  <span class="c">/* I/O Port Output Set */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1510"><a href="iox16c4.h.html#L1510">1510</a></th><td class="line-code"><pre>    register8_t OUTCLR;  <span class="c">/* I/O Port Output Clear */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1511"><a href="iox16c4.h.html#L1511">1511</a></th><td class="line-code"><pre>    register8_t OUTTGL;  <span class="c">/* I/O Port Output Toggle */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1512"><a href="iox16c4.h.html#L1512">1512</a></th><td class="line-code"><pre>    register8_t IN;  <span class="c">/* I/O port Input */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1513"><a href="iox16c4.h.html#L1513">1513</a></th><td class="line-code"><pre>    register8_t INTCTRL;  <span class="c">/* Interrupt Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1514"><a href="iox16c4.h.html#L1514">1514</a></th><td class="line-code"><pre>    register8_t INT0MASK;  <span class="c">/* Port Interrupt 0 Mask */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1515"><a href="iox16c4.h.html#L1515">1515</a></th><td class="line-code"><pre>    register8_t INT1MASK;  <span class="c">/* Port Interrupt 1 Mask */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1516"><a href="iox16c4.h.html#L1516">1516</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flag Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1517"><a href="iox16c4.h.html#L1517">1517</a></th><td class="line-code"><pre>    register8_t reserved_0x0D;
</pre></td></tr>


<tr><th class="line-num" id="L1518"><a href="iox16c4.h.html#L1518">1518</a></th><td class="line-code"><pre>    register8_t REMAP;  <span class="c">/* I/O Port Pin Remap Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1519"><a href="iox16c4.h.html#L1519">1519</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L1520"><a href="iox16c4.h.html#L1520">1520</a></th><td class="line-code"><pre>    register8_t PIN0CTRL;  <span class="c">/* Pin 0 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1521"><a href="iox16c4.h.html#L1521">1521</a></th><td class="line-code"><pre>    register8_t PIN1CTRL;  <span class="c">/* Pin 1 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1522"><a href="iox16c4.h.html#L1522">1522</a></th><td class="line-code"><pre>    register8_t PIN2CTRL;  <span class="c">/* Pin 2 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1523"><a href="iox16c4.h.html#L1523">1523</a></th><td class="line-code"><pre>    register8_t PIN3CTRL;  <span class="c">/* Pin 3 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1524"><a href="iox16c4.h.html#L1524">1524</a></th><td class="line-code"><pre>    register8_t PIN4CTRL;  <span class="c">/* Pin 4 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1525"><a href="iox16c4.h.html#L1525">1525</a></th><td class="line-code"><pre>    register8_t PIN5CTRL;  <span class="c">/* Pin 5 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1526"><a href="iox16c4.h.html#L1526">1526</a></th><td class="line-code"><pre>    register8_t PIN6CTRL;  <span class="c">/* Pin 6 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1527"><a href="iox16c4.h.html#L1527">1527</a></th><td class="line-code"><pre>    register8_t PIN7CTRL;  <span class="c">/* Pin 7 Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1528"><a href="iox16c4.h.html#L1528">1528</a></th><td class="line-code"><pre>} PORT_t;
</pre></td></tr>


<tr><th class="line-num" id="L1529"><a href="iox16c4.h.html#L1529">1529</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1530"><a href="iox16c4.h.html#L1530">1530</a></th><td class="line-code"><pre><span class="c">/* Port Interrupt 0 Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1531"><a href="iox16c4.h.html#L1531">1531</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORT_INT0LVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1532"><a href="iox16c4.h.html#L1532">1532</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1533"><a href="iox16c4.h.html#L1533">1533</a></th><td class="line-code"><pre>    PORT_INT0LVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1534"><a href="iox16c4.h.html#L1534">1534</a></th><td class="line-code"><pre>    PORT_INT0LVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1535"><a href="iox16c4.h.html#L1535">1535</a></th><td class="line-code"><pre>    PORT_INT0LVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1536"><a href="iox16c4.h.html#L1536">1536</a></th><td class="line-code"><pre>    PORT_INT0LVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1537"><a href="iox16c4.h.html#L1537">1537</a></th><td class="line-code"><pre>} PORT_INT0LVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1538"><a href="iox16c4.h.html#L1538">1538</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1539"><a href="iox16c4.h.html#L1539">1539</a></th><td class="line-code"><pre><span class="c">/* Port Interrupt 1 Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1540"><a href="iox16c4.h.html#L1540">1540</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORT_INT1LVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1541"><a href="iox16c4.h.html#L1541">1541</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1542"><a href="iox16c4.h.html#L1542">1542</a></th><td class="line-code"><pre>    PORT_INT1LVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1543"><a href="iox16c4.h.html#L1543">1543</a></th><td class="line-code"><pre>    PORT_INT1LVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1544"><a href="iox16c4.h.html#L1544">1544</a></th><td class="line-code"><pre>    PORT_INT1LVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1545"><a href="iox16c4.h.html#L1545">1545</a></th><td class="line-code"><pre>    PORT_INT1LVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1546"><a href="iox16c4.h.html#L1546">1546</a></th><td class="line-code"><pre>} PORT_INT1LVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1547"><a href="iox16c4.h.html#L1547">1547</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1548"><a href="iox16c4.h.html#L1548">1548</a></th><td class="line-code"><pre><span class="c">/* Output/Pull Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1549"><a href="iox16c4.h.html#L1549">1549</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORT_OPC_enum
</pre></td></tr>


<tr><th class="line-num" id="L1550"><a href="iox16c4.h.html#L1550">1550</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1551"><a href="iox16c4.h.html#L1551">1551</a></th><td class="line-code"><pre>    PORT_OPC_TOTEM_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Totempole */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1552"><a href="iox16c4.h.html#L1552">1552</a></th><td class="line-code"><pre>    PORT_OPC_BUSKEEPER_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Totempole w/ Bus keeper on Input and Output */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1553"><a href="iox16c4.h.html#L1553">1553</a></th><td class="line-code"><pre>    PORT_OPC_PULLDOWN_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Totempole w/ Pull-down on Input */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1554"><a href="iox16c4.h.html#L1554">1554</a></th><td class="line-code"><pre>    PORT_OPC_PULLUP_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Totempole w/ Pull-up on Input */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1555"><a href="iox16c4.h.html#L1555">1555</a></th><td class="line-code"><pre>    PORT_OPC_WIREDOR_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Wired OR */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1556"><a href="iox16c4.h.html#L1556">1556</a></th><td class="line-code"><pre>    PORT_OPC_WIREDAND_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Wired AND */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1557"><a href="iox16c4.h.html#L1557">1557</a></th><td class="line-code"><pre>    PORT_OPC_WIREDORPULL_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Wired OR w/ Pull-down */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1558"><a href="iox16c4.h.html#L1558">1558</a></th><td class="line-code"><pre>    PORT_OPC_WIREDANDPULL_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">3</span>),  <span class="c">/* Wired AND w/ Pull-up */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1559"><a href="iox16c4.h.html#L1559">1559</a></th><td class="line-code"><pre>} PORT_OPC_t;
</pre></td></tr>


<tr><th class="line-num" id="L1560"><a href="iox16c4.h.html#L1560">1560</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1561"><a href="iox16c4.h.html#L1561">1561</a></th><td class="line-code"><pre><span class="c">/* Input/Sense Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1562"><a href="iox16c4.h.html#L1562">1562</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> PORT_ISC_enum
</pre></td></tr>


<tr><th class="line-num" id="L1563"><a href="iox16c4.h.html#L1563">1563</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1564"><a href="iox16c4.h.html#L1564">1564</a></th><td class="line-code"><pre>    PORT_ISC_BOTHEDGES_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Sense Both Edges */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1565"><a href="iox16c4.h.html#L1565">1565</a></th><td class="line-code"><pre>    PORT_ISC_RISING_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Sense Rising Edge */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1566"><a href="iox16c4.h.html#L1566">1566</a></th><td class="line-code"><pre>    PORT_ISC_FALLING_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Sense Falling Edge */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1567"><a href="iox16c4.h.html#L1567">1567</a></th><td class="line-code"><pre>    PORT_ISC_LEVEL_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Sense Level (Transparent For Events) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1568"><a href="iox16c4.h.html#L1568">1568</a></th><td class="line-code"><pre>    PORT_ISC_INPUT_DISABLE_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Disable Digital Input Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1569"><a href="iox16c4.h.html#L1569">1569</a></th><td class="line-code"><pre>} PORT_ISC_t;
</pre></td></tr>


<tr><th class="line-num" id="L1570"><a href="iox16c4.h.html#L1570">1570</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1571"><a href="iox16c4.h.html#L1571">1571</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1572"><a href="iox16c4.h.html#L1572">1572</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1573"><a href="iox16c4.h.html#L1573">1573</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1574"><a href="iox16c4.h.html#L1574">1574</a></th><td class="line-code"><pre>TC - 16-bit Timer/Counter With PWM
</pre></td></tr>


<tr><th class="line-num" id="L1575"><a href="iox16c4.h.html#L1575">1575</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1576"><a href="iox16c4.h.html#L1576">1576</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1577"><a href="iox16c4.h.html#L1577">1577</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1578"><a href="iox16c4.h.html#L1578">1578</a></th><td class="line-code"><pre><span class="c">/* 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1579"><a href="iox16c4.h.html#L1579">1579</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> TC0_struct
</pre></td></tr>


<tr><th class="line-num" id="L1580"><a href="iox16c4.h.html#L1580">1580</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1581"><a href="iox16c4.h.html#L1581">1581</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control  Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1582"><a href="iox16c4.h.html#L1582">1582</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1583"><a href="iox16c4.h.html#L1583">1583</a></th><td class="line-code"><pre>    register8_t CTRLC;  <span class="c">/* Control register C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1584"><a href="iox16c4.h.html#L1584">1584</a></th><td class="line-code"><pre>    register8_t CTRLD;  <span class="c">/* Control Register D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1585"><a href="iox16c4.h.html#L1585">1585</a></th><td class="line-code"><pre>    register8_t CTRLE;  <span class="c">/* Control Register E */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1586"><a href="iox16c4.h.html#L1586">1586</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L1587"><a href="iox16c4.h.html#L1587">1587</a></th><td class="line-code"><pre>    register8_t INTCTRLA;  <span class="c">/* Interrupt Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1588"><a href="iox16c4.h.html#L1588">1588</a></th><td class="line-code"><pre>    register8_t INTCTRLB;  <span class="c">/* Interrupt Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1589"><a href="iox16c4.h.html#L1589">1589</a></th><td class="line-code"><pre>    register8_t CTRLFCLR;  <span class="c">/* Control Register F Clear */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1590"><a href="iox16c4.h.html#L1590">1590</a></th><td class="line-code"><pre>    register8_t CTRLFSET;  <span class="c">/* Control Register F Set */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1591"><a href="iox16c4.h.html#L1591">1591</a></th><td class="line-code"><pre>    register8_t CTRLGCLR;  <span class="c">/* Control Register G Clear */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1592"><a href="iox16c4.h.html#L1592">1592</a></th><td class="line-code"><pre>    register8_t CTRLGSET;  <span class="c">/* Control Register G Set */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1593"><a href="iox16c4.h.html#L1593">1593</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flag Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1594"><a href="iox16c4.h.html#L1594">1594</a></th><td class="line-code"><pre>    register8_t reserved_0x0D;
</pre></td></tr>


<tr><th class="line-num" id="L1595"><a href="iox16c4.h.html#L1595">1595</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L1596"><a href="iox16c4.h.html#L1596">1596</a></th><td class="line-code"><pre>    register8_t TEMP;  <span class="c">/* Temporary Register For 16-bit Access */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1597"><a href="iox16c4.h.html#L1597">1597</a></th><td class="line-code"><pre>    register8_t reserved_0x10;
</pre></td></tr>


<tr><th class="line-num" id="L1598"><a href="iox16c4.h.html#L1598">1598</a></th><td class="line-code"><pre>    register8_t reserved_0x11;
</pre></td></tr>


<tr><th class="line-num" id="L1599"><a href="iox16c4.h.html#L1599">1599</a></th><td class="line-code"><pre>    register8_t reserved_0x12;
</pre></td></tr>


<tr><th class="line-num" id="L1600"><a href="iox16c4.h.html#L1600">1600</a></th><td class="line-code"><pre>    register8_t reserved_0x13;
</pre></td></tr>


<tr><th class="line-num" id="L1601"><a href="iox16c4.h.html#L1601">1601</a></th><td class="line-code"><pre>    register8_t reserved_0x14;
</pre></td></tr>


<tr><th class="line-num" id="L1602"><a href="iox16c4.h.html#L1602">1602</a></th><td class="line-code"><pre>    register8_t reserved_0x15;
</pre></td></tr>


<tr><th class="line-num" id="L1603"><a href="iox16c4.h.html#L1603">1603</a></th><td class="line-code"><pre>    register8_t reserved_0x16;
</pre></td></tr>


<tr><th class="line-num" id="L1604"><a href="iox16c4.h.html#L1604">1604</a></th><td class="line-code"><pre>    register8_t reserved_0x17;
</pre></td></tr>


<tr><th class="line-num" id="L1605"><a href="iox16c4.h.html#L1605">1605</a></th><td class="line-code"><pre>    register8_t reserved_0x18;
</pre></td></tr>


<tr><th class="line-num" id="L1606"><a href="iox16c4.h.html#L1606">1606</a></th><td class="line-code"><pre>    register8_t reserved_0x19;
</pre></td></tr>


<tr><th class="line-num" id="L1607"><a href="iox16c4.h.html#L1607">1607</a></th><td class="line-code"><pre>    register8_t reserved_0x1A;
</pre></td></tr>


<tr><th class="line-num" id="L1608"><a href="iox16c4.h.html#L1608">1608</a></th><td class="line-code"><pre>    register8_t reserved_0x1B;
</pre></td></tr>


<tr><th class="line-num" id="L1609"><a href="iox16c4.h.html#L1609">1609</a></th><td class="line-code"><pre>    register8_t reserved_0x1C;
</pre></td></tr>


<tr><th class="line-num" id="L1610"><a href="iox16c4.h.html#L1610">1610</a></th><td class="line-code"><pre>    register8_t reserved_0x1D;
</pre></td></tr>


<tr><th class="line-num" id="L1611"><a href="iox16c4.h.html#L1611">1611</a></th><td class="line-code"><pre>    register8_t reserved_0x1E;
</pre></td></tr>


<tr><th class="line-num" id="L1612"><a href="iox16c4.h.html#L1612">1612</a></th><td class="line-code"><pre>    register8_t reserved_0x1F;
</pre></td></tr>


<tr><th class="line-num" id="L1613"><a href="iox16c4.h.html#L1613">1613</a></th><td class="line-code"><pre>    _WORDREGISTER(CNT);  <span class="c">/* Count */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1614"><a href="iox16c4.h.html#L1614">1614</a></th><td class="line-code"><pre>    register8_t reserved_0x22;
</pre></td></tr>


<tr><th class="line-num" id="L1615"><a href="iox16c4.h.html#L1615">1615</a></th><td class="line-code"><pre>    register8_t reserved_0x23;
</pre></td></tr>


<tr><th class="line-num" id="L1616"><a href="iox16c4.h.html#L1616">1616</a></th><td class="line-code"><pre>    register8_t reserved_0x24;
</pre></td></tr>


<tr><th class="line-num" id="L1617"><a href="iox16c4.h.html#L1617">1617</a></th><td class="line-code"><pre>    register8_t reserved_0x25;
</pre></td></tr>


<tr><th class="line-num" id="L1618"><a href="iox16c4.h.html#L1618">1618</a></th><td class="line-code"><pre>    _WORDREGISTER(PER);  <span class="c">/* Period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1619"><a href="iox16c4.h.html#L1619">1619</a></th><td class="line-code"><pre>    _WORDREGISTER(CCA);  <span class="c">/* Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1620"><a href="iox16c4.h.html#L1620">1620</a></th><td class="line-code"><pre>    _WORDREGISTER(CCB);  <span class="c">/* Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1621"><a href="iox16c4.h.html#L1621">1621</a></th><td class="line-code"><pre>    _WORDREGISTER(CCC);  <span class="c">/* Compare or Capture C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1622"><a href="iox16c4.h.html#L1622">1622</a></th><td class="line-code"><pre>    _WORDREGISTER(CCD);  <span class="c">/* Compare or Capture D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1623"><a href="iox16c4.h.html#L1623">1623</a></th><td class="line-code"><pre>    register8_t reserved_0x30;
</pre></td></tr>


<tr><th class="line-num" id="L1624"><a href="iox16c4.h.html#L1624">1624</a></th><td class="line-code"><pre>    register8_t reserved_0x31;
</pre></td></tr>


<tr><th class="line-num" id="L1625"><a href="iox16c4.h.html#L1625">1625</a></th><td class="line-code"><pre>    register8_t reserved_0x32;
</pre></td></tr>


<tr><th class="line-num" id="L1626"><a href="iox16c4.h.html#L1626">1626</a></th><td class="line-code"><pre>    register8_t reserved_0x33;
</pre></td></tr>


<tr><th class="line-num" id="L1627"><a href="iox16c4.h.html#L1627">1627</a></th><td class="line-code"><pre>    register8_t reserved_0x34;
</pre></td></tr>


<tr><th class="line-num" id="L1628"><a href="iox16c4.h.html#L1628">1628</a></th><td class="line-code"><pre>    register8_t reserved_0x35;
</pre></td></tr>


<tr><th class="line-num" id="L1629"><a href="iox16c4.h.html#L1629">1629</a></th><td class="line-code"><pre>    _WORDREGISTER(PERBUF);  <span class="c">/* Period Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1630"><a href="iox16c4.h.html#L1630">1630</a></th><td class="line-code"><pre>    _WORDREGISTER(CCABUF);  <span class="c">/* Compare Or Capture A Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1631"><a href="iox16c4.h.html#L1631">1631</a></th><td class="line-code"><pre>    _WORDREGISTER(CCBBUF);  <span class="c">/* Compare Or Capture B Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1632"><a href="iox16c4.h.html#L1632">1632</a></th><td class="line-code"><pre>    _WORDREGISTER(CCCBUF);  <span class="c">/* Compare Or Capture C Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1633"><a href="iox16c4.h.html#L1633">1633</a></th><td class="line-code"><pre>    _WORDREGISTER(CCDBUF);  <span class="c">/* Compare Or Capture D Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1634"><a href="iox16c4.h.html#L1634">1634</a></th><td class="line-code"><pre>} TC0_t;
</pre></td></tr>


<tr><th class="line-num" id="L1635"><a href="iox16c4.h.html#L1635">1635</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1636"><a href="iox16c4.h.html#L1636">1636</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1637"><a href="iox16c4.h.html#L1637">1637</a></th><td class="line-code"><pre><span class="c">/* 16-bit Timer/Counter 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1638"><a href="iox16c4.h.html#L1638">1638</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> TC1_struct
</pre></td></tr>


<tr><th class="line-num" id="L1639"><a href="iox16c4.h.html#L1639">1639</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1640"><a href="iox16c4.h.html#L1640">1640</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control  Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1641"><a href="iox16c4.h.html#L1641">1641</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1642"><a href="iox16c4.h.html#L1642">1642</a></th><td class="line-code"><pre>    register8_t CTRLC;  <span class="c">/* Control register C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1643"><a href="iox16c4.h.html#L1643">1643</a></th><td class="line-code"><pre>    register8_t CTRLD;  <span class="c">/* Control Register D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1644"><a href="iox16c4.h.html#L1644">1644</a></th><td class="line-code"><pre>    register8_t CTRLE;  <span class="c">/* Control Register E */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1645"><a href="iox16c4.h.html#L1645">1645</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L1646"><a href="iox16c4.h.html#L1646">1646</a></th><td class="line-code"><pre>    register8_t INTCTRLA;  <span class="c">/* Interrupt Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1647"><a href="iox16c4.h.html#L1647">1647</a></th><td class="line-code"><pre>    register8_t INTCTRLB;  <span class="c">/* Interrupt Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1648"><a href="iox16c4.h.html#L1648">1648</a></th><td class="line-code"><pre>    register8_t CTRLFCLR;  <span class="c">/* Control Register F Clear */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1649"><a href="iox16c4.h.html#L1649">1649</a></th><td class="line-code"><pre>    register8_t CTRLFSET;  <span class="c">/* Control Register F Set */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1650"><a href="iox16c4.h.html#L1650">1650</a></th><td class="line-code"><pre>    register8_t CTRLGCLR;  <span class="c">/* Control Register G Clear */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1651"><a href="iox16c4.h.html#L1651">1651</a></th><td class="line-code"><pre>    register8_t CTRLGSET;  <span class="c">/* Control Register G Set */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1652"><a href="iox16c4.h.html#L1652">1652</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flag Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1653"><a href="iox16c4.h.html#L1653">1653</a></th><td class="line-code"><pre>    register8_t reserved_0x0D;
</pre></td></tr>


<tr><th class="line-num" id="L1654"><a href="iox16c4.h.html#L1654">1654</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L1655"><a href="iox16c4.h.html#L1655">1655</a></th><td class="line-code"><pre>    register8_t TEMP;  <span class="c">/* Temporary Register For 16-bit Access */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1656"><a href="iox16c4.h.html#L1656">1656</a></th><td class="line-code"><pre>    register8_t reserved_0x10;
</pre></td></tr>


<tr><th class="line-num" id="L1657"><a href="iox16c4.h.html#L1657">1657</a></th><td class="line-code"><pre>    register8_t reserved_0x11;
</pre></td></tr>


<tr><th class="line-num" id="L1658"><a href="iox16c4.h.html#L1658">1658</a></th><td class="line-code"><pre>    register8_t reserved_0x12;
</pre></td></tr>


<tr><th class="line-num" id="L1659"><a href="iox16c4.h.html#L1659">1659</a></th><td class="line-code"><pre>    register8_t reserved_0x13;
</pre></td></tr>


<tr><th class="line-num" id="L1660"><a href="iox16c4.h.html#L1660">1660</a></th><td class="line-code"><pre>    register8_t reserved_0x14;
</pre></td></tr>


<tr><th class="line-num" id="L1661"><a href="iox16c4.h.html#L1661">1661</a></th><td class="line-code"><pre>    register8_t reserved_0x15;
</pre></td></tr>


<tr><th class="line-num" id="L1662"><a href="iox16c4.h.html#L1662">1662</a></th><td class="line-code"><pre>    register8_t reserved_0x16;
</pre></td></tr>


<tr><th class="line-num" id="L1663"><a href="iox16c4.h.html#L1663">1663</a></th><td class="line-code"><pre>    register8_t reserved_0x17;
</pre></td></tr>


<tr><th class="line-num" id="L1664"><a href="iox16c4.h.html#L1664">1664</a></th><td class="line-code"><pre>    register8_t reserved_0x18;
</pre></td></tr>


<tr><th class="line-num" id="L1665"><a href="iox16c4.h.html#L1665">1665</a></th><td class="line-code"><pre>    register8_t reserved_0x19;
</pre></td></tr>


<tr><th class="line-num" id="L1666"><a href="iox16c4.h.html#L1666">1666</a></th><td class="line-code"><pre>    register8_t reserved_0x1A;
</pre></td></tr>


<tr><th class="line-num" id="L1667"><a href="iox16c4.h.html#L1667">1667</a></th><td class="line-code"><pre>    register8_t reserved_0x1B;
</pre></td></tr>


<tr><th class="line-num" id="L1668"><a href="iox16c4.h.html#L1668">1668</a></th><td class="line-code"><pre>    register8_t reserved_0x1C;
</pre></td></tr>


<tr><th class="line-num" id="L1669"><a href="iox16c4.h.html#L1669">1669</a></th><td class="line-code"><pre>    register8_t reserved_0x1D;
</pre></td></tr>


<tr><th class="line-num" id="L1670"><a href="iox16c4.h.html#L1670">1670</a></th><td class="line-code"><pre>    register8_t reserved_0x1E;
</pre></td></tr>


<tr><th class="line-num" id="L1671"><a href="iox16c4.h.html#L1671">1671</a></th><td class="line-code"><pre>    register8_t reserved_0x1F;
</pre></td></tr>


<tr><th class="line-num" id="L1672"><a href="iox16c4.h.html#L1672">1672</a></th><td class="line-code"><pre>    _WORDREGISTER(CNT);  <span class="c">/* Count */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1673"><a href="iox16c4.h.html#L1673">1673</a></th><td class="line-code"><pre>    register8_t reserved_0x22;
</pre></td></tr>


<tr><th class="line-num" id="L1674"><a href="iox16c4.h.html#L1674">1674</a></th><td class="line-code"><pre>    register8_t reserved_0x23;
</pre></td></tr>


<tr><th class="line-num" id="L1675"><a href="iox16c4.h.html#L1675">1675</a></th><td class="line-code"><pre>    register8_t reserved_0x24;
</pre></td></tr>


<tr><th class="line-num" id="L1676"><a href="iox16c4.h.html#L1676">1676</a></th><td class="line-code"><pre>    register8_t reserved_0x25;
</pre></td></tr>


<tr><th class="line-num" id="L1677"><a href="iox16c4.h.html#L1677">1677</a></th><td class="line-code"><pre>    _WORDREGISTER(PER);  <span class="c">/* Period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1678"><a href="iox16c4.h.html#L1678">1678</a></th><td class="line-code"><pre>    _WORDREGISTER(CCA);  <span class="c">/* Compare or Capture A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1679"><a href="iox16c4.h.html#L1679">1679</a></th><td class="line-code"><pre>    _WORDREGISTER(CCB);  <span class="c">/* Compare or Capture B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1680"><a href="iox16c4.h.html#L1680">1680</a></th><td class="line-code"><pre>    register8_t reserved_0x2C;
</pre></td></tr>


<tr><th class="line-num" id="L1681"><a href="iox16c4.h.html#L1681">1681</a></th><td class="line-code"><pre>    register8_t reserved_0x2D;
</pre></td></tr>


<tr><th class="line-num" id="L1682"><a href="iox16c4.h.html#L1682">1682</a></th><td class="line-code"><pre>    register8_t reserved_0x2E;
</pre></td></tr>


<tr><th class="line-num" id="L1683"><a href="iox16c4.h.html#L1683">1683</a></th><td class="line-code"><pre>    register8_t reserved_0x2F;
</pre></td></tr>


<tr><th class="line-num" id="L1684"><a href="iox16c4.h.html#L1684">1684</a></th><td class="line-code"><pre>    register8_t reserved_0x30;
</pre></td></tr>


<tr><th class="line-num" id="L1685"><a href="iox16c4.h.html#L1685">1685</a></th><td class="line-code"><pre>    register8_t reserved_0x31;
</pre></td></tr>


<tr><th class="line-num" id="L1686"><a href="iox16c4.h.html#L1686">1686</a></th><td class="line-code"><pre>    register8_t reserved_0x32;
</pre></td></tr>


<tr><th class="line-num" id="L1687"><a href="iox16c4.h.html#L1687">1687</a></th><td class="line-code"><pre>    register8_t reserved_0x33;
</pre></td></tr>


<tr><th class="line-num" id="L1688"><a href="iox16c4.h.html#L1688">1688</a></th><td class="line-code"><pre>    register8_t reserved_0x34;
</pre></td></tr>


<tr><th class="line-num" id="L1689"><a href="iox16c4.h.html#L1689">1689</a></th><td class="line-code"><pre>    register8_t reserved_0x35;
</pre></td></tr>


<tr><th class="line-num" id="L1690"><a href="iox16c4.h.html#L1690">1690</a></th><td class="line-code"><pre>    _WORDREGISTER(PERBUF);  <span class="c">/* Period Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1691"><a href="iox16c4.h.html#L1691">1691</a></th><td class="line-code"><pre>    _WORDREGISTER(CCABUF);  <span class="c">/* Compare Or Capture A Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1692"><a href="iox16c4.h.html#L1692">1692</a></th><td class="line-code"><pre>    _WORDREGISTER(CCBBUF);  <span class="c">/* Compare Or Capture B Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1693"><a href="iox16c4.h.html#L1693">1693</a></th><td class="line-code"><pre>} TC1_t;
</pre></td></tr>


<tr><th class="line-num" id="L1694"><a href="iox16c4.h.html#L1694">1694</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1695"><a href="iox16c4.h.html#L1695">1695</a></th><td class="line-code"><pre><span class="c">/* Clock Selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1696"><a href="iox16c4.h.html#L1696">1696</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_CLKSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1697"><a href="iox16c4.h.html#L1697">1697</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1698"><a href="iox16c4.h.html#L1698">1698</a></th><td class="line-code"><pre>    TC_CLKSEL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer Off */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1699"><a href="iox16c4.h.html#L1699">1699</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1700"><a href="iox16c4.h.html#L1700">1700</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1701"><a href="iox16c4.h.html#L1701">1701</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV4_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1702"><a href="iox16c4.h.html#L1702">1702</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV8_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1703"><a href="iox16c4.h.html#L1703">1703</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV64_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1704"><a href="iox16c4.h.html#L1704">1704</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV256_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 256 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1705"><a href="iox16c4.h.html#L1705">1705</a></th><td class="line-code"><pre>    TC_CLKSEL_DIV1024_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 1024 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1706"><a href="iox16c4.h.html#L1706">1706</a></th><td class="line-code"><pre>    TC_CLKSEL_EVCH0_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1707"><a href="iox16c4.h.html#L1707">1707</a></th><td class="line-code"><pre>    TC_CLKSEL_EVCH1_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1708"><a href="iox16c4.h.html#L1708">1708</a></th><td class="line-code"><pre>    TC_CLKSEL_EVCH2_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1709"><a href="iox16c4.h.html#L1709">1709</a></th><td class="line-code"><pre>    TC_CLKSEL_EVCH3_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1710"><a href="iox16c4.h.html#L1710">1710</a></th><td class="line-code"><pre>} TC_CLKSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1711"><a href="iox16c4.h.html#L1711">1711</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1712"><a href="iox16c4.h.html#L1712">1712</a></th><td class="line-code"><pre><span class="c">/* Waveform Generation Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1713"><a href="iox16c4.h.html#L1713">1713</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_WGMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L1714"><a href="iox16c4.h.html#L1714">1714</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1715"><a href="iox16c4.h.html#L1715">1715</a></th><td class="line-code"><pre>    TC_WGMODE_NORMAL_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Normal Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1716"><a href="iox16c4.h.html#L1716">1716</a></th><td class="line-code"><pre>    TC_WGMODE_FRQ_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Frequency Generation Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1717"><a href="iox16c4.h.html#L1717">1717</a></th><td class="line-code"><pre>    TC_WGMODE_SINGLESLOPE_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Single Slope */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1718"><a href="iox16c4.h.html#L1718">1718</a></th><td class="line-code"><pre>    TC_WGMODE_SS_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Single Slope */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1719"><a href="iox16c4.h.html#L1719">1719</a></th><td class="line-code"><pre>    TC_WGMODE_DSTOP_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Dual Slope, Update on TOP */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1720"><a href="iox16c4.h.html#L1720">1720</a></th><td class="line-code"><pre>    TC_WGMODE_DS_T_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Dual Slope, Update on TOP */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1721"><a href="iox16c4.h.html#L1721">1721</a></th><td class="line-code"><pre>    TC_WGMODE_DSBOTH_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Dual Slope, Update on both TOP and BOTTOM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1722"><a href="iox16c4.h.html#L1722">1722</a></th><td class="line-code"><pre>    TC_WGMODE_DS_TB_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Dual Slope, Update on both TOP and BOTTOM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1723"><a href="iox16c4.h.html#L1723">1723</a></th><td class="line-code"><pre>    TC_WGMODE_DSBOTTOM_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Dual Slope, Update on BOTTOM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1724"><a href="iox16c4.h.html#L1724">1724</a></th><td class="line-code"><pre>    TC_WGMODE_DS_B_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Dual Slope, Update on BOTTOM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1725"><a href="iox16c4.h.html#L1725">1725</a></th><td class="line-code"><pre>} TC_WGMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L1726"><a href="iox16c4.h.html#L1726">1726</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1727"><a href="iox16c4.h.html#L1727">1727</a></th><td class="line-code"><pre><span class="c">/* Byte Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1728"><a href="iox16c4.h.html#L1728">1728</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_BYTEM_enum
</pre></td></tr>


<tr><th class="line-num" id="L1729"><a href="iox16c4.h.html#L1729">1729</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1730"><a href="iox16c4.h.html#L1730">1730</a></th><td class="line-code"><pre>    TC_BYTEM_NORMAL_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 16-bit mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1731"><a href="iox16c4.h.html#L1731">1731</a></th><td class="line-code"><pre>    TC_BYTEM_BYTEMODE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter operating in byte mode only */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1732"><a href="iox16c4.h.html#L1732">1732</a></th><td class="line-code"><pre>    TC_BYTEM_SPLITMODE_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter split into two 8-bit Counters (TC2) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1733"><a href="iox16c4.h.html#L1733">1733</a></th><td class="line-code"><pre>} TC_BYTEM_t;
</pre></td></tr>


<tr><th class="line-num" id="L1734"><a href="iox16c4.h.html#L1734">1734</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1735"><a href="iox16c4.h.html#L1735">1735</a></th><td class="line-code"><pre><span class="c">/* Event Action */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1736"><a href="iox16c4.h.html#L1736">1736</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_EVACT_enum
</pre></td></tr>


<tr><th class="line-num" id="L1737"><a href="iox16c4.h.html#L1737">1737</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1738"><a href="iox16c4.h.html#L1738">1738</a></th><td class="line-code"><pre>    TC_EVACT_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* No Event Action */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1739"><a href="iox16c4.h.html#L1739">1739</a></th><td class="line-code"><pre>    TC_EVACT_CAPT_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Input Capture */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1740"><a href="iox16c4.h.html#L1740">1740</a></th><td class="line-code"><pre>    TC_EVACT_UPDOWN_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Externally Controlled Up/Down Count */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1741"><a href="iox16c4.h.html#L1741">1741</a></th><td class="line-code"><pre>    TC_EVACT_QDEC_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Quadrature Decode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1742"><a href="iox16c4.h.html#L1742">1742</a></th><td class="line-code"><pre>    TC_EVACT_RESTART_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Restart */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1743"><a href="iox16c4.h.html#L1743">1743</a></th><td class="line-code"><pre>    TC_EVACT_FRQ_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Frequency Capture */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1744"><a href="iox16c4.h.html#L1744">1744</a></th><td class="line-code"><pre>    TC_EVACT_PW_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* Pulse-width Capture */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1745"><a href="iox16c4.h.html#L1745">1745</a></th><td class="line-code"><pre>} TC_EVACT_t;
</pre></td></tr>


<tr><th class="line-num" id="L1746"><a href="iox16c4.h.html#L1746">1746</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1747"><a href="iox16c4.h.html#L1747">1747</a></th><td class="line-code"><pre><span class="c">/* Event Selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1748"><a href="iox16c4.h.html#L1748">1748</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_EVSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1749"><a href="iox16c4.h.html#L1749">1749</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1750"><a href="iox16c4.h.html#L1750">1750</a></th><td class="line-code"><pre>    TC_EVSEL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No Event Source */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1751"><a href="iox16c4.h.html#L1751">1751</a></th><td class="line-code"><pre>    TC_EVSEL_CH0_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1752"><a href="iox16c4.h.html#L1752">1752</a></th><td class="line-code"><pre>    TC_EVSEL_CH1_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1753"><a href="iox16c4.h.html#L1753">1753</a></th><td class="line-code"><pre>    TC_EVSEL_CH2_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1754"><a href="iox16c4.h.html#L1754">1754</a></th><td class="line-code"><pre>    TC_EVSEL_CH3_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1755"><a href="iox16c4.h.html#L1755">1755</a></th><td class="line-code"><pre>} TC_EVSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1756"><a href="iox16c4.h.html#L1756">1756</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1757"><a href="iox16c4.h.html#L1757">1757</a></th><td class="line-code"><pre><span class="c">/* Error Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1758"><a href="iox16c4.h.html#L1758">1758</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_ERRINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1759"><a href="iox16c4.h.html#L1759">1759</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1760"><a href="iox16c4.h.html#L1760">1760</a></th><td class="line-code"><pre>    TC_ERRINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1761"><a href="iox16c4.h.html#L1761">1761</a></th><td class="line-code"><pre>    TC_ERRINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1762"><a href="iox16c4.h.html#L1762">1762</a></th><td class="line-code"><pre>    TC_ERRINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1763"><a href="iox16c4.h.html#L1763">1763</a></th><td class="line-code"><pre>    TC_ERRINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1764"><a href="iox16c4.h.html#L1764">1764</a></th><td class="line-code"><pre>} TC_ERRINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1765"><a href="iox16c4.h.html#L1765">1765</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1766"><a href="iox16c4.h.html#L1766">1766</a></th><td class="line-code"><pre><span class="c">/* Overflow Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1767"><a href="iox16c4.h.html#L1767">1767</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_OVFINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1768"><a href="iox16c4.h.html#L1768">1768</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1769"><a href="iox16c4.h.html#L1769">1769</a></th><td class="line-code"><pre>    TC_OVFINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1770"><a href="iox16c4.h.html#L1770">1770</a></th><td class="line-code"><pre>    TC_OVFINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1771"><a href="iox16c4.h.html#L1771">1771</a></th><td class="line-code"><pre>    TC_OVFINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1772"><a href="iox16c4.h.html#L1772">1772</a></th><td class="line-code"><pre>    TC_OVFINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1773"><a href="iox16c4.h.html#L1773">1773</a></th><td class="line-code"><pre>} TC_OVFINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1774"><a href="iox16c4.h.html#L1774">1774</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1775"><a href="iox16c4.h.html#L1775">1775</a></th><td class="line-code"><pre><span class="c">/* Compare or Capture D Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1776"><a href="iox16c4.h.html#L1776">1776</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_CCDINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1777"><a href="iox16c4.h.html#L1777">1777</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1778"><a href="iox16c4.h.html#L1778">1778</a></th><td class="line-code"><pre>    TC_CCDINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1779"><a href="iox16c4.h.html#L1779">1779</a></th><td class="line-code"><pre>    TC_CCDINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1780"><a href="iox16c4.h.html#L1780">1780</a></th><td class="line-code"><pre>    TC_CCDINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1781"><a href="iox16c4.h.html#L1781">1781</a></th><td class="line-code"><pre>    TC_CCDINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1782"><a href="iox16c4.h.html#L1782">1782</a></th><td class="line-code"><pre>} TC_CCDINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1783"><a href="iox16c4.h.html#L1783">1783</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1784"><a href="iox16c4.h.html#L1784">1784</a></th><td class="line-code"><pre><span class="c">/* Compare or Capture C Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1785"><a href="iox16c4.h.html#L1785">1785</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_CCCINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1786"><a href="iox16c4.h.html#L1786">1786</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1787"><a href="iox16c4.h.html#L1787">1787</a></th><td class="line-code"><pre>    TC_CCCINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1788"><a href="iox16c4.h.html#L1788">1788</a></th><td class="line-code"><pre>    TC_CCCINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1789"><a href="iox16c4.h.html#L1789">1789</a></th><td class="line-code"><pre>    TC_CCCINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1790"><a href="iox16c4.h.html#L1790">1790</a></th><td class="line-code"><pre>    TC_CCCINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1791"><a href="iox16c4.h.html#L1791">1791</a></th><td class="line-code"><pre>} TC_CCCINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1792"><a href="iox16c4.h.html#L1792">1792</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1793"><a href="iox16c4.h.html#L1793">1793</a></th><td class="line-code"><pre><span class="c">/* Compare or Capture B Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1794"><a href="iox16c4.h.html#L1794">1794</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_CCBINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1795"><a href="iox16c4.h.html#L1795">1795</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1796"><a href="iox16c4.h.html#L1796">1796</a></th><td class="line-code"><pre>    TC_CCBINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1797"><a href="iox16c4.h.html#L1797">1797</a></th><td class="line-code"><pre>    TC_CCBINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1798"><a href="iox16c4.h.html#L1798">1798</a></th><td class="line-code"><pre>    TC_CCBINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1799"><a href="iox16c4.h.html#L1799">1799</a></th><td class="line-code"><pre>    TC_CCBINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1800"><a href="iox16c4.h.html#L1800">1800</a></th><td class="line-code"><pre>} TC_CCBINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1801"><a href="iox16c4.h.html#L1801">1801</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1802"><a href="iox16c4.h.html#L1802">1802</a></th><td class="line-code"><pre><span class="c">/* Compare or Capture A Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1803"><a href="iox16c4.h.html#L1803">1803</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_CCAINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1804"><a href="iox16c4.h.html#L1804">1804</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1805"><a href="iox16c4.h.html#L1805">1805</a></th><td class="line-code"><pre>    TC_CCAINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1806"><a href="iox16c4.h.html#L1806">1806</a></th><td class="line-code"><pre>    TC_CCAINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1807"><a href="iox16c4.h.html#L1807">1807</a></th><td class="line-code"><pre>    TC_CCAINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1808"><a href="iox16c4.h.html#L1808">1808</a></th><td class="line-code"><pre>    TC_CCAINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1809"><a href="iox16c4.h.html#L1809">1809</a></th><td class="line-code"><pre>} TC_CCAINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1810"><a href="iox16c4.h.html#L1810">1810</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1811"><a href="iox16c4.h.html#L1811">1811</a></th><td class="line-code"><pre><span class="c">/* Timer/Counter Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1812"><a href="iox16c4.h.html#L1812">1812</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC_CMD_enum
</pre></td></tr>


<tr><th class="line-num" id="L1813"><a href="iox16c4.h.html#L1813">1813</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1814"><a href="iox16c4.h.html#L1814">1814</a></th><td class="line-code"><pre>    TC_CMD_NONE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* No Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1815"><a href="iox16c4.h.html#L1815">1815</a></th><td class="line-code"><pre>    TC_CMD_UPDATE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Force Update */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1816"><a href="iox16c4.h.html#L1816">1816</a></th><td class="line-code"><pre>    TC_CMD_RESTART_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Force Restart */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1817"><a href="iox16c4.h.html#L1817">1817</a></th><td class="line-code"><pre>    TC_CMD_RESET_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Force Hard Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1818"><a href="iox16c4.h.html#L1818">1818</a></th><td class="line-code"><pre>} TC_CMD_t;
</pre></td></tr>


<tr><th class="line-num" id="L1819"><a href="iox16c4.h.html#L1819">1819</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1820"><a href="iox16c4.h.html#L1820">1820</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1821"><a href="iox16c4.h.html#L1821">1821</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1822"><a href="iox16c4.h.html#L1822">1822</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1823"><a href="iox16c4.h.html#L1823">1823</a></th><td class="line-code"><pre>TC2 - 16-bit Timer/Counter type 2
</pre></td></tr>


<tr><th class="line-num" id="L1824"><a href="iox16c4.h.html#L1824">1824</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1825"><a href="iox16c4.h.html#L1825">1825</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1826"><a href="iox16c4.h.html#L1826">1826</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1827"><a href="iox16c4.h.html#L1827">1827</a></th><td class="line-code"><pre><span class="c">/* 16-bit Timer/Counter type 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1828"><a href="iox16c4.h.html#L1828">1828</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> TC2_struct
</pre></td></tr>


<tr><th class="line-num" id="L1829"><a href="iox16c4.h.html#L1829">1829</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1830"><a href="iox16c4.h.html#L1830">1830</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1831"><a href="iox16c4.h.html#L1831">1831</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1832"><a href="iox16c4.h.html#L1832">1832</a></th><td class="line-code"><pre>    register8_t CTRLC;  <span class="c">/* Control register C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1833"><a href="iox16c4.h.html#L1833">1833</a></th><td class="line-code"><pre>    register8_t reserved_0x03;
</pre></td></tr>


<tr><th class="line-num" id="L1834"><a href="iox16c4.h.html#L1834">1834</a></th><td class="line-code"><pre>    register8_t CTRLE;  <span class="c">/* Control Register E */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1835"><a href="iox16c4.h.html#L1835">1835</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L1836"><a href="iox16c4.h.html#L1836">1836</a></th><td class="line-code"><pre>    register8_t INTCTRLA;  <span class="c">/* Interrupt Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1837"><a href="iox16c4.h.html#L1837">1837</a></th><td class="line-code"><pre>    register8_t INTCTRLB;  <span class="c">/* Interrupt Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1838"><a href="iox16c4.h.html#L1838">1838</a></th><td class="line-code"><pre>    register8_t reserved_0x08;
</pre></td></tr>


<tr><th class="line-num" id="L1839"><a href="iox16c4.h.html#L1839">1839</a></th><td class="line-code"><pre>    register8_t CTRLF;  <span class="c">/* Control Register F */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1840"><a href="iox16c4.h.html#L1840">1840</a></th><td class="line-code"><pre>    register8_t reserved_0x0A;
</pre></td></tr>


<tr><th class="line-num" id="L1841"><a href="iox16c4.h.html#L1841">1841</a></th><td class="line-code"><pre>    register8_t reserved_0x0B;
</pre></td></tr>


<tr><th class="line-num" id="L1842"><a href="iox16c4.h.html#L1842">1842</a></th><td class="line-code"><pre>    register8_t INTFLAGS;  <span class="c">/* Interrupt Flag Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1843"><a href="iox16c4.h.html#L1843">1843</a></th><td class="line-code"><pre>    register8_t reserved_0x0D;
</pre></td></tr>


<tr><th class="line-num" id="L1844"><a href="iox16c4.h.html#L1844">1844</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L1845"><a href="iox16c4.h.html#L1845">1845</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L1846"><a href="iox16c4.h.html#L1846">1846</a></th><td class="line-code"><pre>    register8_t reserved_0x10;
</pre></td></tr>


<tr><th class="line-num" id="L1847"><a href="iox16c4.h.html#L1847">1847</a></th><td class="line-code"><pre>    register8_t reserved_0x11;
</pre></td></tr>


<tr><th class="line-num" id="L1848"><a href="iox16c4.h.html#L1848">1848</a></th><td class="line-code"><pre>    register8_t reserved_0x12;
</pre></td></tr>


<tr><th class="line-num" id="L1849"><a href="iox16c4.h.html#L1849">1849</a></th><td class="line-code"><pre>    register8_t reserved_0x13;
</pre></td></tr>


<tr><th class="line-num" id="L1850"><a href="iox16c4.h.html#L1850">1850</a></th><td class="line-code"><pre>    register8_t reserved_0x14;
</pre></td></tr>


<tr><th class="line-num" id="L1851"><a href="iox16c4.h.html#L1851">1851</a></th><td class="line-code"><pre>    register8_t reserved_0x15;
</pre></td></tr>


<tr><th class="line-num" id="L1852"><a href="iox16c4.h.html#L1852">1852</a></th><td class="line-code"><pre>    register8_t reserved_0x16;
</pre></td></tr>


<tr><th class="line-num" id="L1853"><a href="iox16c4.h.html#L1853">1853</a></th><td class="line-code"><pre>    register8_t reserved_0x17;
</pre></td></tr>


<tr><th class="line-num" id="L1854"><a href="iox16c4.h.html#L1854">1854</a></th><td class="line-code"><pre>    register8_t reserved_0x18;
</pre></td></tr>


<tr><th class="line-num" id="L1855"><a href="iox16c4.h.html#L1855">1855</a></th><td class="line-code"><pre>    register8_t reserved_0x19;
</pre></td></tr>


<tr><th class="line-num" id="L1856"><a href="iox16c4.h.html#L1856">1856</a></th><td class="line-code"><pre>    register8_t reserved_0x1A;
</pre></td></tr>


<tr><th class="line-num" id="L1857"><a href="iox16c4.h.html#L1857">1857</a></th><td class="line-code"><pre>    register8_t reserved_0x1B;
</pre></td></tr>


<tr><th class="line-num" id="L1858"><a href="iox16c4.h.html#L1858">1858</a></th><td class="line-code"><pre>    register8_t reserved_0x1C;
</pre></td></tr>


<tr><th class="line-num" id="L1859"><a href="iox16c4.h.html#L1859">1859</a></th><td class="line-code"><pre>    register8_t reserved_0x1D;
</pre></td></tr>


<tr><th class="line-num" id="L1860"><a href="iox16c4.h.html#L1860">1860</a></th><td class="line-code"><pre>    register8_t reserved_0x1E;
</pre></td></tr>


<tr><th class="line-num" id="L1861"><a href="iox16c4.h.html#L1861">1861</a></th><td class="line-code"><pre>    register8_t reserved_0x1F;
</pre></td></tr>


<tr><th class="line-num" id="L1862"><a href="iox16c4.h.html#L1862">1862</a></th><td class="line-code"><pre>    register8_t LCNT;  <span class="c">/* Low Byte Count */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1863"><a href="iox16c4.h.html#L1863">1863</a></th><td class="line-code"><pre>    register8_t HCNT;  <span class="c">/* High Byte Count */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1864"><a href="iox16c4.h.html#L1864">1864</a></th><td class="line-code"><pre>    register8_t reserved_0x22;
</pre></td></tr>


<tr><th class="line-num" id="L1865"><a href="iox16c4.h.html#L1865">1865</a></th><td class="line-code"><pre>    register8_t reserved_0x23;
</pre></td></tr>


<tr><th class="line-num" id="L1866"><a href="iox16c4.h.html#L1866">1866</a></th><td class="line-code"><pre>    register8_t reserved_0x24;
</pre></td></tr>


<tr><th class="line-num" id="L1867"><a href="iox16c4.h.html#L1867">1867</a></th><td class="line-code"><pre>    register8_t reserved_0x25;
</pre></td></tr>


<tr><th class="line-num" id="L1868"><a href="iox16c4.h.html#L1868">1868</a></th><td class="line-code"><pre>    register8_t LPER;  <span class="c">/* Low Byte Period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1869"><a href="iox16c4.h.html#L1869">1869</a></th><td class="line-code"><pre>    register8_t HPER;  <span class="c">/* High Byte Period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1870"><a href="iox16c4.h.html#L1870">1870</a></th><td class="line-code"><pre>    register8_t LCMPA;  <span class="c">/* Low Byte Compare A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1871"><a href="iox16c4.h.html#L1871">1871</a></th><td class="line-code"><pre>    register8_t HCMPA;  <span class="c">/* High Byte Compare A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1872"><a href="iox16c4.h.html#L1872">1872</a></th><td class="line-code"><pre>    register8_t LCMPB;  <span class="c">/* Low Byte Compare B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1873"><a href="iox16c4.h.html#L1873">1873</a></th><td class="line-code"><pre>    register8_t HCMPB;  <span class="c">/* High Byte Compare B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1874"><a href="iox16c4.h.html#L1874">1874</a></th><td class="line-code"><pre>    register8_t LCMPC;  <span class="c">/* Low Byte Compare C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1875"><a href="iox16c4.h.html#L1875">1875</a></th><td class="line-code"><pre>    register8_t HCMPC;  <span class="c">/* High Byte Compare C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1876"><a href="iox16c4.h.html#L1876">1876</a></th><td class="line-code"><pre>    register8_t LCMPD;  <span class="c">/* Low Byte Compare D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1877"><a href="iox16c4.h.html#L1877">1877</a></th><td class="line-code"><pre>    register8_t HCMPD;  <span class="c">/* High Byte Compare D */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1878"><a href="iox16c4.h.html#L1878">1878</a></th><td class="line-code"><pre>} TC2_t;
</pre></td></tr>


<tr><th class="line-num" id="L1879"><a href="iox16c4.h.html#L1879">1879</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1880"><a href="iox16c4.h.html#L1880">1880</a></th><td class="line-code"><pre><span class="c">/* Clock Selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1881"><a href="iox16c4.h.html#L1881">1881</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_CLKSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1882"><a href="iox16c4.h.html#L1882">1882</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1883"><a href="iox16c4.h.html#L1883">1883</a></th><td class="line-code"><pre>    TC2_CLKSEL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer Off */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1884"><a href="iox16c4.h.html#L1884">1884</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1885"><a href="iox16c4.h.html#L1885">1885</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1886"><a href="iox16c4.h.html#L1886">1886</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV4_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1887"><a href="iox16c4.h.html#L1887">1887</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV8_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 8 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1888"><a href="iox16c4.h.html#L1888">1888</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV64_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1889"><a href="iox16c4.h.html#L1889">1889</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV256_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 256 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1890"><a href="iox16c4.h.html#L1890">1890</a></th><td class="line-code"><pre>    TC2_CLKSEL_DIV1024_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 1024 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1891"><a href="iox16c4.h.html#L1891">1891</a></th><td class="line-code"><pre>    TC2_CLKSEL_EVCH0_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1892"><a href="iox16c4.h.html#L1892">1892</a></th><td class="line-code"><pre>    TC2_CLKSEL_EVCH1_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1893"><a href="iox16c4.h.html#L1893">1893</a></th><td class="line-code"><pre>    TC2_CLKSEL_EVCH2_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1894"><a href="iox16c4.h.html#L1894">1894</a></th><td class="line-code"><pre>    TC2_CLKSEL_EVCH3_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1895"><a href="iox16c4.h.html#L1895">1895</a></th><td class="line-code"><pre>} TC2_CLKSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1896"><a href="iox16c4.h.html#L1896">1896</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1897"><a href="iox16c4.h.html#L1897">1897</a></th><td class="line-code"><pre><span class="c">/* Byte Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1898"><a href="iox16c4.h.html#L1898">1898</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_BYTEM_enum
</pre></td></tr>


<tr><th class="line-num" id="L1899"><a href="iox16c4.h.html#L1899">1899</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1900"><a href="iox16c4.h.html#L1900">1900</a></th><td class="line-code"><pre>    TC2_BYTEM_NORMAL_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 16-bit mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1901"><a href="iox16c4.h.html#L1901">1901</a></th><td class="line-code"><pre>    TC2_BYTEM_BYTEMODE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter operating in byte mode only (TC2) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1902"><a href="iox16c4.h.html#L1902">1902</a></th><td class="line-code"><pre>    TC2_BYTEM_SPLITMODE_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Timer/Counter split into two 8-bit Counters */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1903"><a href="iox16c4.h.html#L1903">1903</a></th><td class="line-code"><pre>} TC2_BYTEM_t;
</pre></td></tr>


<tr><th class="line-num" id="L1904"><a href="iox16c4.h.html#L1904">1904</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1905"><a href="iox16c4.h.html#L1905">1905</a></th><td class="line-code"><pre><span class="c">/* High Byte Underflow Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1906"><a href="iox16c4.h.html#L1906">1906</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_HUNFINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1907"><a href="iox16c4.h.html#L1907">1907</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1908"><a href="iox16c4.h.html#L1908">1908</a></th><td class="line-code"><pre>    TC2_HUNFINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1909"><a href="iox16c4.h.html#L1909">1909</a></th><td class="line-code"><pre>    TC2_HUNFINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1910"><a href="iox16c4.h.html#L1910">1910</a></th><td class="line-code"><pre>    TC2_HUNFINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1911"><a href="iox16c4.h.html#L1911">1911</a></th><td class="line-code"><pre>    TC2_HUNFINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1912"><a href="iox16c4.h.html#L1912">1912</a></th><td class="line-code"><pre>} TC2_HUNFINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1913"><a href="iox16c4.h.html#L1913">1913</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1914"><a href="iox16c4.h.html#L1914">1914</a></th><td class="line-code"><pre><span class="c">/* Low Byte Underflow Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1915"><a href="iox16c4.h.html#L1915">1915</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_LUNFINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1916"><a href="iox16c4.h.html#L1916">1916</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1917"><a href="iox16c4.h.html#L1917">1917</a></th><td class="line-code"><pre>    TC2_LUNFINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1918"><a href="iox16c4.h.html#L1918">1918</a></th><td class="line-code"><pre>    TC2_LUNFINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1919"><a href="iox16c4.h.html#L1919">1919</a></th><td class="line-code"><pre>    TC2_LUNFINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1920"><a href="iox16c4.h.html#L1920">1920</a></th><td class="line-code"><pre>    TC2_LUNFINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1921"><a href="iox16c4.h.html#L1921">1921</a></th><td class="line-code"><pre>} TC2_LUNFINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1922"><a href="iox16c4.h.html#L1922">1922</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1923"><a href="iox16c4.h.html#L1923">1923</a></th><td class="line-code"><pre><span class="c">/* Low Byte Compare D Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1924"><a href="iox16c4.h.html#L1924">1924</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_LCMPDINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1925"><a href="iox16c4.h.html#L1925">1925</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1926"><a href="iox16c4.h.html#L1926">1926</a></th><td class="line-code"><pre>    TC2_LCMPDINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1927"><a href="iox16c4.h.html#L1927">1927</a></th><td class="line-code"><pre>    TC2_LCMPDINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1928"><a href="iox16c4.h.html#L1928">1928</a></th><td class="line-code"><pre>    TC2_LCMPDINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1929"><a href="iox16c4.h.html#L1929">1929</a></th><td class="line-code"><pre>    TC2_LCMPDINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1930"><a href="iox16c4.h.html#L1930">1930</a></th><td class="line-code"><pre>} TC2_LCMPDINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1931"><a href="iox16c4.h.html#L1931">1931</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1932"><a href="iox16c4.h.html#L1932">1932</a></th><td class="line-code"><pre><span class="c">/* Low Byte Compare C Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1933"><a href="iox16c4.h.html#L1933">1933</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_LCMPCINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1934"><a href="iox16c4.h.html#L1934">1934</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1935"><a href="iox16c4.h.html#L1935">1935</a></th><td class="line-code"><pre>    TC2_LCMPCINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1936"><a href="iox16c4.h.html#L1936">1936</a></th><td class="line-code"><pre>    TC2_LCMPCINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1937"><a href="iox16c4.h.html#L1937">1937</a></th><td class="line-code"><pre>    TC2_LCMPCINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1938"><a href="iox16c4.h.html#L1938">1938</a></th><td class="line-code"><pre>    TC2_LCMPCINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1939"><a href="iox16c4.h.html#L1939">1939</a></th><td class="line-code"><pre>} TC2_LCMPCINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1940"><a href="iox16c4.h.html#L1940">1940</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1941"><a href="iox16c4.h.html#L1941">1941</a></th><td class="line-code"><pre><span class="c">/* Low Byte Compare B Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1942"><a href="iox16c4.h.html#L1942">1942</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_LCMPBINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1943"><a href="iox16c4.h.html#L1943">1943</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1944"><a href="iox16c4.h.html#L1944">1944</a></th><td class="line-code"><pre>    TC2_LCMPBINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1945"><a href="iox16c4.h.html#L1945">1945</a></th><td class="line-code"><pre>    TC2_LCMPBINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1946"><a href="iox16c4.h.html#L1946">1946</a></th><td class="line-code"><pre>    TC2_LCMPBINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1947"><a href="iox16c4.h.html#L1947">1947</a></th><td class="line-code"><pre>    TC2_LCMPBINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1948"><a href="iox16c4.h.html#L1948">1948</a></th><td class="line-code"><pre>} TC2_LCMPBINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1949"><a href="iox16c4.h.html#L1949">1949</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1950"><a href="iox16c4.h.html#L1950">1950</a></th><td class="line-code"><pre><span class="c">/* Low Byte Compare A Interrupt Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1951"><a href="iox16c4.h.html#L1951">1951</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_LCMPAINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L1952"><a href="iox16c4.h.html#L1952">1952</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1953"><a href="iox16c4.h.html#L1953">1953</a></th><td class="line-code"><pre>    TC2_LCMPAINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1954"><a href="iox16c4.h.html#L1954">1954</a></th><td class="line-code"><pre>    TC2_LCMPAINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1955"><a href="iox16c4.h.html#L1955">1955</a></th><td class="line-code"><pre>    TC2_LCMPAINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1956"><a href="iox16c4.h.html#L1956">1956</a></th><td class="line-code"><pre>    TC2_LCMPAINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1957"><a href="iox16c4.h.html#L1957">1957</a></th><td class="line-code"><pre>} TC2_LCMPAINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L1958"><a href="iox16c4.h.html#L1958">1958</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1959"><a href="iox16c4.h.html#L1959">1959</a></th><td class="line-code"><pre><span class="c">/* Timer/Counter Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1960"><a href="iox16c4.h.html#L1960">1960</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_CMD_enum
</pre></td></tr>


<tr><th class="line-num" id="L1961"><a href="iox16c4.h.html#L1961">1961</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1962"><a href="iox16c4.h.html#L1962">1962</a></th><td class="line-code"><pre>    TC2_CMD_NONE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* No Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1963"><a href="iox16c4.h.html#L1963">1963</a></th><td class="line-code"><pre>    TC2_CMD_RESTART_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Force Restart */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1964"><a href="iox16c4.h.html#L1964">1964</a></th><td class="line-code"><pre>    TC2_CMD_RESET_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Force Hard Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1965"><a href="iox16c4.h.html#L1965">1965</a></th><td class="line-code"><pre>} TC2_CMD_t;
</pre></td></tr>


<tr><th class="line-num" id="L1966"><a href="iox16c4.h.html#L1966">1966</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1967"><a href="iox16c4.h.html#L1967">1967</a></th><td class="line-code"><pre><span class="c">/* Timer/Counter Command */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1968"><a href="iox16c4.h.html#L1968">1968</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TC2_CMDEN_enum
</pre></td></tr>


<tr><th class="line-num" id="L1969"><a href="iox16c4.h.html#L1969">1969</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1970"><a href="iox16c4.h.html#L1970">1970</a></th><td class="line-code"><pre>    TC2_CMDEN_LOW_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Byte Timer/Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1971"><a href="iox16c4.h.html#L1971">1971</a></th><td class="line-code"><pre>    TC2_CMDEN_HIGH_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Byte Timer/Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1972"><a href="iox16c4.h.html#L1972">1972</a></th><td class="line-code"><pre>    TC2_CMDEN_BOTH_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Both Low Byte and High Byte Timer/Counters */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1973"><a href="iox16c4.h.html#L1973">1973</a></th><td class="line-code"><pre>} TC2_CMDEN_t;
</pre></td></tr>


<tr><th class="line-num" id="L1974"><a href="iox16c4.h.html#L1974">1974</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1975"><a href="iox16c4.h.html#L1975">1975</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1976"><a href="iox16c4.h.html#L1976">1976</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L1977"><a href="iox16c4.h.html#L1977">1977</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1978"><a href="iox16c4.h.html#L1978">1978</a></th><td class="line-code"><pre>AWEX - Timer/Counter Advanced Waveform Extension
</pre></td></tr>


<tr><th class="line-num" id="L1979"><a href="iox16c4.h.html#L1979">1979</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L1980"><a href="iox16c4.h.html#L1980">1980</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L1981"><a href="iox16c4.h.html#L1981">1981</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L1982"><a href="iox16c4.h.html#L1982">1982</a></th><td class="line-code"><pre><span class="c">/* Advanced Waveform Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1983"><a href="iox16c4.h.html#L1983">1983</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> AWEX_struct
</pre></td></tr>


<tr><th class="line-num" id="L1984"><a href="iox16c4.h.html#L1984">1984</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L1985"><a href="iox16c4.h.html#L1985">1985</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1986"><a href="iox16c4.h.html#L1986">1986</a></th><td class="line-code"><pre>    register8_t reserved_0x01;
</pre></td></tr>


<tr><th class="line-num" id="L1987"><a href="iox16c4.h.html#L1987">1987</a></th><td class="line-code"><pre>    register8_t FDEMASK;  <span class="c">/* Fault Detection Event Mask */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1988"><a href="iox16c4.h.html#L1988">1988</a></th><td class="line-code"><pre>    register8_t FDCTRL;  <span class="c">/* Fault Detection Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1989"><a href="iox16c4.h.html#L1989">1989</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1990"><a href="iox16c4.h.html#L1990">1990</a></th><td class="line-code"><pre>    register8_t STATUSSET;  <span class="c">/* Status Set Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1991"><a href="iox16c4.h.html#L1991">1991</a></th><td class="line-code"><pre>    register8_t DTBOTH;  <span class="c">/* Dead Time Both Sides */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1992"><a href="iox16c4.h.html#L1992">1992</a></th><td class="line-code"><pre>    register8_t DTBOTHBUF;  <span class="c">/* Dead Time Both Sides Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1993"><a href="iox16c4.h.html#L1993">1993</a></th><td class="line-code"><pre>    register8_t DTLS;  <span class="c">/* Dead Time Low Side */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1994"><a href="iox16c4.h.html#L1994">1994</a></th><td class="line-code"><pre>    register8_t DTHS;  <span class="c">/* Dead Time High Side */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1995"><a href="iox16c4.h.html#L1995">1995</a></th><td class="line-code"><pre>    register8_t DTLSBUF;  <span class="c">/* Dead Time Low Side Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1996"><a href="iox16c4.h.html#L1996">1996</a></th><td class="line-code"><pre>    register8_t DTHSBUF;  <span class="c">/* Dead Time High Side Buffer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1997"><a href="iox16c4.h.html#L1997">1997</a></th><td class="line-code"><pre>    register8_t OUTOVEN;  <span class="c">/* Output Override Enable */</span>
</pre></td></tr>


<tr><th class="line-num" id="L1998"><a href="iox16c4.h.html#L1998">1998</a></th><td class="line-code"><pre>} AWEX_t;
</pre></td></tr>


<tr><th class="line-num" id="L1999"><a href="iox16c4.h.html#L1999">1999</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2000"><a href="iox16c4.h.html#L2000">2000</a></th><td class="line-code"><pre><span class="c">/* Fault Detect Action */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2001"><a href="iox16c4.h.html#L2001">2001</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> AWEX_FDACT_enum
</pre></td></tr>


<tr><th class="line-num" id="L2002"><a href="iox16c4.h.html#L2002">2002</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2003"><a href="iox16c4.h.html#L2003">2003</a></th><td class="line-code"><pre>    AWEX_FDACT_NONE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No Fault Protection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2004"><a href="iox16c4.h.html#L2004">2004</a></th><td class="line-code"><pre>    AWEX_FDACT_CLEAROE_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Clear Output Enable Bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2005"><a href="iox16c4.h.html#L2005">2005</a></th><td class="line-code"><pre>    AWEX_FDACT_CLEARDIR_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Clear I/O Port Direction Bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2006"><a href="iox16c4.h.html#L2006">2006</a></th><td class="line-code"><pre>} AWEX_FDACT_t;
</pre></td></tr>


<tr><th class="line-num" id="L2007"><a href="iox16c4.h.html#L2007">2007</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2008"><a href="iox16c4.h.html#L2008">2008</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2009"><a href="iox16c4.h.html#L2009">2009</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2010"><a href="iox16c4.h.html#L2010">2010</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2011"><a href="iox16c4.h.html#L2011">2011</a></th><td class="line-code"><pre>HIRES - Timer/Counter High-Resolution Extension
</pre></td></tr>


<tr><th class="line-num" id="L2012"><a href="iox16c4.h.html#L2012">2012</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2013"><a href="iox16c4.h.html#L2013">2013</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2014"><a href="iox16c4.h.html#L2014">2014</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2015"><a href="iox16c4.h.html#L2015">2015</a></th><td class="line-code"><pre><span class="c">/* High-Resolution Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2016"><a href="iox16c4.h.html#L2016">2016</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> HIRES_struct
</pre></td></tr>


<tr><th class="line-num" id="L2017"><a href="iox16c4.h.html#L2017">2017</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2018"><a href="iox16c4.h.html#L2018">2018</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2019"><a href="iox16c4.h.html#L2019">2019</a></th><td class="line-code"><pre>} HIRES_t;
</pre></td></tr>


<tr><th class="line-num" id="L2020"><a href="iox16c4.h.html#L2020">2020</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2021"><a href="iox16c4.h.html#L2021">2021</a></th><td class="line-code"><pre><span class="c">/* High Resolution Enable */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2022"><a href="iox16c4.h.html#L2022">2022</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> HIRES_HREN_enum
</pre></td></tr>


<tr><th class="line-num" id="L2023"><a href="iox16c4.h.html#L2023">2023</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2024"><a href="iox16c4.h.html#L2024">2024</a></th><td class="line-code"><pre>    HIRES_HREN_NONE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No Fault Protection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2025"><a href="iox16c4.h.html#L2025">2025</a></th><td class="line-code"><pre>    HIRES_HREN_TC0_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Enable High Resolution on Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2026"><a href="iox16c4.h.html#L2026">2026</a></th><td class="line-code"><pre>    HIRES_HREN_TC1_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Enable High Resolution on Timer/Counter 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2027"><a href="iox16c4.h.html#L2027">2027</a></th><td class="line-code"><pre>    HIRES_HREN_BOTH_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Enable High Resolution both Timer/Counters */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2028"><a href="iox16c4.h.html#L2028">2028</a></th><td class="line-code"><pre>} HIRES_HREN_t;
</pre></td></tr>


<tr><th class="line-num" id="L2029"><a href="iox16c4.h.html#L2029">2029</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2030"><a href="iox16c4.h.html#L2030">2030</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2031"><a href="iox16c4.h.html#L2031">2031</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2032"><a href="iox16c4.h.html#L2032">2032</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2033"><a href="iox16c4.h.html#L2033">2033</a></th><td class="line-code"><pre>USART - Universal Asynchronous Receiver-Transmitter
</pre></td></tr>


<tr><th class="line-num" id="L2034"><a href="iox16c4.h.html#L2034">2034</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2035"><a href="iox16c4.h.html#L2035">2035</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2036"><a href="iox16c4.h.html#L2036">2036</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2037"><a href="iox16c4.h.html#L2037">2037</a></th><td class="line-code"><pre><span class="c">/* Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2038"><a href="iox16c4.h.html#L2038">2038</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> USART_struct
</pre></td></tr>


<tr><th class="line-num" id="L2039"><a href="iox16c4.h.html#L2039">2039</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2040"><a href="iox16c4.h.html#L2040">2040</a></th><td class="line-code"><pre>    register8_t DATA;  <span class="c">/* Data Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2041"><a href="iox16c4.h.html#L2041">2041</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2042"><a href="iox16c4.h.html#L2042">2042</a></th><td class="line-code"><pre>    register8_t reserved_0x02;
</pre></td></tr>


<tr><th class="line-num" id="L2043"><a href="iox16c4.h.html#L2043">2043</a></th><td class="line-code"><pre>    register8_t CTRLA;  <span class="c">/* Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2044"><a href="iox16c4.h.html#L2044">2044</a></th><td class="line-code"><pre>    register8_t CTRLB;  <span class="c">/* Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2045"><a href="iox16c4.h.html#L2045">2045</a></th><td class="line-code"><pre>    register8_t CTRLC;  <span class="c">/* Control Register C */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2046"><a href="iox16c4.h.html#L2046">2046</a></th><td class="line-code"><pre>    register8_t BAUDCTRLA;  <span class="c">/* Baud Rate Control Register A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2047"><a href="iox16c4.h.html#L2047">2047</a></th><td class="line-code"><pre>    register8_t BAUDCTRLB;  <span class="c">/* Baud Rate Control Register B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2048"><a href="iox16c4.h.html#L2048">2048</a></th><td class="line-code"><pre>} USART_t;
</pre></td></tr>


<tr><th class="line-num" id="L2049"><a href="iox16c4.h.html#L2049">2049</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2050"><a href="iox16c4.h.html#L2050">2050</a></th><td class="line-code"><pre><span class="c">/* Receive Complete Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2051"><a href="iox16c4.h.html#L2051">2051</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USART_RXCINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2052"><a href="iox16c4.h.html#L2052">2052</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2053"><a href="iox16c4.h.html#L2053">2053</a></th><td class="line-code"><pre>    USART_RXCINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2054"><a href="iox16c4.h.html#L2054">2054</a></th><td class="line-code"><pre>    USART_RXCINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2055"><a href="iox16c4.h.html#L2055">2055</a></th><td class="line-code"><pre>    USART_RXCINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2056"><a href="iox16c4.h.html#L2056">2056</a></th><td class="line-code"><pre>    USART_RXCINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2057"><a href="iox16c4.h.html#L2057">2057</a></th><td class="line-code"><pre>} USART_RXCINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2058"><a href="iox16c4.h.html#L2058">2058</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2059"><a href="iox16c4.h.html#L2059">2059</a></th><td class="line-code"><pre><span class="c">/* Transmit Complete Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2060"><a href="iox16c4.h.html#L2060">2060</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USART_TXCINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2061"><a href="iox16c4.h.html#L2061">2061</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2062"><a href="iox16c4.h.html#L2062">2062</a></th><td class="line-code"><pre>    USART_TXCINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2063"><a href="iox16c4.h.html#L2063">2063</a></th><td class="line-code"><pre>    USART_TXCINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2064"><a href="iox16c4.h.html#L2064">2064</a></th><td class="line-code"><pre>    USART_TXCINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2065"><a href="iox16c4.h.html#L2065">2065</a></th><td class="line-code"><pre>    USART_TXCINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2066"><a href="iox16c4.h.html#L2066">2066</a></th><td class="line-code"><pre>} USART_TXCINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2067"><a href="iox16c4.h.html#L2067">2067</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2068"><a href="iox16c4.h.html#L2068">2068</a></th><td class="line-code"><pre><span class="c">/* Data Register Empty Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2069"><a href="iox16c4.h.html#L2069">2069</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USART_DREINTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2070"><a href="iox16c4.h.html#L2070">2070</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2071"><a href="iox16c4.h.html#L2071">2071</a></th><td class="line-code"><pre>    USART_DREINTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2072"><a href="iox16c4.h.html#L2072">2072</a></th><td class="line-code"><pre>    USART_DREINTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2073"><a href="iox16c4.h.html#L2073">2073</a></th><td class="line-code"><pre>    USART_DREINTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2074"><a href="iox16c4.h.html#L2074">2074</a></th><td class="line-code"><pre>    USART_DREINTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2075"><a href="iox16c4.h.html#L2075">2075</a></th><td class="line-code"><pre>} USART_DREINTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2076"><a href="iox16c4.h.html#L2076">2076</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2077"><a href="iox16c4.h.html#L2077">2077</a></th><td class="line-code"><pre><span class="c">/* Character Size */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2078"><a href="iox16c4.h.html#L2078">2078</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USART_CHSIZE_enum
</pre></td></tr>


<tr><th class="line-num" id="L2079"><a href="iox16c4.h.html#L2079">2079</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2080"><a href="iox16c4.h.html#L2080">2080</a></th><td class="line-code"><pre>    USART_CHSIZE_5BIT_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Character size: 5 bit */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2081"><a href="iox16c4.h.html#L2081">2081</a></th><td class="line-code"><pre>    USART_CHSIZE_6BIT_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Character size: 6 bit */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2082"><a href="iox16c4.h.html#L2082">2082</a></th><td class="line-code"><pre>    USART_CHSIZE_7BIT_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Character size: 7 bit */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2083"><a href="iox16c4.h.html#L2083">2083</a></th><td class="line-code"><pre>    USART_CHSIZE_8BIT_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Character size: 8 bit */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2084"><a href="iox16c4.h.html#L2084">2084</a></th><td class="line-code"><pre>    USART_CHSIZE_9BIT_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Character size: 9 bit */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2085"><a href="iox16c4.h.html#L2085">2085</a></th><td class="line-code"><pre>} USART_CHSIZE_t;
</pre></td></tr>


<tr><th class="line-num" id="L2086"><a href="iox16c4.h.html#L2086">2086</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2087"><a href="iox16c4.h.html#L2087">2087</a></th><td class="line-code"><pre><span class="c">/* Communication Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2088"><a href="iox16c4.h.html#L2088">2088</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USART_CMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L2089"><a href="iox16c4.h.html#L2089">2089</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2090"><a href="iox16c4.h.html#L2090">2090</a></th><td class="line-code"><pre>    USART_CMODE_ASYNCHRONOUS_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Asynchronous Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2091"><a href="iox16c4.h.html#L2091">2091</a></th><td class="line-code"><pre>    USART_CMODE_SYNCHRONOUS_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Synchronous Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2092"><a href="iox16c4.h.html#L2092">2092</a></th><td class="line-code"><pre>    USART_CMODE_IRDA_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* IrDA Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2093"><a href="iox16c4.h.html#L2093">2093</a></th><td class="line-code"><pre>    USART_CMODE_MSPI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Master SPI Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2094"><a href="iox16c4.h.html#L2094">2094</a></th><td class="line-code"><pre>} USART_CMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L2095"><a href="iox16c4.h.html#L2095">2095</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2096"><a href="iox16c4.h.html#L2096">2096</a></th><td class="line-code"><pre><span class="c">/* Parity Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2097"><a href="iox16c4.h.html#L2097">2097</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> USART_PMODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L2098"><a href="iox16c4.h.html#L2098">2098</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2099"><a href="iox16c4.h.html#L2099">2099</a></th><td class="line-code"><pre>    USART_PMODE_DISABLED_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* No Parity */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2100"><a href="iox16c4.h.html#L2100">2100</a></th><td class="line-code"><pre>    USART_PMODE_EVEN_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Even Parity */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2101"><a href="iox16c4.h.html#L2101">2101</a></th><td class="line-code"><pre>    USART_PMODE_ODD_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Odd Parity */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2102"><a href="iox16c4.h.html#L2102">2102</a></th><td class="line-code"><pre>} USART_PMODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L2103"><a href="iox16c4.h.html#L2103">2103</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2104"><a href="iox16c4.h.html#L2104">2104</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2105"><a href="iox16c4.h.html#L2105">2105</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2106"><a href="iox16c4.h.html#L2106">2106</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2107"><a href="iox16c4.h.html#L2107">2107</a></th><td class="line-code"><pre>SPI - Serial Peripheral Interface
</pre></td></tr>


<tr><th class="line-num" id="L2108"><a href="iox16c4.h.html#L2108">2108</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2109"><a href="iox16c4.h.html#L2109">2109</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2110"><a href="iox16c4.h.html#L2110">2110</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2111"><a href="iox16c4.h.html#L2111">2111</a></th><td class="line-code"><pre><span class="c">/* Serial Peripheral Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2112"><a href="iox16c4.h.html#L2112">2112</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> SPI_struct
</pre></td></tr>


<tr><th class="line-num" id="L2113"><a href="iox16c4.h.html#L2113">2113</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2114"><a href="iox16c4.h.html#L2114">2114</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2115"><a href="iox16c4.h.html#L2115">2115</a></th><td class="line-code"><pre>    register8_t INTCTRL;  <span class="c">/* Interrupt Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2116"><a href="iox16c4.h.html#L2116">2116</a></th><td class="line-code"><pre>    register8_t STATUS;  <span class="c">/* Status Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2117"><a href="iox16c4.h.html#L2117">2117</a></th><td class="line-code"><pre>    register8_t DATA;  <span class="c">/* Data Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2118"><a href="iox16c4.h.html#L2118">2118</a></th><td class="line-code"><pre>} SPI_t;
</pre></td></tr>


<tr><th class="line-num" id="L2119"><a href="iox16c4.h.html#L2119">2119</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2120"><a href="iox16c4.h.html#L2120">2120</a></th><td class="line-code"><pre><span class="c">/* SPI Mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2121"><a href="iox16c4.h.html#L2121">2121</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> SPI_MODE_enum
</pre></td></tr>


<tr><th class="line-num" id="L2122"><a href="iox16c4.h.html#L2122">2122</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2123"><a href="iox16c4.h.html#L2123">2123</a></th><td class="line-code"><pre>    SPI_MODE_0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* SPI Mode 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2124"><a href="iox16c4.h.html#L2124">2124</a></th><td class="line-code"><pre>    SPI_MODE_1_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* SPI Mode 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2125"><a href="iox16c4.h.html#L2125">2125</a></th><td class="line-code"><pre>    SPI_MODE_2_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* SPI Mode 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2126"><a href="iox16c4.h.html#L2126">2126</a></th><td class="line-code"><pre>    SPI_MODE_3_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* SPI Mode 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2127"><a href="iox16c4.h.html#L2127">2127</a></th><td class="line-code"><pre>} SPI_MODE_t;
</pre></td></tr>


<tr><th class="line-num" id="L2128"><a href="iox16c4.h.html#L2128">2128</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2129"><a href="iox16c4.h.html#L2129">2129</a></th><td class="line-code"><pre><span class="c">/* Prescaler setting */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2130"><a href="iox16c4.h.html#L2130">2130</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> SPI_PRESCALER_enum
</pre></td></tr>


<tr><th class="line-num" id="L2131"><a href="iox16c4.h.html#L2131">2131</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2132"><a href="iox16c4.h.html#L2132">2132</a></th><td class="line-code"><pre>    SPI_PRESCALER_DIV4_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2133"><a href="iox16c4.h.html#L2133">2133</a></th><td class="line-code"><pre>    SPI_PRESCALER_DIV16_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 16 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2134"><a href="iox16c4.h.html#L2134">2134</a></th><td class="line-code"><pre>    SPI_PRESCALER_DIV64_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 64 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2135"><a href="iox16c4.h.html#L2135">2135</a></th><td class="line-code"><pre>    SPI_PRESCALER_DIV128_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* System Clock / 128 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2136"><a href="iox16c4.h.html#L2136">2136</a></th><td class="line-code"><pre>} SPI_PRESCALER_t;
</pre></td></tr>


<tr><th class="line-num" id="L2137"><a href="iox16c4.h.html#L2137">2137</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2138"><a href="iox16c4.h.html#L2138">2138</a></th><td class="line-code"><pre><span class="c">/* Interrupt level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2139"><a href="iox16c4.h.html#L2139">2139</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> SPI_INTLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2140"><a href="iox16c4.h.html#L2140">2140</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2141"><a href="iox16c4.h.html#L2141">2141</a></th><td class="line-code"><pre>    SPI_INTLVL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Interrupt Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2142"><a href="iox16c4.h.html#L2142">2142</a></th><td class="line-code"><pre>    SPI_INTLVL_LO_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Low Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2143"><a href="iox16c4.h.html#L2143">2143</a></th><td class="line-code"><pre>    SPI_INTLVL_MED_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Medium Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2144"><a href="iox16c4.h.html#L2144">2144</a></th><td class="line-code"><pre>    SPI_INTLVL_HI_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* High Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2145"><a href="iox16c4.h.html#L2145">2145</a></th><td class="line-code"><pre>} SPI_INTLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2146"><a href="iox16c4.h.html#L2146">2146</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2147"><a href="iox16c4.h.html#L2147">2147</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2148"><a href="iox16c4.h.html#L2148">2148</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2149"><a href="iox16c4.h.html#L2149">2149</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2150"><a href="iox16c4.h.html#L2150">2150</a></th><td class="line-code"><pre>IRCOM - IR Communication Module
</pre></td></tr>


<tr><th class="line-num" id="L2151"><a href="iox16c4.h.html#L2151">2151</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2152"><a href="iox16c4.h.html#L2152">2152</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2153"><a href="iox16c4.h.html#L2153">2153</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2154"><a href="iox16c4.h.html#L2154">2154</a></th><td class="line-code"><pre><span class="c">/* IR Communication Module */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2155"><a href="iox16c4.h.html#L2155">2155</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> IRCOM_struct
</pre></td></tr>


<tr><th class="line-num" id="L2156"><a href="iox16c4.h.html#L2156">2156</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2157"><a href="iox16c4.h.html#L2157">2157</a></th><td class="line-code"><pre>    register8_t CTRL;  <span class="c">/* Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2158"><a href="iox16c4.h.html#L2158">2158</a></th><td class="line-code"><pre>    register8_t TXPLCTRL;  <span class="c">/* IrDA Transmitter Pulse Length Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2159"><a href="iox16c4.h.html#L2159">2159</a></th><td class="line-code"><pre>    register8_t RXPLCTRL;  <span class="c">/* IrDA Receiver Pulse Length Control Register */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2160"><a href="iox16c4.h.html#L2160">2160</a></th><td class="line-code"><pre>} IRCOM_t;
</pre></td></tr>


<tr><th class="line-num" id="L2161"><a href="iox16c4.h.html#L2161">2161</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2162"><a href="iox16c4.h.html#L2162">2162</a></th><td class="line-code"><pre><span class="c">/* Event channel selection */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2163"><a href="iox16c4.h.html#L2163">2163</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> IRDA_EVSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2164"><a href="iox16c4.h.html#L2164">2164</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2165"><a href="iox16c4.h.html#L2165">2165</a></th><td class="line-code"><pre>    IRDA_EVSEL_OFF_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No Event Source */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2166"><a href="iox16c4.h.html#L2166">2166</a></th><td class="line-code"><pre>    IRDA_EVSEL_0_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2167"><a href="iox16c4.h.html#L2167">2167</a></th><td class="line-code"><pre>    IRDA_EVSEL_1_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2168"><a href="iox16c4.h.html#L2168">2168</a></th><td class="line-code"><pre>    IRDA_EVSEL_2_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2169"><a href="iox16c4.h.html#L2169">2169</a></th><td class="line-code"><pre>    IRDA_EVSEL_3_gc = (<span class="hx">0x0B</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Event Channel 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2170"><a href="iox16c4.h.html#L2170">2170</a></th><td class="line-code"><pre>} IRDA_EVSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2171"><a href="iox16c4.h.html#L2171">2171</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2172"><a href="iox16c4.h.html#L2172">2172</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2173"><a href="iox16c4.h.html#L2173">2173</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2174"><a href="iox16c4.h.html#L2174">2174</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2175"><a href="iox16c4.h.html#L2175">2175</a></th><td class="line-code"><pre>FUSE - Fuses and Lockbits
</pre></td></tr>


<tr><th class="line-num" id="L2176"><a href="iox16c4.h.html#L2176">2176</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2177"><a href="iox16c4.h.html#L2177">2177</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2178"><a href="iox16c4.h.html#L2178">2178</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2179"><a href="iox16c4.h.html#L2179">2179</a></th><td class="line-code"><pre><span class="c">/* Fuses */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2180"><a href="iox16c4.h.html#L2180">2180</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> NVM_FUSES_struct
</pre></td></tr>


<tr><th class="line-num" id="L2181"><a href="iox16c4.h.html#L2181">2181</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2182"><a href="iox16c4.h.html#L2182">2182</a></th><td class="line-code"><pre>    register8_t reserved_0x00;
</pre></td></tr>


<tr><th class="line-num" id="L2183"><a href="iox16c4.h.html#L2183">2183</a></th><td class="line-code"><pre>    register8_t FUSEBYTE1;  <span class="c">/* Watchdog Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2184"><a href="iox16c4.h.html#L2184">2184</a></th><td class="line-code"><pre>    register8_t FUSEBYTE2;  <span class="c">/* Reset Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2185"><a href="iox16c4.h.html#L2185">2185</a></th><td class="line-code"><pre>    register8_t reserved_0x03;
</pre></td></tr>


<tr><th class="line-num" id="L2186"><a href="iox16c4.h.html#L2186">2186</a></th><td class="line-code"><pre>    register8_t FUSEBYTE4;  <span class="c">/* Start-up Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2187"><a href="iox16c4.h.html#L2187">2187</a></th><td class="line-code"><pre>    register8_t FUSEBYTE5;  <span class="c">/* EESAVE and BOD Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2188"><a href="iox16c4.h.html#L2188">2188</a></th><td class="line-code"><pre>} NVM_FUSES_t;
</pre></td></tr>


<tr><th class="line-num" id="L2189"><a href="iox16c4.h.html#L2189">2189</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2190"><a href="iox16c4.h.html#L2190">2190</a></th><td class="line-code"><pre><span class="c">/* Boot Loader Section Reset Vector */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2191"><a href="iox16c4.h.html#L2191">2191</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> BOOTRST_enum
</pre></td></tr>


<tr><th class="line-num" id="L2192"><a href="iox16c4.h.html#L2192">2192</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2193"><a href="iox16c4.h.html#L2193">2193</a></th><td class="line-code"><pre>    BOOTRST_BOOTLDR_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Boot Loader Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2194"><a href="iox16c4.h.html#L2194">2194</a></th><td class="line-code"><pre>    BOOTRST_APPLICATION_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Application Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2195"><a href="iox16c4.h.html#L2195">2195</a></th><td class="line-code"><pre>} BOOTRST_t;
</pre></td></tr>


<tr><th class="line-num" id="L2196"><a href="iox16c4.h.html#L2196">2196</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2197"><a href="iox16c4.h.html#L2197">2197</a></th><td class="line-code"><pre><span class="c">/* Timer Oscillator pin location */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2198"><a href="iox16c4.h.html#L2198">2198</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> TOSCSEL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2199"><a href="iox16c4.h.html#L2199">2199</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2200"><a href="iox16c4.h.html#L2200">2200</a></th><td class="line-code"><pre>    TOSCSEL_ALTERNATE_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* TOSC1 / TOSC2 on separate pins */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2201"><a href="iox16c4.h.html#L2201">2201</a></th><td class="line-code"><pre>    TOSCSEL_XTAL_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">5</span>),  <span class="c">/* TOSC1 / TOSC2 shared with XTAL1 / XTAL2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2202"><a href="iox16c4.h.html#L2202">2202</a></th><td class="line-code"><pre>} TOSCSEL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2203"><a href="iox16c4.h.html#L2203">2203</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2204"><a href="iox16c4.h.html#L2204">2204</a></th><td class="line-code"><pre><span class="c">/* BOD operation */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2205"><a href="iox16c4.h.html#L2205">2205</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> BOD_enum
</pre></td></tr>


<tr><th class="line-num" id="L2206"><a href="iox16c4.h.html#L2206">2206</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2207"><a href="iox16c4.h.html#L2207">2207</a></th><td class="line-code"><pre>    BOD_SAMPLED_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* BOD enabled in sampled mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2208"><a href="iox16c4.h.html#L2208">2208</a></th><td class="line-code"><pre>    BOD_CONTINUOUS_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* BOD enabled continuously */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2209"><a href="iox16c4.h.html#L2209">2209</a></th><td class="line-code"><pre>    BOD_DISABLED_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* BOD Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2210"><a href="iox16c4.h.html#L2210">2210</a></th><td class="line-code"><pre>} BOD_t;
</pre></td></tr>


<tr><th class="line-num" id="L2211"><a href="iox16c4.h.html#L2211">2211</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2212"><a href="iox16c4.h.html#L2212">2212</a></th><td class="line-code"><pre><span class="c">/* BOD operation */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2213"><a href="iox16c4.h.html#L2213">2213</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> BODACT_enum
</pre></td></tr>


<tr><th class="line-num" id="L2214"><a href="iox16c4.h.html#L2214">2214</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2215"><a href="iox16c4.h.html#L2215">2215</a></th><td class="line-code"><pre>    BODACT_SAMPLED_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* BOD enabled in sampled mode */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2216"><a href="iox16c4.h.html#L2216">2216</a></th><td class="line-code"><pre>    BODACT_CONTINUOUS_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* BOD enabled continuously */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2217"><a href="iox16c4.h.html#L2217">2217</a></th><td class="line-code"><pre>    BODACT_DISABLED_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* BOD Disabled */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2218"><a href="iox16c4.h.html#L2218">2218</a></th><td class="line-code"><pre>} BODACT_t;
</pre></td></tr>


<tr><th class="line-num" id="L2219"><a href="iox16c4.h.html#L2219">2219</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2220"><a href="iox16c4.h.html#L2220">2220</a></th><td class="line-code"><pre><span class="c">/* Watchdog (Window) Timeout Period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2221"><a href="iox16c4.h.html#L2221">2221</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> WD_enum
</pre></td></tr>


<tr><th class="line-num" id="L2222"><a href="iox16c4.h.html#L2222">2222</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2223"><a href="iox16c4.h.html#L2223">2223</a></th><td class="line-code"><pre>    WD_8CLK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 8 cycles (8ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2224"><a href="iox16c4.h.html#L2224">2224</a></th><td class="line-code"><pre>    WD_16CLK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 16 cycles (16ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2225"><a href="iox16c4.h.html#L2225">2225</a></th><td class="line-code"><pre>    WD_32CLK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 32 cycles (32ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2226"><a href="iox16c4.h.html#L2226">2226</a></th><td class="line-code"><pre>    WD_64CLK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 64 cycles (64ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2227"><a href="iox16c4.h.html#L2227">2227</a></th><td class="line-code"><pre>    WD_128CLK_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 128 cycles (0.125s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2228"><a href="iox16c4.h.html#L2228">2228</a></th><td class="line-code"><pre>    WD_256CLK_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 256 cycles (0.25s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2229"><a href="iox16c4.h.html#L2229">2229</a></th><td class="line-code"><pre>    WD_512CLK_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 512 cycles (0.5s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2230"><a href="iox16c4.h.html#L2230">2230</a></th><td class="line-code"><pre>    WD_1KCLK_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 1K cycles (1s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2231"><a href="iox16c4.h.html#L2231">2231</a></th><td class="line-code"><pre>    WD_2KCLK_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 2K cycles (2s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2232"><a href="iox16c4.h.html#L2232">2232</a></th><td class="line-code"><pre>    WD_4KCLK_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 4K cycles (4s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2233"><a href="iox16c4.h.html#L2233">2233</a></th><td class="line-code"><pre>    WD_8KCLK_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* 8K cycles (8s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2234"><a href="iox16c4.h.html#L2234">2234</a></th><td class="line-code"><pre>} WD_t;
</pre></td></tr>


<tr><th class="line-num" id="L2235"><a href="iox16c4.h.html#L2235">2235</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2236"><a href="iox16c4.h.html#L2236">2236</a></th><td class="line-code"><pre><span class="c">/* Watchdog (Window) Timeout Period */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2237"><a href="iox16c4.h.html#L2237">2237</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> WDP_enum
</pre></td></tr>


<tr><th class="line-num" id="L2238"><a href="iox16c4.h.html#L2238">2238</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2239"><a href="iox16c4.h.html#L2239">2239</a></th><td class="line-code"><pre>    WDP_8CLK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 8 cycles (8ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2240"><a href="iox16c4.h.html#L2240">2240</a></th><td class="line-code"><pre>    WDP_16CLK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 16 cycles (16ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2241"><a href="iox16c4.h.html#L2241">2241</a></th><td class="line-code"><pre>    WDP_32CLK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 32 cycles (32ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2242"><a href="iox16c4.h.html#L2242">2242</a></th><td class="line-code"><pre>    WDP_64CLK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 64 cycles (64ms @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2243"><a href="iox16c4.h.html#L2243">2243</a></th><td class="line-code"><pre>    WDP_128CLK_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 128 cycles (0.125s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2244"><a href="iox16c4.h.html#L2244">2244</a></th><td class="line-code"><pre>    WDP_256CLK_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 256 cycles (0.25s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2245"><a href="iox16c4.h.html#L2245">2245</a></th><td class="line-code"><pre>    WDP_512CLK_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 512 cycles (0.5s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2246"><a href="iox16c4.h.html#L2246">2246</a></th><td class="line-code"><pre>    WDP_1KCLK_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 1K cycles (1s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2247"><a href="iox16c4.h.html#L2247">2247</a></th><td class="line-code"><pre>    WDP_2KCLK_gc = (<span class="hx">0x08</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2K cycles (2s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2248"><a href="iox16c4.h.html#L2248">2248</a></th><td class="line-code"><pre>    WDP_4KCLK_gc = (<span class="hx">0x09</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 4K cycles (4s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2249"><a href="iox16c4.h.html#L2249">2249</a></th><td class="line-code"><pre>    WDP_8KCLK_gc = (<span class="hx">0x0A</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 8K cycles (8s @ 3.3V) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2250"><a href="iox16c4.h.html#L2250">2250</a></th><td class="line-code"><pre>} WDP_t;
</pre></td></tr>


<tr><th class="line-num" id="L2251"><a href="iox16c4.h.html#L2251">2251</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2252"><a href="iox16c4.h.html#L2252">2252</a></th><td class="line-code"><pre><span class="c">/* Start-up Time */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2253"><a href="iox16c4.h.html#L2253">2253</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> SUT_enum
</pre></td></tr>


<tr><th class="line-num" id="L2254"><a href="iox16c4.h.html#L2254">2254</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2255"><a href="iox16c4.h.html#L2255">2255</a></th><td class="line-code"><pre>    SUT_0MS_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 0 ms */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2256"><a href="iox16c4.h.html#L2256">2256</a></th><td class="line-code"><pre>    SUT_4MS_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 4 ms */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2257"><a href="iox16c4.h.html#L2257">2257</a></th><td class="line-code"><pre>    SUT_64MS_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* 64 ms */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2258"><a href="iox16c4.h.html#L2258">2258</a></th><td class="line-code"><pre>} SUT_t;
</pre></td></tr>


<tr><th class="line-num" id="L2259"><a href="iox16c4.h.html#L2259">2259</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2260"><a href="iox16c4.h.html#L2260">2260</a></th><td class="line-code"><pre><span class="c">/* Brownout Detection Voltage Level */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2261"><a href="iox16c4.h.html#L2261">2261</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> BODLVL_enum
</pre></td></tr>


<tr><th class="line-num" id="L2262"><a href="iox16c4.h.html#L2262">2262</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2263"><a href="iox16c4.h.html#L2263">2263</a></th><td class="line-code"><pre>    BODLVL_1V6_gc = (<span class="hx">0x07</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 1.6 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2264"><a href="iox16c4.h.html#L2264">2264</a></th><td class="line-code"><pre>    BODLVL_1V8_gc = (<span class="hx">0x06</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 1.8 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2265"><a href="iox16c4.h.html#L2265">2265</a></th><td class="line-code"><pre>    BODLVL_2V0_gc = (<span class="hx">0x05</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2.0 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2266"><a href="iox16c4.h.html#L2266">2266</a></th><td class="line-code"><pre>    BODLVL_2V2_gc = (<span class="hx">0x04</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2.2 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2267"><a href="iox16c4.h.html#L2267">2267</a></th><td class="line-code"><pre>    BODLVL_2V4_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2.4 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2268"><a href="iox16c4.h.html#L2268">2268</a></th><td class="line-code"><pre>    BODLVL_2V6_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2.6 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2269"><a href="iox16c4.h.html#L2269">2269</a></th><td class="line-code"><pre>    BODLVL_2V8_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 2.8 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2270"><a href="iox16c4.h.html#L2270">2270</a></th><td class="line-code"><pre>    BODLVL_3V0_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* 3.0 V */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2271"><a href="iox16c4.h.html#L2271">2271</a></th><td class="line-code"><pre>} BODLVL_t;
</pre></td></tr>


<tr><th class="line-num" id="L2272"><a href="iox16c4.h.html#L2272">2272</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2273"><a href="iox16c4.h.html#L2273">2273</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2274"><a href="iox16c4.h.html#L2274">2274</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2275"><a href="iox16c4.h.html#L2275">2275</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2276"><a href="iox16c4.h.html#L2276">2276</a></th><td class="line-code"><pre>LOCKBIT - Fuses and Lockbits
</pre></td></tr>


<tr><th class="line-num" id="L2277"><a href="iox16c4.h.html#L2277">2277</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2278"><a href="iox16c4.h.html#L2278">2278</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2279"><a href="iox16c4.h.html#L2279">2279</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2280"><a href="iox16c4.h.html#L2280">2280</a></th><td class="line-code"><pre><span class="c">/* Lock Bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2281"><a href="iox16c4.h.html#L2281">2281</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> NVM_LOCKBITS_struct
</pre></td></tr>


<tr><th class="line-num" id="L2282"><a href="iox16c4.h.html#L2282">2282</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2283"><a href="iox16c4.h.html#L2283">2283</a></th><td class="line-code"><pre>    register8_t LOCKBITS;  <span class="c">/* Lock Bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2284"><a href="iox16c4.h.html#L2284">2284</a></th><td class="line-code"><pre>} NVM_LOCKBITS_t;
</pre></td></tr>


<tr><th class="line-num" id="L2285"><a href="iox16c4.h.html#L2285">2285</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2286"><a href="iox16c4.h.html#L2286">2286</a></th><td class="line-code"><pre><span class="c">/* Boot lock bits - boot setcion */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2287"><a href="iox16c4.h.html#L2287">2287</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> FUSE_BLBB_enum
</pre></td></tr>


<tr><th class="line-num" id="L2288"><a href="iox16c4.h.html#L2288">2288</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2289"><a href="iox16c4.h.html#L2289">2289</a></th><td class="line-code"><pre>    FUSE_BLBB_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2290"><a href="iox16c4.h.html#L2290">2290</a></th><td class="line-code"><pre>    FUSE_BLBB_RLOCK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Read not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2291"><a href="iox16c4.h.html#L2291">2291</a></th><td class="line-code"><pre>    FUSE_BLBB_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2292"><a href="iox16c4.h.html#L2292">2292</a></th><td class="line-code"><pre>    FUSE_BLBB_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">6</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2293"><a href="iox16c4.h.html#L2293">2293</a></th><td class="line-code"><pre>} FUSE_BLBB_t;
</pre></td></tr>


<tr><th class="line-num" id="L2294"><a href="iox16c4.h.html#L2294">2294</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2295"><a href="iox16c4.h.html#L2295">2295</a></th><td class="line-code"><pre><span class="c">/* Boot lock bits - application section */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2296"><a href="iox16c4.h.html#L2296">2296</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> FUSE_BLBA_enum
</pre></td></tr>


<tr><th class="line-num" id="L2297"><a href="iox16c4.h.html#L2297">2297</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2298"><a href="iox16c4.h.html#L2298">2298</a></th><td class="line-code"><pre>    FUSE_BLBA_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2299"><a href="iox16c4.h.html#L2299">2299</a></th><td class="line-code"><pre>    FUSE_BLBA_RLOCK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Read not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2300"><a href="iox16c4.h.html#L2300">2300</a></th><td class="line-code"><pre>    FUSE_BLBA_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2301"><a href="iox16c4.h.html#L2301">2301</a></th><td class="line-code"><pre>    FUSE_BLBA_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">4</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2302"><a href="iox16c4.h.html#L2302">2302</a></th><td class="line-code"><pre>} FUSE_BLBA_t;
</pre></td></tr>


<tr><th class="line-num" id="L2303"><a href="iox16c4.h.html#L2303">2303</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2304"><a href="iox16c4.h.html#L2304">2304</a></th><td class="line-code"><pre><span class="c">/* Boot lock bits - application table section */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2305"><a href="iox16c4.h.html#L2305">2305</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> FUSE_BLBAT_enum
</pre></td></tr>


<tr><th class="line-num" id="L2306"><a href="iox16c4.h.html#L2306">2306</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2307"><a href="iox16c4.h.html#L2307">2307</a></th><td class="line-code"><pre>    FUSE_BLBAT_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2308"><a href="iox16c4.h.html#L2308">2308</a></th><td class="line-code"><pre>    FUSE_BLBAT_RLOCK_gc = (<span class="hx">0x01</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Read not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2309"><a href="iox16c4.h.html#L2309">2309</a></th><td class="line-code"><pre>    FUSE_BLBAT_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2310"><a href="iox16c4.h.html#L2310">2310</a></th><td class="line-code"><pre>    FUSE_BLBAT_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">2</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2311"><a href="iox16c4.h.html#L2311">2311</a></th><td class="line-code"><pre>} FUSE_BLBAT_t;
</pre></td></tr>


<tr><th class="line-num" id="L2312"><a href="iox16c4.h.html#L2312">2312</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2313"><a href="iox16c4.h.html#L2313">2313</a></th><td class="line-code"><pre><span class="c">/* Lock bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2314"><a href="iox16c4.h.html#L2314">2314</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">enum</span> FUSE_LB_enum
</pre></td></tr>


<tr><th class="line-num" id="L2315"><a href="iox16c4.h.html#L2315">2315</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2316"><a href="iox16c4.h.html#L2316">2316</a></th><td class="line-code"><pre>    FUSE_LB_RWLOCK_gc = (<span class="hx">0x00</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Read and write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2317"><a href="iox16c4.h.html#L2317">2317</a></th><td class="line-code"><pre>    FUSE_LB_WLOCK_gc = (<span class="hx">0x02</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* Write not allowed */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2318"><a href="iox16c4.h.html#L2318">2318</a></th><td class="line-code"><pre>    FUSE_LB_NOLOCK_gc = (<span class="hx">0x03</span>&lt;&lt;<span class="i">0</span>),  <span class="c">/* No locks */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2319"><a href="iox16c4.h.html#L2319">2319</a></th><td class="line-code"><pre>} FUSE_LB_t;
</pre></td></tr>


<tr><th class="line-num" id="L2320"><a href="iox16c4.h.html#L2320">2320</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2321"><a href="iox16c4.h.html#L2321">2321</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2322"><a href="iox16c4.h.html#L2322">2322</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2323"><a href="iox16c4.h.html#L2323">2323</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2324"><a href="iox16c4.h.html#L2324">2324</a></th><td class="line-code"><pre>SIGROW - Signature Row
</pre></td></tr>


<tr><th class="line-num" id="L2325"><a href="iox16c4.h.html#L2325">2325</a></th><td class="line-code"><pre>--------------------------------------------------------------------------
</pre></td></tr>


<tr><th class="line-num" id="L2326"><a href="iox16c4.h.html#L2326">2326</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2327"><a href="iox16c4.h.html#L2327">2327</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2328"><a href="iox16c4.h.html#L2328">2328</a></th><td class="line-code"><pre><span class="c">/* Production Signatures */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2329"><a href="iox16c4.h.html#L2329">2329</a></th><td class="line-code"><pre><span class="r">typedef</span> <span class="r">struct</span> NVM_PROD_SIGNATURES_struct
</pre></td></tr>


<tr><th class="line-num" id="L2330"><a href="iox16c4.h.html#L2330">2330</a></th><td class="line-code"><pre>{
</pre></td></tr>


<tr><th class="line-num" id="L2331"><a href="iox16c4.h.html#L2331">2331</a></th><td class="line-code"><pre>    register8_t RCOSC2M;  <span class="c">/* RCOSC 2 MHz Calibration Value B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2332"><a href="iox16c4.h.html#L2332">2332</a></th><td class="line-code"><pre>    register8_t RCOSC2MA;  <span class="c">/* RCOSC 2 MHz Calibration Value A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2333"><a href="iox16c4.h.html#L2333">2333</a></th><td class="line-code"><pre>    register8_t RCOSC32K;  <span class="c">/* RCOSC 32.768 kHz Calibration Value */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2334"><a href="iox16c4.h.html#L2334">2334</a></th><td class="line-code"><pre>    register8_t RCOSC32M;  <span class="c">/* RCOSC 32 MHz Calibration Value B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2335"><a href="iox16c4.h.html#L2335">2335</a></th><td class="line-code"><pre>    register8_t RCOSC32MA;  <span class="c">/* RCOSC 32 MHz Calibration Value A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2336"><a href="iox16c4.h.html#L2336">2336</a></th><td class="line-code"><pre>    register8_t reserved_0x05;
</pre></td></tr>


<tr><th class="line-num" id="L2337"><a href="iox16c4.h.html#L2337">2337</a></th><td class="line-code"><pre>    register8_t reserved_0x06;
</pre></td></tr>


<tr><th class="line-num" id="L2338"><a href="iox16c4.h.html#L2338">2338</a></th><td class="line-code"><pre>    register8_t reserved_0x07;
</pre></td></tr>


<tr><th class="line-num" id="L2339"><a href="iox16c4.h.html#L2339">2339</a></th><td class="line-code"><pre>    register8_t LOTNUM0;  <span class="c">/* Lot Number Byte 0, ASCII */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2340"><a href="iox16c4.h.html#L2340">2340</a></th><td class="line-code"><pre>    register8_t LOTNUM1;  <span class="c">/* Lot Number Byte 1, ASCII */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2341"><a href="iox16c4.h.html#L2341">2341</a></th><td class="line-code"><pre>    register8_t LOTNUM2;  <span class="c">/* Lot Number Byte 2, ASCII */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2342"><a href="iox16c4.h.html#L2342">2342</a></th><td class="line-code"><pre>    register8_t LOTNUM3;  <span class="c">/* Lot Number Byte 3, ASCII */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2343"><a href="iox16c4.h.html#L2343">2343</a></th><td class="line-code"><pre>    register8_t LOTNUM4;  <span class="c">/* Lot Number Byte 4, ASCII */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2344"><a href="iox16c4.h.html#L2344">2344</a></th><td class="line-code"><pre>    register8_t LOTNUM5;  <span class="c">/* Lot Number Byte 5, ASCII */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2345"><a href="iox16c4.h.html#L2345">2345</a></th><td class="line-code"><pre>    register8_t reserved_0x0E;
</pre></td></tr>


<tr><th class="line-num" id="L2346"><a href="iox16c4.h.html#L2346">2346</a></th><td class="line-code"><pre>    register8_t reserved_0x0F;
</pre></td></tr>


<tr><th class="line-num" id="L2347"><a href="iox16c4.h.html#L2347">2347</a></th><td class="line-code"><pre>    register8_t WAFNUM;  <span class="c">/* Wafer Number */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2348"><a href="iox16c4.h.html#L2348">2348</a></th><td class="line-code"><pre>    register8_t reserved_0x11;
</pre></td></tr>


<tr><th class="line-num" id="L2349"><a href="iox16c4.h.html#L2349">2349</a></th><td class="line-code"><pre>    register8_t COORDX0;  <span class="c">/* Wafer Coordinate X Byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2350"><a href="iox16c4.h.html#L2350">2350</a></th><td class="line-code"><pre>    register8_t COORDX1;  <span class="c">/* Wafer Coordinate X Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2351"><a href="iox16c4.h.html#L2351">2351</a></th><td class="line-code"><pre>    register8_t COORDY0;  <span class="c">/* Wafer Coordinate Y Byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2352"><a href="iox16c4.h.html#L2352">2352</a></th><td class="line-code"><pre>    register8_t COORDY1;  <span class="c">/* Wafer Coordinate Y Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2353"><a href="iox16c4.h.html#L2353">2353</a></th><td class="line-code"><pre>    register8_t reserved_0x16;
</pre></td></tr>


<tr><th class="line-num" id="L2354"><a href="iox16c4.h.html#L2354">2354</a></th><td class="line-code"><pre>    register8_t reserved_0x17;
</pre></td></tr>


<tr><th class="line-num" id="L2355"><a href="iox16c4.h.html#L2355">2355</a></th><td class="line-code"><pre>    register8_t reserved_0x18;
</pre></td></tr>


<tr><th class="line-num" id="L2356"><a href="iox16c4.h.html#L2356">2356</a></th><td class="line-code"><pre>    register8_t reserved_0x19;
</pre></td></tr>


<tr><th class="line-num" id="L2357"><a href="iox16c4.h.html#L2357">2357</a></th><td class="line-code"><pre>    register8_t USBCAL0;  <span class="c">/* USB Calibration Byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2358"><a href="iox16c4.h.html#L2358">2358</a></th><td class="line-code"><pre>    register8_t USBCAL1;  <span class="c">/* USB Calibration Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2359"><a href="iox16c4.h.html#L2359">2359</a></th><td class="line-code"><pre>    register8_t USBRCOSC;  <span class="c">/* USB RCOSC Calibration Value B */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2360"><a href="iox16c4.h.html#L2360">2360</a></th><td class="line-code"><pre>    register8_t USBRCOSCA;  <span class="c">/* USB RCOSC Calibration Value A */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2361"><a href="iox16c4.h.html#L2361">2361</a></th><td class="line-code"><pre>    register8_t reserved_0x1E;
</pre></td></tr>


<tr><th class="line-num" id="L2362"><a href="iox16c4.h.html#L2362">2362</a></th><td class="line-code"><pre>    register8_t reserved_0x1F;
</pre></td></tr>


<tr><th class="line-num" id="L2363"><a href="iox16c4.h.html#L2363">2363</a></th><td class="line-code"><pre>    register8_t ADCACAL0;  <span class="c">/* ADCA Calibration Byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2364"><a href="iox16c4.h.html#L2364">2364</a></th><td class="line-code"><pre>    register8_t ADCACAL1;  <span class="c">/* ADCA Calibration Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2365"><a href="iox16c4.h.html#L2365">2365</a></th><td class="line-code"><pre>    register8_t reserved_0x22;
</pre></td></tr>


<tr><th class="line-num" id="L2366"><a href="iox16c4.h.html#L2366">2366</a></th><td class="line-code"><pre>    register8_t reserved_0x23;
</pre></td></tr>


<tr><th class="line-num" id="L2367"><a href="iox16c4.h.html#L2367">2367</a></th><td class="line-code"><pre>    register8_t reserved_0x24;
</pre></td></tr>


<tr><th class="line-num" id="L2368"><a href="iox16c4.h.html#L2368">2368</a></th><td class="line-code"><pre>    register8_t reserved_0x25;
</pre></td></tr>


<tr><th class="line-num" id="L2369"><a href="iox16c4.h.html#L2369">2369</a></th><td class="line-code"><pre>    register8_t reserved_0x26;
</pre></td></tr>


<tr><th class="line-num" id="L2370"><a href="iox16c4.h.html#L2370">2370</a></th><td class="line-code"><pre>    register8_t reserved_0x27;
</pre></td></tr>


<tr><th class="line-num" id="L2371"><a href="iox16c4.h.html#L2371">2371</a></th><td class="line-code"><pre>    register8_t reserved_0x28;
</pre></td></tr>


<tr><th class="line-num" id="L2372"><a href="iox16c4.h.html#L2372">2372</a></th><td class="line-code"><pre>    register8_t reserved_0x29;
</pre></td></tr>


<tr><th class="line-num" id="L2373"><a href="iox16c4.h.html#L2373">2373</a></th><td class="line-code"><pre>    register8_t reserved_0x2A;
</pre></td></tr>


<tr><th class="line-num" id="L2374"><a href="iox16c4.h.html#L2374">2374</a></th><td class="line-code"><pre>    register8_t reserved_0x2B;
</pre></td></tr>


<tr><th class="line-num" id="L2375"><a href="iox16c4.h.html#L2375">2375</a></th><td class="line-code"><pre>    register8_t reserved_0x2C;
</pre></td></tr>


<tr><th class="line-num" id="L2376"><a href="iox16c4.h.html#L2376">2376</a></th><td class="line-code"><pre>    register8_t reserved_0x2D;
</pre></td></tr>


<tr><th class="line-num" id="L2377"><a href="iox16c4.h.html#L2377">2377</a></th><td class="line-code"><pre>    register8_t TEMPSENSE0;  <span class="c">/* Temperature Sensor Calibration Byte 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2378"><a href="iox16c4.h.html#L2378">2378</a></th><td class="line-code"><pre>    register8_t TEMPSENSE1;  <span class="c">/* Temperature Sensor Calibration Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2379"><a href="iox16c4.h.html#L2379">2379</a></th><td class="line-code"><pre>    register8_t reserved_0x30;
</pre></td></tr>


<tr><th class="line-num" id="L2380"><a href="iox16c4.h.html#L2380">2380</a></th><td class="line-code"><pre>    register8_t reserved_0x31;
</pre></td></tr>


<tr><th class="line-num" id="L2381"><a href="iox16c4.h.html#L2381">2381</a></th><td class="line-code"><pre>    register8_t reserved_0x32;
</pre></td></tr>


<tr><th class="line-num" id="L2382"><a href="iox16c4.h.html#L2382">2382</a></th><td class="line-code"><pre>    register8_t reserved_0x33;
</pre></td></tr>


<tr><th class="line-num" id="L2383"><a href="iox16c4.h.html#L2383">2383</a></th><td class="line-code"><pre>    register8_t reserved_0x34;
</pre></td></tr>


<tr><th class="line-num" id="L2384"><a href="iox16c4.h.html#L2384">2384</a></th><td class="line-code"><pre>    register8_t reserved_0x35;
</pre></td></tr>


<tr><th class="line-num" id="L2385"><a href="iox16c4.h.html#L2385">2385</a></th><td class="line-code"><pre>    register8_t reserved_0x36;
</pre></td></tr>


<tr><th class="line-num" id="L2386"><a href="iox16c4.h.html#L2386">2386</a></th><td class="line-code"><pre>    register8_t reserved_0x37;
</pre></td></tr>


<tr><th class="line-num" id="L2387"><a href="iox16c4.h.html#L2387">2387</a></th><td class="line-code"><pre>    register8_t reserved_0x38;
</pre></td></tr>


<tr><th class="line-num" id="L2388"><a href="iox16c4.h.html#L2388">2388</a></th><td class="line-code"><pre>    register8_t reserved_0x39;
</pre></td></tr>


<tr><th class="line-num" id="L2389"><a href="iox16c4.h.html#L2389">2389</a></th><td class="line-code"><pre>    register8_t reserved_0x3A;
</pre></td></tr>


<tr><th class="line-num" id="L2390"><a href="iox16c4.h.html#L2390">2390</a></th><td class="line-code"><pre>    register8_t reserved_0x3B;
</pre></td></tr>


<tr><th class="line-num" id="L2391"><a href="iox16c4.h.html#L2391">2391</a></th><td class="line-code"><pre>    register8_t reserved_0x3C;
</pre></td></tr>


<tr><th class="line-num" id="L2392"><a href="iox16c4.h.html#L2392">2392</a></th><td class="line-code"><pre>    register8_t reserved_0x3D;
</pre></td></tr>


<tr><th class="line-num" id="L2393"><a href="iox16c4.h.html#L2393">2393</a></th><td class="line-code"><pre>    register8_t reserved_0x3E;
</pre></td></tr>


<tr><th class="line-num" id="L2394"><a href="iox16c4.h.html#L2394">2394</a></th><td class="line-code"><pre>    register8_t reserved_0x3F;
</pre></td></tr>


<tr><th class="line-num" id="L2395"><a href="iox16c4.h.html#L2395">2395</a></th><td class="line-code"><pre>} NVM_PROD_SIGNATURES_t;
</pre></td></tr>


<tr><th class="line-num" id="L2396"><a href="iox16c4.h.html#L2396">2396</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2397"><a href="iox16c4.h.html#L2397">2397</a></th><td class="line-code"><pre><span class="c">/*
</pre></td></tr>


<tr><th class="line-num" id="L2398"><a href="iox16c4.h.html#L2398">2398</a></th><td class="line-code"><pre>==========================================================================
</pre></td></tr>


<tr><th class="line-num" id="L2399"><a href="iox16c4.h.html#L2399">2399</a></th><td class="line-code"><pre>IO Module Instances. Mapped to memory.
</pre></td></tr>


<tr><th class="line-num" id="L2400"><a href="iox16c4.h.html#L2400">2400</a></th><td class="line-code"><pre>==========================================================================
</pre></td></tr>


<tr><th class="line-num" id="L2401"><a href="iox16c4.h.html#L2401">2401</a></th><td class="line-code"><pre>*/</span>
</pre></td></tr>


<tr><th class="line-num" id="L2402"><a href="iox16c4.h.html#L2402">2402</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2403"><a href="iox16c4.h.html#L2403">2403</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT0    (*(VPORT_t *) <span class="hx">0x0010</span>)  <span class="c">/* Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2404"><a href="iox16c4.h.html#L2404">2404</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT1    (*(VPORT_t *) <span class="hx">0x0014</span>)  <span class="c">/* Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2405"><a href="iox16c4.h.html#L2405">2405</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT2    (*(VPORT_t *) <span class="hx">0x0018</span>)  <span class="c">/* Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2406"><a href="iox16c4.h.html#L2406">2406</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT3    (*(VPORT_t *) <span class="hx">0x001C</span>)  <span class="c">/* Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2407"><a href="iox16c4.h.html#L2407">2407</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD    (*(OCD_t *) <span class="hx">0x002E</span>)  <span class="c">/* On-Chip Debug System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2408"><a href="iox16c4.h.html#L2408">2408</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK    (*(CLK_t *) <span class="hx">0x0040</span>)  <span class="c">/* Clock System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2409"><a href="iox16c4.h.html#L2409">2409</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP    (*(SLEEP_t *) <span class="hx">0x0048</span>)  <span class="c">/* Sleep Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2410"><a href="iox16c4.h.html#L2410">2410</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC    (*(OSC_t *) <span class="hx">0x0050</span>)  <span class="c">/* Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2411"><a href="iox16c4.h.html#L2411">2411</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M    (*(DFLL_t *) <span class="hx">0x0060</span>)  <span class="c">/* DFLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2412"><a href="iox16c4.h.html#L2412">2412</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M    (*(DFLL_t *) <span class="hx">0x0068</span>)  <span class="c">/* DFLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2413"><a href="iox16c4.h.html#L2413">2413</a></th><td class="line-code"><pre><span class="pp">#define</span> PR    (*(PR_t *) <span class="hx">0x0070</span>)  <span class="c">/* Power Reduction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2414"><a href="iox16c4.h.html#L2414">2414</a></th><td class="line-code"><pre><span class="pp">#define</span> RST    (*(RST_t *) <span class="hx">0x0078</span>)  <span class="c">/* Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2415"><a href="iox16c4.h.html#L2415">2415</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT    (*(WDT_t *) <span class="hx">0x0080</span>)  <span class="c">/* Watch-Dog Timer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2416"><a href="iox16c4.h.html#L2416">2416</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU    (*(MCU_t *) <span class="hx">0x0090</span>)  <span class="c">/* MCU Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2417"><a href="iox16c4.h.html#L2417">2417</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC    (*(PMIC_t *) <span class="hx">0x00A0</span>)  <span class="c">/* Programmable Multi-level Interrupt Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2418"><a href="iox16c4.h.html#L2418">2418</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG    (*(PORTCFG_t *) <span class="hx">0x00B0</span>)  <span class="c">/* I/O port Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2419"><a href="iox16c4.h.html#L2419">2419</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC    (*(CRC_t *) <span class="hx">0x00D0</span>)  <span class="c">/* Cyclic Redundancy Checker */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2420"><a href="iox16c4.h.html#L2420">2420</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS    (*(EVSYS_t *) <span class="hx">0x0180</span>)  <span class="c">/* Event System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2421"><a href="iox16c4.h.html#L2421">2421</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM    (*(NVM_t *) <span class="hx">0x01C0</span>)  <span class="c">/* Non-volatile Memory Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2422"><a href="iox16c4.h.html#L2422">2422</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA    (*(ADC_t *) <span class="hx">0x0200</span>)  <span class="c">/* Analog-to-Digital Converter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2423"><a href="iox16c4.h.html#L2423">2423</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA    (*(AC_t *) <span class="hx">0x0380</span>)  <span class="c">/* Analog Comparator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2424"><a href="iox16c4.h.html#L2424">2424</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC    (*(RTC_t *) <span class="hx">0x0400</span>)  <span class="c">/* Real-Time Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2425"><a href="iox16c4.h.html#L2425">2425</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC    (*(TWI_t *) <span class="hx">0x0480</span>)  <span class="c">/* Two-Wire Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2426"><a href="iox16c4.h.html#L2426">2426</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE    (*(TWI_t *) <span class="hx">0x04A0</span>)  <span class="c">/* Two-Wire Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2427"><a href="iox16c4.h.html#L2427">2427</a></th><td class="line-code"><pre><span class="pp">#define</span> USB    (*(USB_t *) <span class="hx">0x04C0</span>)  <span class="c">/* Universal Serial Bus */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2428"><a href="iox16c4.h.html#L2428">2428</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA    (*(PORT_t *) <span class="hx">0x0600</span>)  <span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2429"><a href="iox16c4.h.html#L2429">2429</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB    (*(PORT_t *) <span class="hx">0x0620</span>)  <span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2430"><a href="iox16c4.h.html#L2430">2430</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC    (*(PORT_t *) <span class="hx">0x0640</span>)  <span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2431"><a href="iox16c4.h.html#L2431">2431</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD    (*(PORT_t *) <span class="hx">0x0660</span>)  <span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2432"><a href="iox16c4.h.html#L2432">2432</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE    (*(PORT_t *) <span class="hx">0x0680</span>)  <span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2433"><a href="iox16c4.h.html#L2433">2433</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR    (*(PORT_t *) <span class="hx">0x07E0</span>)  <span class="c">/* I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2434"><a href="iox16c4.h.html#L2434">2434</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0    (*(TC0_t *) <span class="hx">0x0800</span>)  <span class="c">/* 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2435"><a href="iox16c4.h.html#L2435">2435</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2    (*(TC2_t *) <span class="hx">0x0800</span>)  <span class="c">/* 16-bit Timer/Counter type 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2436"><a href="iox16c4.h.html#L2436">2436</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1    (*(TC1_t *) <span class="hx">0x0840</span>)  <span class="c">/* 16-bit Timer/Counter 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2437"><a href="iox16c4.h.html#L2437">2437</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC    (*(AWEX_t *) <span class="hx">0x0880</span>)  <span class="c">/* Advanced Waveform Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2438"><a href="iox16c4.h.html#L2438">2438</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRESC    (*(HIRES_t *) <span class="hx">0x0890</span>)  <span class="c">/* High-Resolution Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2439"><a href="iox16c4.h.html#L2439">2439</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0    (*(USART_t *) <span class="hx">0x08A0</span>)  <span class="c">/* Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2440"><a href="iox16c4.h.html#L2440">2440</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1    (*(USART_t *) <span class="hx">0x08B0</span>)  <span class="c">/* Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2441"><a href="iox16c4.h.html#L2441">2441</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC    (*(SPI_t *) <span class="hx">0x08C0</span>)  <span class="c">/* Serial Peripheral Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2442"><a href="iox16c4.h.html#L2442">2442</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM    (*(IRCOM_t *) <span class="hx">0x08F8</span>)  <span class="c">/* IR Communication Module */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2443"><a href="iox16c4.h.html#L2443">2443</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0    (*(TC0_t *) <span class="hx">0x0900</span>)  <span class="c">/* 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2444"><a href="iox16c4.h.html#L2444">2444</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2    (*(TC2_t *) <span class="hx">0x0900</span>)  <span class="c">/* 16-bit Timer/Counter type 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2445"><a href="iox16c4.h.html#L2445">2445</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0    (*(USART_t *) <span class="hx">0x09A0</span>)  <span class="c">/* Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2446"><a href="iox16c4.h.html#L2446">2446</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID    (*(SPI_t *) <span class="hx">0x09C0</span>)  <span class="c">/* Serial Peripheral Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2447"><a href="iox16c4.h.html#L2447">2447</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0    (*(TC0_t *) <span class="hx">0x0A00</span>)  <span class="c">/* 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2448"><a href="iox16c4.h.html#L2448">2448</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2449"><a href="iox16c4.h.html#L2449">2449</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2450"><a href="iox16c4.h.html#L2450">2450</a></th><td class="line-code"><pre><span class="pp">#endif</span> <span class="c">/* !defined (__ASSEMBLER__) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2451"><a href="iox16c4.h.html#L2451">2451</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2452"><a href="iox16c4.h.html#L2452">2452</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2453"><a href="iox16c4.h.html#L2453">2453</a></th><td class="line-code"><pre><span class="c">/* ========== Flattened fully qualified IO register names ========== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2454"><a href="iox16c4.h.html#L2454">2454</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2455"><a href="iox16c4.h.html#L2455">2455</a></th><td class="line-code"><pre><span class="c">/* GPIO - General Purpose IO Registers */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2456"><a href="iox16c4.h.html#L2456">2456</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIOR0  _SFR_MEM8(<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2457"><a href="iox16c4.h.html#L2457">2457</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIOR1  _SFR_MEM8(<span class="hx">0x0001</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2458"><a href="iox16c4.h.html#L2458">2458</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIOR2  _SFR_MEM8(<span class="hx">0x0002</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2459"><a href="iox16c4.h.html#L2459">2459</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIOR3  _SFR_MEM8(<span class="hx">0x0003</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2460"><a href="iox16c4.h.html#L2460">2460</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2461"><a href="iox16c4.h.html#L2461">2461</a></th><td class="line-code"><pre><span class="c">/* Deprecated */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2462"><a href="iox16c4.h.html#L2462">2462</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIO0  _SFR_MEM8(<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2463"><a href="iox16c4.h.html#L2463">2463</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIO1  _SFR_MEM8(<span class="hx">0x0001</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2464"><a href="iox16c4.h.html#L2464">2464</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIO2  _SFR_MEM8(<span class="hx">0x0002</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2465"><a href="iox16c4.h.html#L2465">2465</a></th><td class="line-code"><pre><span class="pp">#define</span> GPIO_GPIO3  _SFR_MEM8(<span class="hx">0x0003</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2466"><a href="iox16c4.h.html#L2466">2466</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2467"><a href="iox16c4.h.html#L2467">2467</a></th><td class="line-code"><pre><span class="c">/* NVM_FUSES - Fuses */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2468"><a href="iox16c4.h.html#L2468">2468</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_FUSEBYTE1  _SFR_MEM8(<span class="hx">0x0001</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2469"><a href="iox16c4.h.html#L2469">2469</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_FUSEBYTE2  _SFR_MEM8(<span class="hx">0x0002</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2470"><a href="iox16c4.h.html#L2470">2470</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_FUSEBYTE4  _SFR_MEM8(<span class="hx">0x0004</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2471"><a href="iox16c4.h.html#L2471">2471</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_FUSEBYTE5  _SFR_MEM8(<span class="hx">0x0005</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2472"><a href="iox16c4.h.html#L2472">2472</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2473"><a href="iox16c4.h.html#L2473">2473</a></th><td class="line-code"><pre><span class="c">/* NVM_LOCKBITS - Lock Bits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2474"><a href="iox16c4.h.html#L2474">2474</a></th><td class="line-code"><pre><span class="pp">#define</span> LOCKBIT_LOCKBITS  _SFR_MEM8(<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2475"><a href="iox16c4.h.html#L2475">2475</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2476"><a href="iox16c4.h.html#L2476">2476</a></th><td class="line-code"><pre><span class="c">/* NVM_PROD_SIGNATURES - Production Signatures */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2477"><a href="iox16c4.h.html#L2477">2477</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_RCOSC2M  _SFR_MEM8(<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2478"><a href="iox16c4.h.html#L2478">2478</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_RCOSC2MA  _SFR_MEM8(<span class="hx">0x0001</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2479"><a href="iox16c4.h.html#L2479">2479</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_RCOSC32K  _SFR_MEM8(<span class="hx">0x0002</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2480"><a href="iox16c4.h.html#L2480">2480</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_RCOSC32M  _SFR_MEM8(<span class="hx">0x0003</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2481"><a href="iox16c4.h.html#L2481">2481</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_RCOSC32MA  _SFR_MEM8(<span class="hx">0x0004</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2482"><a href="iox16c4.h.html#L2482">2482</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_LOTNUM0  _SFR_MEM8(<span class="hx">0x0008</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2483"><a href="iox16c4.h.html#L2483">2483</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_LOTNUM1  _SFR_MEM8(<span class="hx">0x0009</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2484"><a href="iox16c4.h.html#L2484">2484</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_LOTNUM2  _SFR_MEM8(<span class="hx">0x000A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2485"><a href="iox16c4.h.html#L2485">2485</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_LOTNUM3  _SFR_MEM8(<span class="hx">0x000B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2486"><a href="iox16c4.h.html#L2486">2486</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_LOTNUM4  _SFR_MEM8(<span class="hx">0x000C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2487"><a href="iox16c4.h.html#L2487">2487</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_LOTNUM5  _SFR_MEM8(<span class="hx">0x000D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2488"><a href="iox16c4.h.html#L2488">2488</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_WAFNUM  _SFR_MEM8(<span class="hx">0x0010</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2489"><a href="iox16c4.h.html#L2489">2489</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_COORDX0  _SFR_MEM8(<span class="hx">0x0012</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2490"><a href="iox16c4.h.html#L2490">2490</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_COORDX1  _SFR_MEM8(<span class="hx">0x0013</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2491"><a href="iox16c4.h.html#L2491">2491</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_COORDY0  _SFR_MEM8(<span class="hx">0x0014</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2492"><a href="iox16c4.h.html#L2492">2492</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_COORDY1  _SFR_MEM8(<span class="hx">0x0015</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2493"><a href="iox16c4.h.html#L2493">2493</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_USBCAL0  _SFR_MEM8(<span class="hx">0x001A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2494"><a href="iox16c4.h.html#L2494">2494</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_USBCAL1  _SFR_MEM8(<span class="hx">0x001B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2495"><a href="iox16c4.h.html#L2495">2495</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_USBRCOSC  _SFR_MEM8(<span class="hx">0x001C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2496"><a href="iox16c4.h.html#L2496">2496</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_USBRCOSCA  _SFR_MEM8(<span class="hx">0x001D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2497"><a href="iox16c4.h.html#L2497">2497</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_ADCACAL0  _SFR_MEM8(<span class="hx">0x0020</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2498"><a href="iox16c4.h.html#L2498">2498</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_ADCACAL1  _SFR_MEM8(<span class="hx">0x0021</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2499"><a href="iox16c4.h.html#L2499">2499</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_TEMPSENSE0  _SFR_MEM8(<span class="hx">0x002E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2500"><a href="iox16c4.h.html#L2500">2500</a></th><td class="line-code"><pre><span class="pp">#define</span> PRODSIGNATURES_TEMPSENSE1  _SFR_MEM8(<span class="hx">0x002F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2501"><a href="iox16c4.h.html#L2501">2501</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2502"><a href="iox16c4.h.html#L2502">2502</a></th><td class="line-code"><pre><span class="c">/* VPORT - Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2503"><a href="iox16c4.h.html#L2503">2503</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT0_DIR  _SFR_MEM8(<span class="hx">0x0010</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2504"><a href="iox16c4.h.html#L2504">2504</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT0_OUT  _SFR_MEM8(<span class="hx">0x0011</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2505"><a href="iox16c4.h.html#L2505">2505</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT0_IN  _SFR_MEM8(<span class="hx">0x0012</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2506"><a href="iox16c4.h.html#L2506">2506</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT0_INTFLAGS  _SFR_MEM8(<span class="hx">0x0013</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2507"><a href="iox16c4.h.html#L2507">2507</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2508"><a href="iox16c4.h.html#L2508">2508</a></th><td class="line-code"><pre><span class="c">/* VPORT - Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2509"><a href="iox16c4.h.html#L2509">2509</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT1_DIR  _SFR_MEM8(<span class="hx">0x0014</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2510"><a href="iox16c4.h.html#L2510">2510</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT1_OUT  _SFR_MEM8(<span class="hx">0x0015</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2511"><a href="iox16c4.h.html#L2511">2511</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT1_IN  _SFR_MEM8(<span class="hx">0x0016</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2512"><a href="iox16c4.h.html#L2512">2512</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT1_INTFLAGS  _SFR_MEM8(<span class="hx">0x0017</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2513"><a href="iox16c4.h.html#L2513">2513</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2514"><a href="iox16c4.h.html#L2514">2514</a></th><td class="line-code"><pre><span class="c">/* VPORT - Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2515"><a href="iox16c4.h.html#L2515">2515</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT2_DIR  _SFR_MEM8(<span class="hx">0x0018</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2516"><a href="iox16c4.h.html#L2516">2516</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT2_OUT  _SFR_MEM8(<span class="hx">0x0019</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2517"><a href="iox16c4.h.html#L2517">2517</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT2_IN  _SFR_MEM8(<span class="hx">0x001A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2518"><a href="iox16c4.h.html#L2518">2518</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT2_INTFLAGS  _SFR_MEM8(<span class="hx">0x001B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2519"><a href="iox16c4.h.html#L2519">2519</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2520"><a href="iox16c4.h.html#L2520">2520</a></th><td class="line-code"><pre><span class="c">/* VPORT - Virtual Port */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2521"><a href="iox16c4.h.html#L2521">2521</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT3_DIR  _SFR_MEM8(<span class="hx">0x001C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2522"><a href="iox16c4.h.html#L2522">2522</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT3_OUT  _SFR_MEM8(<span class="hx">0x001D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2523"><a href="iox16c4.h.html#L2523">2523</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT3_IN  _SFR_MEM8(<span class="hx">0x001E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2524"><a href="iox16c4.h.html#L2524">2524</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT3_INTFLAGS  _SFR_MEM8(<span class="hx">0x001F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2525"><a href="iox16c4.h.html#L2525">2525</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2526"><a href="iox16c4.h.html#L2526">2526</a></th><td class="line-code"><pre><span class="c">/* OCD - On-Chip Debug System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2527"><a href="iox16c4.h.html#L2527">2527</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDR0  _SFR_MEM8(<span class="hx">0x002E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2528"><a href="iox16c4.h.html#L2528">2528</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDR1  _SFR_MEM8(<span class="hx">0x002F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2529"><a href="iox16c4.h.html#L2529">2529</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2530"><a href="iox16c4.h.html#L2530">2530</a></th><td class="line-code"><pre><span class="c">/* CPU - CPU registers */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2531"><a href="iox16c4.h.html#L2531">2531</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP  _SFR_MEM8(<span class="hx">0x0034</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2532"><a href="iox16c4.h.html#L2532">2532</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_RAMPD  _SFR_MEM8(<span class="hx">0x0038</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2533"><a href="iox16c4.h.html#L2533">2533</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_RAMPX  _SFR_MEM8(<span class="hx">0x0039</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2534"><a href="iox16c4.h.html#L2534">2534</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_RAMPY  _SFR_MEM8(<span class="hx">0x003A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2535"><a href="iox16c4.h.html#L2535">2535</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_RAMPZ  _SFR_MEM8(<span class="hx">0x003B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2536"><a href="iox16c4.h.html#L2536">2536</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_EIND  _SFR_MEM8(<span class="hx">0x003C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2537"><a href="iox16c4.h.html#L2537">2537</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_SPL  _SFR_MEM8(<span class="hx">0x003D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2538"><a href="iox16c4.h.html#L2538">2538</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_SPH  _SFR_MEM8(<span class="hx">0x003E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2539"><a href="iox16c4.h.html#L2539">2539</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_SREG  _SFR_MEM8(<span class="hx">0x003F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2540"><a href="iox16c4.h.html#L2540">2540</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2541"><a href="iox16c4.h.html#L2541">2541</a></th><td class="line-code"><pre><span class="c">/* CLK - Clock System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2542"><a href="iox16c4.h.html#L2542">2542</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_CTRL  _SFR_MEM8(<span class="hx">0x0040</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2543"><a href="iox16c4.h.html#L2543">2543</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSCTRL  _SFR_MEM8(<span class="hx">0x0041</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2544"><a href="iox16c4.h.html#L2544">2544</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_LOCK  _SFR_MEM8(<span class="hx">0x0042</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2545"><a href="iox16c4.h.html#L2545">2545</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCCTRL  _SFR_MEM8(<span class="hx">0x0043</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2546"><a href="iox16c4.h.html#L2546">2546</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBCTRL  _SFR_MEM8(<span class="hx">0x0044</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2547"><a href="iox16c4.h.html#L2547">2547</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2548"><a href="iox16c4.h.html#L2548">2548</a></th><td class="line-code"><pre><span class="c">/* SLEEP - Sleep Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2549"><a href="iox16c4.h.html#L2549">2549</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_CTRL  _SFR_MEM8(<span class="hx">0x0048</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2550"><a href="iox16c4.h.html#L2550">2550</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2551"><a href="iox16c4.h.html#L2551">2551</a></th><td class="line-code"><pre><span class="c">/* OSC - Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2552"><a href="iox16c4.h.html#L2552">2552</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_CTRL  _SFR_MEM8(<span class="hx">0x0050</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2553"><a href="iox16c4.h.html#L2553">2553</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_STATUS  _SFR_MEM8(<span class="hx">0x0051</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2554"><a href="iox16c4.h.html#L2554">2554</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCCTRL  _SFR_MEM8(<span class="hx">0x0052</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2555"><a href="iox16c4.h.html#L2555">2555</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCFAIL  _SFR_MEM8(<span class="hx">0x0053</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2556"><a href="iox16c4.h.html#L2556">2556</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32KCAL  _SFR_MEM8(<span class="hx">0x0054</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2557"><a href="iox16c4.h.html#L2557">2557</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLCTRL  _SFR_MEM8(<span class="hx">0x0055</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2558"><a href="iox16c4.h.html#L2558">2558</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_DFLLCTRL  _SFR_MEM8(<span class="hx">0x0056</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2559"><a href="iox16c4.h.html#L2559">2559</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2560"><a href="iox16c4.h.html#L2560">2560</a></th><td class="line-code"><pre><span class="c">/* DFLL - DFLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2561"><a href="iox16c4.h.html#L2561">2561</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M_CTRL  _SFR_MEM8(<span class="hx">0x0060</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2562"><a href="iox16c4.h.html#L2562">2562</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M_CALA  _SFR_MEM8(<span class="hx">0x0062</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2563"><a href="iox16c4.h.html#L2563">2563</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M_CALB  _SFR_MEM8(<span class="hx">0x0063</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2564"><a href="iox16c4.h.html#L2564">2564</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M_COMP0  _SFR_MEM8(<span class="hx">0x0064</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2565"><a href="iox16c4.h.html#L2565">2565</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M_COMP1  _SFR_MEM8(<span class="hx">0x0065</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2566"><a href="iox16c4.h.html#L2566">2566</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC32M_COMP2  _SFR_MEM8(<span class="hx">0x0066</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2567"><a href="iox16c4.h.html#L2567">2567</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2568"><a href="iox16c4.h.html#L2568">2568</a></th><td class="line-code"><pre><span class="c">/* DFLL - DFLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2569"><a href="iox16c4.h.html#L2569">2569</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M_CTRL  _SFR_MEM8(<span class="hx">0x0068</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2570"><a href="iox16c4.h.html#L2570">2570</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M_CALA  _SFR_MEM8(<span class="hx">0x006A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2571"><a href="iox16c4.h.html#L2571">2571</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M_CALB  _SFR_MEM8(<span class="hx">0x006B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2572"><a href="iox16c4.h.html#L2572">2572</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M_COMP0  _SFR_MEM8(<span class="hx">0x006C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2573"><a href="iox16c4.h.html#L2573">2573</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M_COMP1  _SFR_MEM8(<span class="hx">0x006D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2574"><a href="iox16c4.h.html#L2574">2574</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLLRC2M_COMP2  _SFR_MEM8(<span class="hx">0x006E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2575"><a href="iox16c4.h.html#L2575">2575</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2576"><a href="iox16c4.h.html#L2576">2576</a></th><td class="line-code"><pre><span class="c">/* PR - Power Reduction */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2577"><a href="iox16c4.h.html#L2577">2577</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_PRGEN  _SFR_MEM8(<span class="hx">0x0070</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2578"><a href="iox16c4.h.html#L2578">2578</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_PRPA  _SFR_MEM8(<span class="hx">0x0071</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2579"><a href="iox16c4.h.html#L2579">2579</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_PRPC  _SFR_MEM8(<span class="hx">0x0073</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2580"><a href="iox16c4.h.html#L2580">2580</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_PRPD  _SFR_MEM8(<span class="hx">0x0074</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2581"><a href="iox16c4.h.html#L2581">2581</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_PRPE  _SFR_MEM8(<span class="hx">0x0075</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2582"><a href="iox16c4.h.html#L2582">2582</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_PRPF  _SFR_MEM8(<span class="hx">0x0076</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2583"><a href="iox16c4.h.html#L2583">2583</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2584"><a href="iox16c4.h.html#L2584">2584</a></th><td class="line-code"><pre><span class="c">/* RST - Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2585"><a href="iox16c4.h.html#L2585">2585</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_STATUS  _SFR_MEM8(<span class="hx">0x0078</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2586"><a href="iox16c4.h.html#L2586">2586</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_CTRL  _SFR_MEM8(<span class="hx">0x0079</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2587"><a href="iox16c4.h.html#L2587">2587</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2588"><a href="iox16c4.h.html#L2588">2588</a></th><td class="line-code"><pre><span class="c">/* WDT - Watch-Dog Timer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2589"><a href="iox16c4.h.html#L2589">2589</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_CTRL  _SFR_MEM8(<span class="hx">0x0080</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2590"><a href="iox16c4.h.html#L2590">2590</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WINCTRL  _SFR_MEM8(<span class="hx">0x0081</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2591"><a href="iox16c4.h.html#L2591">2591</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_STATUS  _SFR_MEM8(<span class="hx">0x0082</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2592"><a href="iox16c4.h.html#L2592">2592</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2593"><a href="iox16c4.h.html#L2593">2593</a></th><td class="line-code"><pre><span class="c">/* MCU - MCU Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2594"><a href="iox16c4.h.html#L2594">2594</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_DEVID0  _SFR_MEM8(<span class="hx">0x0090</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2595"><a href="iox16c4.h.html#L2595">2595</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_DEVID1  _SFR_MEM8(<span class="hx">0x0091</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2596"><a href="iox16c4.h.html#L2596">2596</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_DEVID2  _SFR_MEM8(<span class="hx">0x0092</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2597"><a href="iox16c4.h.html#L2597">2597</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_REVID  _SFR_MEM8(<span class="hx">0x0093</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2598"><a href="iox16c4.h.html#L2598">2598</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_ANAINIT  _SFR_MEM8(<span class="hx">0x0097</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2599"><a href="iox16c4.h.html#L2599">2599</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_EVSYSLOCK  _SFR_MEM8(<span class="hx">0x0098</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2600"><a href="iox16c4.h.html#L2600">2600</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_AWEXLOCK  _SFR_MEM8(<span class="hx">0x0099</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2601"><a href="iox16c4.h.html#L2601">2601</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2602"><a href="iox16c4.h.html#L2602">2602</a></th><td class="line-code"><pre><span class="c">/* PMIC - Programmable Multi-level Interrupt Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2603"><a href="iox16c4.h.html#L2603">2603</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_STATUS  _SFR_MEM8(<span class="hx">0x00A0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2604"><a href="iox16c4.h.html#L2604">2604</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI  _SFR_MEM8(<span class="hx">0x00A1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2605"><a href="iox16c4.h.html#L2605">2605</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_CTRL  _SFR_MEM8(<span class="hx">0x00A2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2606"><a href="iox16c4.h.html#L2606">2606</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2607"><a href="iox16c4.h.html#L2607">2607</a></th><td class="line-code"><pre><span class="c">/* PORTCFG - I/O port Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2608"><a href="iox16c4.h.html#L2608">2608</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_MPCMASK  _SFR_MEM8(<span class="hx">0x00B0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2609"><a href="iox16c4.h.html#L2609">2609</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VPCTRLA  _SFR_MEM8(<span class="hx">0x00B2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2610"><a href="iox16c4.h.html#L2610">2610</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VPCTRLB  _SFR_MEM8(<span class="hx">0x00B3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2611"><a href="iox16c4.h.html#L2611">2611</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKEVOUT  _SFR_MEM8(<span class="hx">0x00B4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2612"><a href="iox16c4.h.html#L2612">2612</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL  _SFR_MEM8(<span class="hx">0x00B6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2613"><a href="iox16c4.h.html#L2613">2613</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2614"><a href="iox16c4.h.html#L2614">2614</a></th><td class="line-code"><pre><span class="c">/* CRC - Cyclic Redundancy Checker */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2615"><a href="iox16c4.h.html#L2615">2615</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CTRL  _SFR_MEM8(<span class="hx">0x00D0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2616"><a href="iox16c4.h.html#L2616">2616</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_STATUS  _SFR_MEM8(<span class="hx">0x00D1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2617"><a href="iox16c4.h.html#L2617">2617</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_DATAIN  _SFR_MEM8(<span class="hx">0x00D3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2618"><a href="iox16c4.h.html#L2618">2618</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CHECKSUM0  _SFR_MEM8(<span class="hx">0x00D4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2619"><a href="iox16c4.h.html#L2619">2619</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CHECKSUM1  _SFR_MEM8(<span class="hx">0x00D5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2620"><a href="iox16c4.h.html#L2620">2620</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CHECKSUM2  _SFR_MEM8(<span class="hx">0x00D6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2621"><a href="iox16c4.h.html#L2621">2621</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CHECKSUM3  _SFR_MEM8(<span class="hx">0x00D7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2622"><a href="iox16c4.h.html#L2622">2622</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2623"><a href="iox16c4.h.html#L2623">2623</a></th><td class="line-code"><pre><span class="c">/* EVSYS - Event System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2624"><a href="iox16c4.h.html#L2624">2624</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH0MUX  _SFR_MEM8(<span class="hx">0x0180</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2625"><a href="iox16c4.h.html#L2625">2625</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH1MUX  _SFR_MEM8(<span class="hx">0x0181</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2626"><a href="iox16c4.h.html#L2626">2626</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH2MUX  _SFR_MEM8(<span class="hx">0x0182</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2627"><a href="iox16c4.h.html#L2627">2627</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH3MUX  _SFR_MEM8(<span class="hx">0x0183</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2628"><a href="iox16c4.h.html#L2628">2628</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH0CTRL  _SFR_MEM8(<span class="hx">0x0188</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2629"><a href="iox16c4.h.html#L2629">2629</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH1CTRL  _SFR_MEM8(<span class="hx">0x0189</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2630"><a href="iox16c4.h.html#L2630">2630</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH2CTRL  _SFR_MEM8(<span class="hx">0x018A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2631"><a href="iox16c4.h.html#L2631">2631</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CH3CTRL  _SFR_MEM8(<span class="hx">0x018B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2632"><a href="iox16c4.h.html#L2632">2632</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_STROBE  _SFR_MEM8(<span class="hx">0x0190</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2633"><a href="iox16c4.h.html#L2633">2633</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DATA  _SFR_MEM8(<span class="hx">0x0191</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2634"><a href="iox16c4.h.html#L2634">2634</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2635"><a href="iox16c4.h.html#L2635">2635</a></th><td class="line-code"><pre><span class="c">/* NVM - Non-volatile Memory Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2636"><a href="iox16c4.h.html#L2636">2636</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_ADDR0  _SFR_MEM8(<span class="hx">0x01C0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2637"><a href="iox16c4.h.html#L2637">2637</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_ADDR1  _SFR_MEM8(<span class="hx">0x01C1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2638"><a href="iox16c4.h.html#L2638">2638</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_ADDR2  _SFR_MEM8(<span class="hx">0x01C2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2639"><a href="iox16c4.h.html#L2639">2639</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_DATA0  _SFR_MEM8(<span class="hx">0x01C4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2640"><a href="iox16c4.h.html#L2640">2640</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_DATA1  _SFR_MEM8(<span class="hx">0x01C5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2641"><a href="iox16c4.h.html#L2641">2641</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_DATA2  _SFR_MEM8(<span class="hx">0x01C6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2642"><a href="iox16c4.h.html#L2642">2642</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD  _SFR_MEM8(<span class="hx">0x01CA</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2643"><a href="iox16c4.h.html#L2643">2643</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CTRLA  _SFR_MEM8(<span class="hx">0x01CB</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2644"><a href="iox16c4.h.html#L2644">2644</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CTRLB  _SFR_MEM8(<span class="hx">0x01CC</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2645"><a href="iox16c4.h.html#L2645">2645</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_INTCTRL  _SFR_MEM8(<span class="hx">0x01CD</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2646"><a href="iox16c4.h.html#L2646">2646</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_STATUS  _SFR_MEM8(<span class="hx">0x01CF</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2647"><a href="iox16c4.h.html#L2647">2647</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS  _SFR_MEM8(<span class="hx">0x01D0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2648"><a href="iox16c4.h.html#L2648">2648</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2649"><a href="iox16c4.h.html#L2649">2649</a></th><td class="line-code"><pre><span class="c">/* ADC - Analog-to-Digital Converter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2650"><a href="iox16c4.h.html#L2650">2650</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CTRLA  _SFR_MEM8(<span class="hx">0x0200</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2651"><a href="iox16c4.h.html#L2651">2651</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CTRLB  _SFR_MEM8(<span class="hx">0x0201</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2652"><a href="iox16c4.h.html#L2652">2652</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_REFCTRL  _SFR_MEM8(<span class="hx">0x0202</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2653"><a href="iox16c4.h.html#L2653">2653</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_EVCTRL  _SFR_MEM8(<span class="hx">0x0203</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2654"><a href="iox16c4.h.html#L2654">2654</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_PRESCALER  _SFR_MEM8(<span class="hx">0x0204</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2655"><a href="iox16c4.h.html#L2655">2655</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_INTFLAGS  _SFR_MEM8(<span class="hx">0x0206</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2656"><a href="iox16c4.h.html#L2656">2656</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_TEMP  _SFR_MEM8(<span class="hx">0x0207</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2657"><a href="iox16c4.h.html#L2657">2657</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CAL  _SFR_MEM16(<span class="hx">0x020C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2658"><a href="iox16c4.h.html#L2658">2658</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0RES  _SFR_MEM16(<span class="hx">0x0210</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2659"><a href="iox16c4.h.html#L2659">2659</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CMP  _SFR_MEM16(<span class="hx">0x0218</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2660"><a href="iox16c4.h.html#L2660">2660</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_CTRL  _SFR_MEM8(<span class="hx">0x0220</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2661"><a href="iox16c4.h.html#L2661">2661</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_MUXCTRL  _SFR_MEM8(<span class="hx">0x0221</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2662"><a href="iox16c4.h.html#L2662">2662</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_INTCTRL  _SFR_MEM8(<span class="hx">0x0222</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2663"><a href="iox16c4.h.html#L2663">2663</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_INTFLAGS  _SFR_MEM8(<span class="hx">0x0223</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2664"><a href="iox16c4.h.html#L2664">2664</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_RES  _SFR_MEM16(<span class="hx">0x0224</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2665"><a href="iox16c4.h.html#L2665">2665</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_SCAN  _SFR_MEM8(<span class="hx">0x0226</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2666"><a href="iox16c4.h.html#L2666">2666</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2667"><a href="iox16c4.h.html#L2667">2667</a></th><td class="line-code"><pre><span class="c">/* AC - Analog Comparator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2668"><a href="iox16c4.h.html#L2668">2668</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC0CTRL  _SFR_MEM8(<span class="hx">0x0380</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2669"><a href="iox16c4.h.html#L2669">2669</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC1CTRL  _SFR_MEM8(<span class="hx">0x0381</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2670"><a href="iox16c4.h.html#L2670">2670</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC0MUXCTRL  _SFR_MEM8(<span class="hx">0x0382</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2671"><a href="iox16c4.h.html#L2671">2671</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC1MUXCTRL  _SFR_MEM8(<span class="hx">0x0383</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2672"><a href="iox16c4.h.html#L2672">2672</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_CTRLA  _SFR_MEM8(<span class="hx">0x0384</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2673"><a href="iox16c4.h.html#L2673">2673</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_CTRLB  _SFR_MEM8(<span class="hx">0x0385</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2674"><a href="iox16c4.h.html#L2674">2674</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_WINCTRL  _SFR_MEM8(<span class="hx">0x0386</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2675"><a href="iox16c4.h.html#L2675">2675</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_STATUS  _SFR_MEM8(<span class="hx">0x0387</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2676"><a href="iox16c4.h.html#L2676">2676</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2677"><a href="iox16c4.h.html#L2677">2677</a></th><td class="line-code"><pre><span class="c">/* RTC - Real-Time Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2678"><a href="iox16c4.h.html#L2678">2678</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_CTRL  _SFR_MEM8(<span class="hx">0x0400</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2679"><a href="iox16c4.h.html#L2679">2679</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_STATUS  _SFR_MEM8(<span class="hx">0x0401</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2680"><a href="iox16c4.h.html#L2680">2680</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_INTCTRL  _SFR_MEM8(<span class="hx">0x0402</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2681"><a href="iox16c4.h.html#L2681">2681</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_INTFLAGS  _SFR_MEM8(<span class="hx">0x0403</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2682"><a href="iox16c4.h.html#L2682">2682</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_TEMP  _SFR_MEM8(<span class="hx">0x0404</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2683"><a href="iox16c4.h.html#L2683">2683</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_CNT  _SFR_MEM16(<span class="hx">0x0408</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2684"><a href="iox16c4.h.html#L2684">2684</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PER  _SFR_MEM16(<span class="hx">0x040A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2685"><a href="iox16c4.h.html#L2685">2685</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMP  _SFR_MEM16(<span class="hx">0x040C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2686"><a href="iox16c4.h.html#L2686">2686</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2687"><a href="iox16c4.h.html#L2687">2687</a></th><td class="line-code"><pre><span class="c">/* TWI - Two-Wire Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2688"><a href="iox16c4.h.html#L2688">2688</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_CTRL  _SFR_MEM8(<span class="hx">0x0480</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2689"><a href="iox16c4.h.html#L2689">2689</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_CTRLA  _SFR_MEM8(<span class="hx">0x0481</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2690"><a href="iox16c4.h.html#L2690">2690</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_CTRLB  _SFR_MEM8(<span class="hx">0x0482</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2691"><a href="iox16c4.h.html#L2691">2691</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_CTRLC  _SFR_MEM8(<span class="hx">0x0483</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2692"><a href="iox16c4.h.html#L2692">2692</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_STATUS  _SFR_MEM8(<span class="hx">0x0484</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2693"><a href="iox16c4.h.html#L2693">2693</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_BAUD  _SFR_MEM8(<span class="hx">0x0485</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2694"><a href="iox16c4.h.html#L2694">2694</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_ADDR  _SFR_MEM8(<span class="hx">0x0486</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2695"><a href="iox16c4.h.html#L2695">2695</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_MASTER_DATA  _SFR_MEM8(<span class="hx">0x0487</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2696"><a href="iox16c4.h.html#L2696">2696</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_SLAVE_CTRLA  _SFR_MEM8(<span class="hx">0x0488</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2697"><a href="iox16c4.h.html#L2697">2697</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_SLAVE_CTRLB  _SFR_MEM8(<span class="hx">0x0489</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2698"><a href="iox16c4.h.html#L2698">2698</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_SLAVE_STATUS  _SFR_MEM8(<span class="hx">0x048A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2699"><a href="iox16c4.h.html#L2699">2699</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_SLAVE_ADDR  _SFR_MEM8(<span class="hx">0x048B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2700"><a href="iox16c4.h.html#L2700">2700</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_SLAVE_DATA  _SFR_MEM8(<span class="hx">0x048C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2701"><a href="iox16c4.h.html#L2701">2701</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_SLAVE_ADDRMASK  _SFR_MEM8(<span class="hx">0x048D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2702"><a href="iox16c4.h.html#L2702">2702</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2703"><a href="iox16c4.h.html#L2703">2703</a></th><td class="line-code"><pre><span class="c">/* TWI - Two-Wire Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2704"><a href="iox16c4.h.html#L2704">2704</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_CTRL  _SFR_MEM8(<span class="hx">0x04A0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2705"><a href="iox16c4.h.html#L2705">2705</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_CTRLA  _SFR_MEM8(<span class="hx">0x04A1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2706"><a href="iox16c4.h.html#L2706">2706</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_CTRLB  _SFR_MEM8(<span class="hx">0x04A2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2707"><a href="iox16c4.h.html#L2707">2707</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_CTRLC  _SFR_MEM8(<span class="hx">0x04A3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2708"><a href="iox16c4.h.html#L2708">2708</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_STATUS  _SFR_MEM8(<span class="hx">0x04A4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2709"><a href="iox16c4.h.html#L2709">2709</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_BAUD  _SFR_MEM8(<span class="hx">0x04A5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2710"><a href="iox16c4.h.html#L2710">2710</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_ADDR  _SFR_MEM8(<span class="hx">0x04A6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2711"><a href="iox16c4.h.html#L2711">2711</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_MASTER_DATA  _SFR_MEM8(<span class="hx">0x04A7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2712"><a href="iox16c4.h.html#L2712">2712</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_SLAVE_CTRLA  _SFR_MEM8(<span class="hx">0x04A8</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2713"><a href="iox16c4.h.html#L2713">2713</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_SLAVE_CTRLB  _SFR_MEM8(<span class="hx">0x04A9</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2714"><a href="iox16c4.h.html#L2714">2714</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_SLAVE_STATUS  _SFR_MEM8(<span class="hx">0x04AA</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2715"><a href="iox16c4.h.html#L2715">2715</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_SLAVE_ADDR  _SFR_MEM8(<span class="hx">0x04AB</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2716"><a href="iox16c4.h.html#L2716">2716</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_SLAVE_DATA  _SFR_MEM8(<span class="hx">0x04AC</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2717"><a href="iox16c4.h.html#L2717">2717</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_SLAVE_ADDRMASK  _SFR_MEM8(<span class="hx">0x04AD</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2718"><a href="iox16c4.h.html#L2718">2718</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2719"><a href="iox16c4.h.html#L2719">2719</a></th><td class="line-code"><pre><span class="c">/* USB - Universal Serial Bus */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2720"><a href="iox16c4.h.html#L2720">2720</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_CTRLA  _SFR_MEM8(<span class="hx">0x04C0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2721"><a href="iox16c4.h.html#L2721">2721</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_CTRLB  _SFR_MEM8(<span class="hx">0x04C1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2722"><a href="iox16c4.h.html#L2722">2722</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STATUS  _SFR_MEM8(<span class="hx">0x04C2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2723"><a href="iox16c4.h.html#L2723">2723</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR  _SFR_MEM8(<span class="hx">0x04C3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2724"><a href="iox16c4.h.html#L2724">2724</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP  _SFR_MEM8(<span class="hx">0x04C4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2725"><a href="iox16c4.h.html#L2725">2725</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP  _SFR_MEM8(<span class="hx">0x04C5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2726"><a href="iox16c4.h.html#L2726">2726</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EPPTR  _SFR_MEM16(<span class="hx">0x04C6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2727"><a href="iox16c4.h.html#L2727">2727</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTCTRLA  _SFR_MEM8(<span class="hx">0x04C8</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2728"><a href="iox16c4.h.html#L2728">2728</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTCTRLB  _SFR_MEM8(<span class="hx">0x04C9</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2729"><a href="iox16c4.h.html#L2729">2729</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTFLAGSACLR  _SFR_MEM8(<span class="hx">0x04CA</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2730"><a href="iox16c4.h.html#L2730">2730</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTFLAGSASET  _SFR_MEM8(<span class="hx">0x04CB</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2731"><a href="iox16c4.h.html#L2731">2731</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTFLAGSBCLR  _SFR_MEM8(<span class="hx">0x04CC</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2732"><a href="iox16c4.h.html#L2732">2732</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTFLAGSBSET  _SFR_MEM8(<span class="hx">0x04CD</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2733"><a href="iox16c4.h.html#L2733">2733</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_CAL0  _SFR_MEM8(<span class="hx">0x04FA</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2734"><a href="iox16c4.h.html#L2734">2734</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_CAL1  _SFR_MEM8(<span class="hx">0x04FB</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2735"><a href="iox16c4.h.html#L2735">2735</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2736"><a href="iox16c4.h.html#L2736">2736</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2737"><a href="iox16c4.h.html#L2737">2737</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_DIR  _SFR_MEM8(<span class="hx">0x0600</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2738"><a href="iox16c4.h.html#L2738">2738</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_DIRSET  _SFR_MEM8(<span class="hx">0x0601</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2739"><a href="iox16c4.h.html#L2739">2739</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_DIRCLR  _SFR_MEM8(<span class="hx">0x0602</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2740"><a href="iox16c4.h.html#L2740">2740</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_DIRTGL  _SFR_MEM8(<span class="hx">0x0603</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2741"><a href="iox16c4.h.html#L2741">2741</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_OUT  _SFR_MEM8(<span class="hx">0x0604</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2742"><a href="iox16c4.h.html#L2742">2742</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_OUTSET  _SFR_MEM8(<span class="hx">0x0605</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2743"><a href="iox16c4.h.html#L2743">2743</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_OUTCLR  _SFR_MEM8(<span class="hx">0x0606</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2744"><a href="iox16c4.h.html#L2744">2744</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_OUTTGL  _SFR_MEM8(<span class="hx">0x0607</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2745"><a href="iox16c4.h.html#L2745">2745</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_IN  _SFR_MEM8(<span class="hx">0x0608</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2746"><a href="iox16c4.h.html#L2746">2746</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INTCTRL  _SFR_MEM8(<span class="hx">0x0609</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2747"><a href="iox16c4.h.html#L2747">2747</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INT0MASK  _SFR_MEM8(<span class="hx">0x060A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2748"><a href="iox16c4.h.html#L2748">2748</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INT1MASK  _SFR_MEM8(<span class="hx">0x060B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2749"><a href="iox16c4.h.html#L2749">2749</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INTFLAGS  _SFR_MEM8(<span class="hx">0x060C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2750"><a href="iox16c4.h.html#L2750">2750</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_REMAP  _SFR_MEM8(<span class="hx">0x060E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2751"><a href="iox16c4.h.html#L2751">2751</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN0CTRL  _SFR_MEM8(<span class="hx">0x0610</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2752"><a href="iox16c4.h.html#L2752">2752</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN1CTRL  _SFR_MEM8(<span class="hx">0x0611</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2753"><a href="iox16c4.h.html#L2753">2753</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN2CTRL  _SFR_MEM8(<span class="hx">0x0612</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2754"><a href="iox16c4.h.html#L2754">2754</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN3CTRL  _SFR_MEM8(<span class="hx">0x0613</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2755"><a href="iox16c4.h.html#L2755">2755</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN4CTRL  _SFR_MEM8(<span class="hx">0x0614</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2756"><a href="iox16c4.h.html#L2756">2756</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN5CTRL  _SFR_MEM8(<span class="hx">0x0615</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2757"><a href="iox16c4.h.html#L2757">2757</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN6CTRL  _SFR_MEM8(<span class="hx">0x0616</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2758"><a href="iox16c4.h.html#L2758">2758</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_PIN7CTRL  _SFR_MEM8(<span class="hx">0x0617</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2759"><a href="iox16c4.h.html#L2759">2759</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2760"><a href="iox16c4.h.html#L2760">2760</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2761"><a href="iox16c4.h.html#L2761">2761</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_DIR  _SFR_MEM8(<span class="hx">0x0620</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2762"><a href="iox16c4.h.html#L2762">2762</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_DIRSET  _SFR_MEM8(<span class="hx">0x0621</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2763"><a href="iox16c4.h.html#L2763">2763</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_DIRCLR  _SFR_MEM8(<span class="hx">0x0622</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2764"><a href="iox16c4.h.html#L2764">2764</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_DIRTGL  _SFR_MEM8(<span class="hx">0x0623</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2765"><a href="iox16c4.h.html#L2765">2765</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_OUT  _SFR_MEM8(<span class="hx">0x0624</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2766"><a href="iox16c4.h.html#L2766">2766</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_OUTSET  _SFR_MEM8(<span class="hx">0x0625</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2767"><a href="iox16c4.h.html#L2767">2767</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_OUTCLR  _SFR_MEM8(<span class="hx">0x0626</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2768"><a href="iox16c4.h.html#L2768">2768</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_OUTTGL  _SFR_MEM8(<span class="hx">0x0627</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2769"><a href="iox16c4.h.html#L2769">2769</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_IN  _SFR_MEM8(<span class="hx">0x0628</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2770"><a href="iox16c4.h.html#L2770">2770</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INTCTRL  _SFR_MEM8(<span class="hx">0x0629</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2771"><a href="iox16c4.h.html#L2771">2771</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INT0MASK  _SFR_MEM8(<span class="hx">0x062A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2772"><a href="iox16c4.h.html#L2772">2772</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INT1MASK  _SFR_MEM8(<span class="hx">0x062B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2773"><a href="iox16c4.h.html#L2773">2773</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INTFLAGS  _SFR_MEM8(<span class="hx">0x062C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2774"><a href="iox16c4.h.html#L2774">2774</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_REMAP  _SFR_MEM8(<span class="hx">0x062E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2775"><a href="iox16c4.h.html#L2775">2775</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN0CTRL  _SFR_MEM8(<span class="hx">0x0630</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2776"><a href="iox16c4.h.html#L2776">2776</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN1CTRL  _SFR_MEM8(<span class="hx">0x0631</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2777"><a href="iox16c4.h.html#L2777">2777</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN2CTRL  _SFR_MEM8(<span class="hx">0x0632</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2778"><a href="iox16c4.h.html#L2778">2778</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN3CTRL  _SFR_MEM8(<span class="hx">0x0633</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2779"><a href="iox16c4.h.html#L2779">2779</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN4CTRL  _SFR_MEM8(<span class="hx">0x0634</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2780"><a href="iox16c4.h.html#L2780">2780</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN5CTRL  _SFR_MEM8(<span class="hx">0x0635</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2781"><a href="iox16c4.h.html#L2781">2781</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN6CTRL  _SFR_MEM8(<span class="hx">0x0636</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2782"><a href="iox16c4.h.html#L2782">2782</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_PIN7CTRL  _SFR_MEM8(<span class="hx">0x0637</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2783"><a href="iox16c4.h.html#L2783">2783</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2784"><a href="iox16c4.h.html#L2784">2784</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2785"><a href="iox16c4.h.html#L2785">2785</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_DIR  _SFR_MEM8(<span class="hx">0x0640</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2786"><a href="iox16c4.h.html#L2786">2786</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_DIRSET  _SFR_MEM8(<span class="hx">0x0641</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2787"><a href="iox16c4.h.html#L2787">2787</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_DIRCLR  _SFR_MEM8(<span class="hx">0x0642</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2788"><a href="iox16c4.h.html#L2788">2788</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_DIRTGL  _SFR_MEM8(<span class="hx">0x0643</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2789"><a href="iox16c4.h.html#L2789">2789</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_OUT  _SFR_MEM8(<span class="hx">0x0644</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2790"><a href="iox16c4.h.html#L2790">2790</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_OUTSET  _SFR_MEM8(<span class="hx">0x0645</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2791"><a href="iox16c4.h.html#L2791">2791</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_OUTCLR  _SFR_MEM8(<span class="hx">0x0646</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2792"><a href="iox16c4.h.html#L2792">2792</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_OUTTGL  _SFR_MEM8(<span class="hx">0x0647</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2793"><a href="iox16c4.h.html#L2793">2793</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_IN  _SFR_MEM8(<span class="hx">0x0648</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2794"><a href="iox16c4.h.html#L2794">2794</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INTCTRL  _SFR_MEM8(<span class="hx">0x0649</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2795"><a href="iox16c4.h.html#L2795">2795</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INT0MASK  _SFR_MEM8(<span class="hx">0x064A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2796"><a href="iox16c4.h.html#L2796">2796</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INT1MASK  _SFR_MEM8(<span class="hx">0x064B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2797"><a href="iox16c4.h.html#L2797">2797</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INTFLAGS  _SFR_MEM8(<span class="hx">0x064C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2798"><a href="iox16c4.h.html#L2798">2798</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_REMAP  _SFR_MEM8(<span class="hx">0x064E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2799"><a href="iox16c4.h.html#L2799">2799</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN0CTRL  _SFR_MEM8(<span class="hx">0x0650</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2800"><a href="iox16c4.h.html#L2800">2800</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN1CTRL  _SFR_MEM8(<span class="hx">0x0651</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2801"><a href="iox16c4.h.html#L2801">2801</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN2CTRL  _SFR_MEM8(<span class="hx">0x0652</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2802"><a href="iox16c4.h.html#L2802">2802</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN3CTRL  _SFR_MEM8(<span class="hx">0x0653</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2803"><a href="iox16c4.h.html#L2803">2803</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN4CTRL  _SFR_MEM8(<span class="hx">0x0654</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2804"><a href="iox16c4.h.html#L2804">2804</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN5CTRL  _SFR_MEM8(<span class="hx">0x0655</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2805"><a href="iox16c4.h.html#L2805">2805</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN6CTRL  _SFR_MEM8(<span class="hx">0x0656</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2806"><a href="iox16c4.h.html#L2806">2806</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_PIN7CTRL  _SFR_MEM8(<span class="hx">0x0657</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2807"><a href="iox16c4.h.html#L2807">2807</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2808"><a href="iox16c4.h.html#L2808">2808</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2809"><a href="iox16c4.h.html#L2809">2809</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_DIR  _SFR_MEM8(<span class="hx">0x0660</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2810"><a href="iox16c4.h.html#L2810">2810</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_DIRSET  _SFR_MEM8(<span class="hx">0x0661</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2811"><a href="iox16c4.h.html#L2811">2811</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_DIRCLR  _SFR_MEM8(<span class="hx">0x0662</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2812"><a href="iox16c4.h.html#L2812">2812</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_DIRTGL  _SFR_MEM8(<span class="hx">0x0663</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2813"><a href="iox16c4.h.html#L2813">2813</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_OUT  _SFR_MEM8(<span class="hx">0x0664</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2814"><a href="iox16c4.h.html#L2814">2814</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_OUTSET  _SFR_MEM8(<span class="hx">0x0665</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2815"><a href="iox16c4.h.html#L2815">2815</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_OUTCLR  _SFR_MEM8(<span class="hx">0x0666</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2816"><a href="iox16c4.h.html#L2816">2816</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_OUTTGL  _SFR_MEM8(<span class="hx">0x0667</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2817"><a href="iox16c4.h.html#L2817">2817</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_IN  _SFR_MEM8(<span class="hx">0x0668</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2818"><a href="iox16c4.h.html#L2818">2818</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INTCTRL  _SFR_MEM8(<span class="hx">0x0669</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2819"><a href="iox16c4.h.html#L2819">2819</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INT0MASK  _SFR_MEM8(<span class="hx">0x066A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2820"><a href="iox16c4.h.html#L2820">2820</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INT1MASK  _SFR_MEM8(<span class="hx">0x066B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2821"><a href="iox16c4.h.html#L2821">2821</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INTFLAGS  _SFR_MEM8(<span class="hx">0x066C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2822"><a href="iox16c4.h.html#L2822">2822</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_REMAP  _SFR_MEM8(<span class="hx">0x066E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2823"><a href="iox16c4.h.html#L2823">2823</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN0CTRL  _SFR_MEM8(<span class="hx">0x0670</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2824"><a href="iox16c4.h.html#L2824">2824</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN1CTRL  _SFR_MEM8(<span class="hx">0x0671</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2825"><a href="iox16c4.h.html#L2825">2825</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN2CTRL  _SFR_MEM8(<span class="hx">0x0672</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2826"><a href="iox16c4.h.html#L2826">2826</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN3CTRL  _SFR_MEM8(<span class="hx">0x0673</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2827"><a href="iox16c4.h.html#L2827">2827</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN4CTRL  _SFR_MEM8(<span class="hx">0x0674</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2828"><a href="iox16c4.h.html#L2828">2828</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN5CTRL  _SFR_MEM8(<span class="hx">0x0675</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2829"><a href="iox16c4.h.html#L2829">2829</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN6CTRL  _SFR_MEM8(<span class="hx">0x0676</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2830"><a href="iox16c4.h.html#L2830">2830</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_PIN7CTRL  _SFR_MEM8(<span class="hx">0x0677</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2831"><a href="iox16c4.h.html#L2831">2831</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2832"><a href="iox16c4.h.html#L2832">2832</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2833"><a href="iox16c4.h.html#L2833">2833</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_DIR  _SFR_MEM8(<span class="hx">0x0680</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2834"><a href="iox16c4.h.html#L2834">2834</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_DIRSET  _SFR_MEM8(<span class="hx">0x0681</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2835"><a href="iox16c4.h.html#L2835">2835</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_DIRCLR  _SFR_MEM8(<span class="hx">0x0682</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2836"><a href="iox16c4.h.html#L2836">2836</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_DIRTGL  _SFR_MEM8(<span class="hx">0x0683</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2837"><a href="iox16c4.h.html#L2837">2837</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_OUT  _SFR_MEM8(<span class="hx">0x0684</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2838"><a href="iox16c4.h.html#L2838">2838</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_OUTSET  _SFR_MEM8(<span class="hx">0x0685</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2839"><a href="iox16c4.h.html#L2839">2839</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_OUTCLR  _SFR_MEM8(<span class="hx">0x0686</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2840"><a href="iox16c4.h.html#L2840">2840</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_OUTTGL  _SFR_MEM8(<span class="hx">0x0687</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2841"><a href="iox16c4.h.html#L2841">2841</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_IN  _SFR_MEM8(<span class="hx">0x0688</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2842"><a href="iox16c4.h.html#L2842">2842</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INTCTRL  _SFR_MEM8(<span class="hx">0x0689</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2843"><a href="iox16c4.h.html#L2843">2843</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INT0MASK  _SFR_MEM8(<span class="hx">0x068A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2844"><a href="iox16c4.h.html#L2844">2844</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INT1MASK  _SFR_MEM8(<span class="hx">0x068B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2845"><a href="iox16c4.h.html#L2845">2845</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INTFLAGS  _SFR_MEM8(<span class="hx">0x068C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2846"><a href="iox16c4.h.html#L2846">2846</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_REMAP  _SFR_MEM8(<span class="hx">0x068E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2847"><a href="iox16c4.h.html#L2847">2847</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN0CTRL  _SFR_MEM8(<span class="hx">0x0690</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2848"><a href="iox16c4.h.html#L2848">2848</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN1CTRL  _SFR_MEM8(<span class="hx">0x0691</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2849"><a href="iox16c4.h.html#L2849">2849</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN2CTRL  _SFR_MEM8(<span class="hx">0x0692</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2850"><a href="iox16c4.h.html#L2850">2850</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN3CTRL  _SFR_MEM8(<span class="hx">0x0693</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2851"><a href="iox16c4.h.html#L2851">2851</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN4CTRL  _SFR_MEM8(<span class="hx">0x0694</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2852"><a href="iox16c4.h.html#L2852">2852</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN5CTRL  _SFR_MEM8(<span class="hx">0x0695</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2853"><a href="iox16c4.h.html#L2853">2853</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN6CTRL  _SFR_MEM8(<span class="hx">0x0696</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2854"><a href="iox16c4.h.html#L2854">2854</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_PIN7CTRL  _SFR_MEM8(<span class="hx">0x0697</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2855"><a href="iox16c4.h.html#L2855">2855</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2856"><a href="iox16c4.h.html#L2856">2856</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2857"><a href="iox16c4.h.html#L2857">2857</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_DIR  _SFR_MEM8(<span class="hx">0x07E0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2858"><a href="iox16c4.h.html#L2858">2858</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_DIRSET  _SFR_MEM8(<span class="hx">0x07E1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2859"><a href="iox16c4.h.html#L2859">2859</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_DIRCLR  _SFR_MEM8(<span class="hx">0x07E2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2860"><a href="iox16c4.h.html#L2860">2860</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_DIRTGL  _SFR_MEM8(<span class="hx">0x07E3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2861"><a href="iox16c4.h.html#L2861">2861</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_OUT  _SFR_MEM8(<span class="hx">0x07E4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2862"><a href="iox16c4.h.html#L2862">2862</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_OUTSET  _SFR_MEM8(<span class="hx">0x07E5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2863"><a href="iox16c4.h.html#L2863">2863</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_OUTCLR  _SFR_MEM8(<span class="hx">0x07E6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2864"><a href="iox16c4.h.html#L2864">2864</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_OUTTGL  _SFR_MEM8(<span class="hx">0x07E7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2865"><a href="iox16c4.h.html#L2865">2865</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_IN  _SFR_MEM8(<span class="hx">0x07E8</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2866"><a href="iox16c4.h.html#L2866">2866</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INTCTRL  _SFR_MEM8(<span class="hx">0x07E9</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2867"><a href="iox16c4.h.html#L2867">2867</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INT0MASK  _SFR_MEM8(<span class="hx">0x07EA</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2868"><a href="iox16c4.h.html#L2868">2868</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INT1MASK  _SFR_MEM8(<span class="hx">0x07EB</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2869"><a href="iox16c4.h.html#L2869">2869</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INTFLAGS  _SFR_MEM8(<span class="hx">0x07EC</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2870"><a href="iox16c4.h.html#L2870">2870</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_REMAP  _SFR_MEM8(<span class="hx">0x07EE</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2871"><a href="iox16c4.h.html#L2871">2871</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN0CTRL  _SFR_MEM8(<span class="hx">0x07F0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2872"><a href="iox16c4.h.html#L2872">2872</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN1CTRL  _SFR_MEM8(<span class="hx">0x07F1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2873"><a href="iox16c4.h.html#L2873">2873</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN2CTRL  _SFR_MEM8(<span class="hx">0x07F2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2874"><a href="iox16c4.h.html#L2874">2874</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN3CTRL  _SFR_MEM8(<span class="hx">0x07F3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2875"><a href="iox16c4.h.html#L2875">2875</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN4CTRL  _SFR_MEM8(<span class="hx">0x07F4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2876"><a href="iox16c4.h.html#L2876">2876</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN5CTRL  _SFR_MEM8(<span class="hx">0x07F5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2877"><a href="iox16c4.h.html#L2877">2877</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN6CTRL  _SFR_MEM8(<span class="hx">0x07F6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2878"><a href="iox16c4.h.html#L2878">2878</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_PIN7CTRL  _SFR_MEM8(<span class="hx">0x07F7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2879"><a href="iox16c4.h.html#L2879">2879</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2880"><a href="iox16c4.h.html#L2880">2880</a></th><td class="line-code"><pre><span class="c">/* TC0 - 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2881"><a href="iox16c4.h.html#L2881">2881</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLA  _SFR_MEM8(<span class="hx">0x0800</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2882"><a href="iox16c4.h.html#L2882">2882</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLB  _SFR_MEM8(<span class="hx">0x0801</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2883"><a href="iox16c4.h.html#L2883">2883</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLC  _SFR_MEM8(<span class="hx">0x0802</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2884"><a href="iox16c4.h.html#L2884">2884</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLD  _SFR_MEM8(<span class="hx">0x0803</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2885"><a href="iox16c4.h.html#L2885">2885</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLE  _SFR_MEM8(<span class="hx">0x0804</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2886"><a href="iox16c4.h.html#L2886">2886</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_INTCTRLA  _SFR_MEM8(<span class="hx">0x0806</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2887"><a href="iox16c4.h.html#L2887">2887</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_INTCTRLB  _SFR_MEM8(<span class="hx">0x0807</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2888"><a href="iox16c4.h.html#L2888">2888</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLFCLR  _SFR_MEM8(<span class="hx">0x0808</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2889"><a href="iox16c4.h.html#L2889">2889</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLFSET  _SFR_MEM8(<span class="hx">0x0809</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2890"><a href="iox16c4.h.html#L2890">2890</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLGCLR  _SFR_MEM8(<span class="hx">0x080A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2891"><a href="iox16c4.h.html#L2891">2891</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CTRLGSET  _SFR_MEM8(<span class="hx">0x080B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2892"><a href="iox16c4.h.html#L2892">2892</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_INTFLAGS  _SFR_MEM8(<span class="hx">0x080C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2893"><a href="iox16c4.h.html#L2893">2893</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_TEMP  _SFR_MEM8(<span class="hx">0x080F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2894"><a href="iox16c4.h.html#L2894">2894</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CNT  _SFR_MEM16(<span class="hx">0x0820</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2895"><a href="iox16c4.h.html#L2895">2895</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_PER  _SFR_MEM16(<span class="hx">0x0826</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2896"><a href="iox16c4.h.html#L2896">2896</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCA  _SFR_MEM16(<span class="hx">0x0828</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2897"><a href="iox16c4.h.html#L2897">2897</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCB  _SFR_MEM16(<span class="hx">0x082A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2898"><a href="iox16c4.h.html#L2898">2898</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCC  _SFR_MEM16(<span class="hx">0x082C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2899"><a href="iox16c4.h.html#L2899">2899</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCD  _SFR_MEM16(<span class="hx">0x082E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2900"><a href="iox16c4.h.html#L2900">2900</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_PERBUF  _SFR_MEM16(<span class="hx">0x0836</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2901"><a href="iox16c4.h.html#L2901">2901</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCABUF  _SFR_MEM16(<span class="hx">0x0838</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2902"><a href="iox16c4.h.html#L2902">2902</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCBBUF  _SFR_MEM16(<span class="hx">0x083A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2903"><a href="iox16c4.h.html#L2903">2903</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCCBUF  _SFR_MEM16(<span class="hx">0x083C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2904"><a href="iox16c4.h.html#L2904">2904</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCDBUF  _SFR_MEM16(<span class="hx">0x083E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2905"><a href="iox16c4.h.html#L2905">2905</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2906"><a href="iox16c4.h.html#L2906">2906</a></th><td class="line-code"><pre><span class="c">/* TC2 - 16-bit Timer/Counter type 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2907"><a href="iox16c4.h.html#L2907">2907</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_CTRLA  _SFR_MEM8(<span class="hx">0x0800</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2908"><a href="iox16c4.h.html#L2908">2908</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_CTRLB  _SFR_MEM8(<span class="hx">0x0801</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2909"><a href="iox16c4.h.html#L2909">2909</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_CTRLC  _SFR_MEM8(<span class="hx">0x0802</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2910"><a href="iox16c4.h.html#L2910">2910</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_CTRLE  _SFR_MEM8(<span class="hx">0x0804</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2911"><a href="iox16c4.h.html#L2911">2911</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_INTCTRLA  _SFR_MEM8(<span class="hx">0x0806</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2912"><a href="iox16c4.h.html#L2912">2912</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_INTCTRLB  _SFR_MEM8(<span class="hx">0x0807</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2913"><a href="iox16c4.h.html#L2913">2913</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_CTRLF  _SFR_MEM8(<span class="hx">0x0809</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2914"><a href="iox16c4.h.html#L2914">2914</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_INTFLAGS  _SFR_MEM8(<span class="hx">0x080C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2915"><a href="iox16c4.h.html#L2915">2915</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCNT  _SFR_MEM8(<span class="hx">0x0820</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2916"><a href="iox16c4.h.html#L2916">2916</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HCNT  _SFR_MEM8(<span class="hx">0x0821</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2917"><a href="iox16c4.h.html#L2917">2917</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LPER  _SFR_MEM8(<span class="hx">0x0826</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2918"><a href="iox16c4.h.html#L2918">2918</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HPER  _SFR_MEM8(<span class="hx">0x0827</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2919"><a href="iox16c4.h.html#L2919">2919</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPA  _SFR_MEM8(<span class="hx">0x0828</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2920"><a href="iox16c4.h.html#L2920">2920</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HCMPA  _SFR_MEM8(<span class="hx">0x0829</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2921"><a href="iox16c4.h.html#L2921">2921</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPB  _SFR_MEM8(<span class="hx">0x082A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2922"><a href="iox16c4.h.html#L2922">2922</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HCMPB  _SFR_MEM8(<span class="hx">0x082B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2923"><a href="iox16c4.h.html#L2923">2923</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPC  _SFR_MEM8(<span class="hx">0x082C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2924"><a href="iox16c4.h.html#L2924">2924</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HCMPC  _SFR_MEM8(<span class="hx">0x082D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2925"><a href="iox16c4.h.html#L2925">2925</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPD  _SFR_MEM8(<span class="hx">0x082E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2926"><a href="iox16c4.h.html#L2926">2926</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HCMPD  _SFR_MEM8(<span class="hx">0x082F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2927"><a href="iox16c4.h.html#L2927">2927</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2928"><a href="iox16c4.h.html#L2928">2928</a></th><td class="line-code"><pre><span class="c">/* TC1 - 16-bit Timer/Counter 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2929"><a href="iox16c4.h.html#L2929">2929</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLA  _SFR_MEM8(<span class="hx">0x0840</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2930"><a href="iox16c4.h.html#L2930">2930</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLB  _SFR_MEM8(<span class="hx">0x0841</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2931"><a href="iox16c4.h.html#L2931">2931</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLC  _SFR_MEM8(<span class="hx">0x0842</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2932"><a href="iox16c4.h.html#L2932">2932</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLD  _SFR_MEM8(<span class="hx">0x0843</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2933"><a href="iox16c4.h.html#L2933">2933</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLE  _SFR_MEM8(<span class="hx">0x0844</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2934"><a href="iox16c4.h.html#L2934">2934</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_INTCTRLA  _SFR_MEM8(<span class="hx">0x0846</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2935"><a href="iox16c4.h.html#L2935">2935</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_INTCTRLB  _SFR_MEM8(<span class="hx">0x0847</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2936"><a href="iox16c4.h.html#L2936">2936</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLFCLR  _SFR_MEM8(<span class="hx">0x0848</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2937"><a href="iox16c4.h.html#L2937">2937</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLFSET  _SFR_MEM8(<span class="hx">0x0849</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2938"><a href="iox16c4.h.html#L2938">2938</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLGCLR  _SFR_MEM8(<span class="hx">0x084A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2939"><a href="iox16c4.h.html#L2939">2939</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CTRLGSET  _SFR_MEM8(<span class="hx">0x084B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2940"><a href="iox16c4.h.html#L2940">2940</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_INTFLAGS  _SFR_MEM8(<span class="hx">0x084C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2941"><a href="iox16c4.h.html#L2941">2941</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_TEMP  _SFR_MEM8(<span class="hx">0x084F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2942"><a href="iox16c4.h.html#L2942">2942</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CNT  _SFR_MEM16(<span class="hx">0x0860</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2943"><a href="iox16c4.h.html#L2943">2943</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_PER  _SFR_MEM16(<span class="hx">0x0866</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2944"><a href="iox16c4.h.html#L2944">2944</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCA  _SFR_MEM16(<span class="hx">0x0868</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2945"><a href="iox16c4.h.html#L2945">2945</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCB  _SFR_MEM16(<span class="hx">0x086A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2946"><a href="iox16c4.h.html#L2946">2946</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_PERBUF  _SFR_MEM16(<span class="hx">0x0876</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2947"><a href="iox16c4.h.html#L2947">2947</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCABUF  _SFR_MEM16(<span class="hx">0x0878</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2948"><a href="iox16c4.h.html#L2948">2948</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCBBUF  _SFR_MEM16(<span class="hx">0x087A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2949"><a href="iox16c4.h.html#L2949">2949</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2950"><a href="iox16c4.h.html#L2950">2950</a></th><td class="line-code"><pre><span class="c">/* AWEX - Advanced Waveform Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2951"><a href="iox16c4.h.html#L2951">2951</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_CTRL  _SFR_MEM8(<span class="hx">0x0880</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2952"><a href="iox16c4.h.html#L2952">2952</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_FDEMASK  _SFR_MEM8(<span class="hx">0x0882</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2953"><a href="iox16c4.h.html#L2953">2953</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_FDCTRL  _SFR_MEM8(<span class="hx">0x0883</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2954"><a href="iox16c4.h.html#L2954">2954</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_STATUS  _SFR_MEM8(<span class="hx">0x0884</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2955"><a href="iox16c4.h.html#L2955">2955</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_STATUSSET  _SFR_MEM8(<span class="hx">0x0885</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2956"><a href="iox16c4.h.html#L2956">2956</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_DTBOTH  _SFR_MEM8(<span class="hx">0x0886</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2957"><a href="iox16c4.h.html#L2957">2957</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_DTBOTHBUF  _SFR_MEM8(<span class="hx">0x0887</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2958"><a href="iox16c4.h.html#L2958">2958</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_DTLS  _SFR_MEM8(<span class="hx">0x0888</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2959"><a href="iox16c4.h.html#L2959">2959</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_DTHS  _SFR_MEM8(<span class="hx">0x0889</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2960"><a href="iox16c4.h.html#L2960">2960</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_DTLSBUF  _SFR_MEM8(<span class="hx">0x088A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2961"><a href="iox16c4.h.html#L2961">2961</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_DTHSBUF  _SFR_MEM8(<span class="hx">0x088B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2962"><a href="iox16c4.h.html#L2962">2962</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEXC_OUTOVEN  _SFR_MEM8(<span class="hx">0x088C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2963"><a href="iox16c4.h.html#L2963">2963</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2964"><a href="iox16c4.h.html#L2964">2964</a></th><td class="line-code"><pre><span class="c">/* HIRES - High-Resolution Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2965"><a href="iox16c4.h.html#L2965">2965</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRESC_CTRLA  _SFR_MEM8(<span class="hx">0x0890</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2966"><a href="iox16c4.h.html#L2966">2966</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2967"><a href="iox16c4.h.html#L2967">2967</a></th><td class="line-code"><pre><span class="c">/* USART - Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2968"><a href="iox16c4.h.html#L2968">2968</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_DATA  _SFR_MEM8(<span class="hx">0x08A0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2969"><a href="iox16c4.h.html#L2969">2969</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_STATUS  _SFR_MEM8(<span class="hx">0x08A1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2970"><a href="iox16c4.h.html#L2970">2970</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_CTRLA  _SFR_MEM8(<span class="hx">0x08A3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2971"><a href="iox16c4.h.html#L2971">2971</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_CTRLB  _SFR_MEM8(<span class="hx">0x08A4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2972"><a href="iox16c4.h.html#L2972">2972</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_CTRLC  _SFR_MEM8(<span class="hx">0x08A5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2973"><a href="iox16c4.h.html#L2973">2973</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_BAUDCTRLA  _SFR_MEM8(<span class="hx">0x08A6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2974"><a href="iox16c4.h.html#L2974">2974</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_BAUDCTRLB  _SFR_MEM8(<span class="hx">0x08A7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2975"><a href="iox16c4.h.html#L2975">2975</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2976"><a href="iox16c4.h.html#L2976">2976</a></th><td class="line-code"><pre><span class="c">/* USART - Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2977"><a href="iox16c4.h.html#L2977">2977</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_DATA  _SFR_MEM8(<span class="hx">0x08B0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2978"><a href="iox16c4.h.html#L2978">2978</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_STATUS  _SFR_MEM8(<span class="hx">0x08B1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2979"><a href="iox16c4.h.html#L2979">2979</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_CTRLA  _SFR_MEM8(<span class="hx">0x08B3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2980"><a href="iox16c4.h.html#L2980">2980</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_CTRLB  _SFR_MEM8(<span class="hx">0x08B4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2981"><a href="iox16c4.h.html#L2981">2981</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_CTRLC  _SFR_MEM8(<span class="hx">0x08B5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2982"><a href="iox16c4.h.html#L2982">2982</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_BAUDCTRLA  _SFR_MEM8(<span class="hx">0x08B6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2983"><a href="iox16c4.h.html#L2983">2983</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_BAUDCTRLB  _SFR_MEM8(<span class="hx">0x08B7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2984"><a href="iox16c4.h.html#L2984">2984</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2985"><a href="iox16c4.h.html#L2985">2985</a></th><td class="line-code"><pre><span class="c">/* SPI - Serial Peripheral Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2986"><a href="iox16c4.h.html#L2986">2986</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC_CTRL  _SFR_MEM8(<span class="hx">0x08C0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2987"><a href="iox16c4.h.html#L2987">2987</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC_INTCTRL  _SFR_MEM8(<span class="hx">0x08C1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2988"><a href="iox16c4.h.html#L2988">2988</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC_STATUS  _SFR_MEM8(<span class="hx">0x08C2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2989"><a href="iox16c4.h.html#L2989">2989</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC_DATA  _SFR_MEM8(<span class="hx">0x08C3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2990"><a href="iox16c4.h.html#L2990">2990</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2991"><a href="iox16c4.h.html#L2991">2991</a></th><td class="line-code"><pre><span class="c">/* IRCOM - IR Communication Module */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2992"><a href="iox16c4.h.html#L2992">2992</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_CTRL  _SFR_MEM8(<span class="hx">0x08F8</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2993"><a href="iox16c4.h.html#L2993">2993</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_TXPLCTRL  _SFR_MEM8(<span class="hx">0x08F9</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2994"><a href="iox16c4.h.html#L2994">2994</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_RXPLCTRL  _SFR_MEM8(<span class="hx">0x08FA</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2995"><a href="iox16c4.h.html#L2995">2995</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L2996"><a href="iox16c4.h.html#L2996">2996</a></th><td class="line-code"><pre><span class="c">/* TC0 - 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L2997"><a href="iox16c4.h.html#L2997">2997</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLA  _SFR_MEM8(<span class="hx">0x0900</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2998"><a href="iox16c4.h.html#L2998">2998</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLB  _SFR_MEM8(<span class="hx">0x0901</span>)
</pre></td></tr>


<tr><th class="line-num" id="L2999"><a href="iox16c4.h.html#L2999">2999</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLC  _SFR_MEM8(<span class="hx">0x0902</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3000"><a href="iox16c4.h.html#L3000">3000</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLD  _SFR_MEM8(<span class="hx">0x0903</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3001"><a href="iox16c4.h.html#L3001">3001</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLE  _SFR_MEM8(<span class="hx">0x0904</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3002"><a href="iox16c4.h.html#L3002">3002</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_INTCTRLA  _SFR_MEM8(<span class="hx">0x0906</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3003"><a href="iox16c4.h.html#L3003">3003</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_INTCTRLB  _SFR_MEM8(<span class="hx">0x0907</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3004"><a href="iox16c4.h.html#L3004">3004</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLFCLR  _SFR_MEM8(<span class="hx">0x0908</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3005"><a href="iox16c4.h.html#L3005">3005</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLFSET  _SFR_MEM8(<span class="hx">0x0909</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3006"><a href="iox16c4.h.html#L3006">3006</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLGCLR  _SFR_MEM8(<span class="hx">0x090A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3007"><a href="iox16c4.h.html#L3007">3007</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CTRLGSET  _SFR_MEM8(<span class="hx">0x090B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3008"><a href="iox16c4.h.html#L3008">3008</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_INTFLAGS  _SFR_MEM8(<span class="hx">0x090C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3009"><a href="iox16c4.h.html#L3009">3009</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_TEMP  _SFR_MEM8(<span class="hx">0x090F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3010"><a href="iox16c4.h.html#L3010">3010</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CNT  _SFR_MEM16(<span class="hx">0x0920</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3011"><a href="iox16c4.h.html#L3011">3011</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_PER  _SFR_MEM16(<span class="hx">0x0926</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3012"><a href="iox16c4.h.html#L3012">3012</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCA  _SFR_MEM16(<span class="hx">0x0928</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3013"><a href="iox16c4.h.html#L3013">3013</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCB  _SFR_MEM16(<span class="hx">0x092A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3014"><a href="iox16c4.h.html#L3014">3014</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCC  _SFR_MEM16(<span class="hx">0x092C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3015"><a href="iox16c4.h.html#L3015">3015</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCD  _SFR_MEM16(<span class="hx">0x092E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3016"><a href="iox16c4.h.html#L3016">3016</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_PERBUF  _SFR_MEM16(<span class="hx">0x0936</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3017"><a href="iox16c4.h.html#L3017">3017</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCABUF  _SFR_MEM16(<span class="hx">0x0938</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3018"><a href="iox16c4.h.html#L3018">3018</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCBBUF  _SFR_MEM16(<span class="hx">0x093A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3019"><a href="iox16c4.h.html#L3019">3019</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCCBUF  _SFR_MEM16(<span class="hx">0x093C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3020"><a href="iox16c4.h.html#L3020">3020</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCDBUF  _SFR_MEM16(<span class="hx">0x093E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3021"><a href="iox16c4.h.html#L3021">3021</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3022"><a href="iox16c4.h.html#L3022">3022</a></th><td class="line-code"><pre><span class="c">/* TC2 - 16-bit Timer/Counter type 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3023"><a href="iox16c4.h.html#L3023">3023</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_CTRLA  _SFR_MEM8(<span class="hx">0x0900</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3024"><a href="iox16c4.h.html#L3024">3024</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_CTRLB  _SFR_MEM8(<span class="hx">0x0901</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3025"><a href="iox16c4.h.html#L3025">3025</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_CTRLC  _SFR_MEM8(<span class="hx">0x0902</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3026"><a href="iox16c4.h.html#L3026">3026</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_CTRLE  _SFR_MEM8(<span class="hx">0x0904</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3027"><a href="iox16c4.h.html#L3027">3027</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_INTCTRLA  _SFR_MEM8(<span class="hx">0x0906</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3028"><a href="iox16c4.h.html#L3028">3028</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_INTCTRLB  _SFR_MEM8(<span class="hx">0x0907</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3029"><a href="iox16c4.h.html#L3029">3029</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_CTRLF  _SFR_MEM8(<span class="hx">0x0909</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3030"><a href="iox16c4.h.html#L3030">3030</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_INTFLAGS  _SFR_MEM8(<span class="hx">0x090C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3031"><a href="iox16c4.h.html#L3031">3031</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCNT  _SFR_MEM8(<span class="hx">0x0920</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3032"><a href="iox16c4.h.html#L3032">3032</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HCNT  _SFR_MEM8(<span class="hx">0x0921</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3033"><a href="iox16c4.h.html#L3033">3033</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LPER  _SFR_MEM8(<span class="hx">0x0926</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3034"><a href="iox16c4.h.html#L3034">3034</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HPER  _SFR_MEM8(<span class="hx">0x0927</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3035"><a href="iox16c4.h.html#L3035">3035</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPA  _SFR_MEM8(<span class="hx">0x0928</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3036"><a href="iox16c4.h.html#L3036">3036</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HCMPA  _SFR_MEM8(<span class="hx">0x0929</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3037"><a href="iox16c4.h.html#L3037">3037</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPB  _SFR_MEM8(<span class="hx">0x092A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3038"><a href="iox16c4.h.html#L3038">3038</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HCMPB  _SFR_MEM8(<span class="hx">0x092B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3039"><a href="iox16c4.h.html#L3039">3039</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPC  _SFR_MEM8(<span class="hx">0x092C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3040"><a href="iox16c4.h.html#L3040">3040</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HCMPC  _SFR_MEM8(<span class="hx">0x092D</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3041"><a href="iox16c4.h.html#L3041">3041</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPD  _SFR_MEM8(<span class="hx">0x092E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3042"><a href="iox16c4.h.html#L3042">3042</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HCMPD  _SFR_MEM8(<span class="hx">0x092F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3043"><a href="iox16c4.h.html#L3043">3043</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3044"><a href="iox16c4.h.html#L3044">3044</a></th><td class="line-code"><pre><span class="c">/* USART - Universal Synchronous/Asynchronous Receiver/Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3045"><a href="iox16c4.h.html#L3045">3045</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_DATA  _SFR_MEM8(<span class="hx">0x09A0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3046"><a href="iox16c4.h.html#L3046">3046</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_STATUS  _SFR_MEM8(<span class="hx">0x09A1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3047"><a href="iox16c4.h.html#L3047">3047</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_CTRLA  _SFR_MEM8(<span class="hx">0x09A3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3048"><a href="iox16c4.h.html#L3048">3048</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_CTRLB  _SFR_MEM8(<span class="hx">0x09A4</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3049"><a href="iox16c4.h.html#L3049">3049</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_CTRLC  _SFR_MEM8(<span class="hx">0x09A5</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3050"><a href="iox16c4.h.html#L3050">3050</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_BAUDCTRLA  _SFR_MEM8(<span class="hx">0x09A6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3051"><a href="iox16c4.h.html#L3051">3051</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_BAUDCTRLB  _SFR_MEM8(<span class="hx">0x09A7</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3052"><a href="iox16c4.h.html#L3052">3052</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3053"><a href="iox16c4.h.html#L3053">3053</a></th><td class="line-code"><pre><span class="c">/* SPI - Serial Peripheral Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3054"><a href="iox16c4.h.html#L3054">3054</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID_CTRL  _SFR_MEM8(<span class="hx">0x09C0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3055"><a href="iox16c4.h.html#L3055">3055</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID_INTCTRL  _SFR_MEM8(<span class="hx">0x09C1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3056"><a href="iox16c4.h.html#L3056">3056</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID_STATUS  _SFR_MEM8(<span class="hx">0x09C2</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3057"><a href="iox16c4.h.html#L3057">3057</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID_DATA  _SFR_MEM8(<span class="hx">0x09C3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3058"><a href="iox16c4.h.html#L3058">3058</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3059"><a href="iox16c4.h.html#L3059">3059</a></th><td class="line-code"><pre><span class="c">/* TC0 - 16-bit Timer/Counter 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3060"><a href="iox16c4.h.html#L3060">3060</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLA  _SFR_MEM8(<span class="hx">0x0A00</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3061"><a href="iox16c4.h.html#L3061">3061</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLB  _SFR_MEM8(<span class="hx">0x0A01</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3062"><a href="iox16c4.h.html#L3062">3062</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLC  _SFR_MEM8(<span class="hx">0x0A02</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3063"><a href="iox16c4.h.html#L3063">3063</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLD  _SFR_MEM8(<span class="hx">0x0A03</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3064"><a href="iox16c4.h.html#L3064">3064</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLE  _SFR_MEM8(<span class="hx">0x0A04</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3065"><a href="iox16c4.h.html#L3065">3065</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_INTCTRLA  _SFR_MEM8(<span class="hx">0x0A06</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3066"><a href="iox16c4.h.html#L3066">3066</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_INTCTRLB  _SFR_MEM8(<span class="hx">0x0A07</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3067"><a href="iox16c4.h.html#L3067">3067</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLFCLR  _SFR_MEM8(<span class="hx">0x0A08</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3068"><a href="iox16c4.h.html#L3068">3068</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLFSET  _SFR_MEM8(<span class="hx">0x0A09</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3069"><a href="iox16c4.h.html#L3069">3069</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLGCLR  _SFR_MEM8(<span class="hx">0x0A0A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3070"><a href="iox16c4.h.html#L3070">3070</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CTRLGSET  _SFR_MEM8(<span class="hx">0x0A0B</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3071"><a href="iox16c4.h.html#L3071">3071</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_INTFLAGS  _SFR_MEM8(<span class="hx">0x0A0C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3072"><a href="iox16c4.h.html#L3072">3072</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_TEMP  _SFR_MEM8(<span class="hx">0x0A0F</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3073"><a href="iox16c4.h.html#L3073">3073</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CNT  _SFR_MEM16(<span class="hx">0x0A20</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3074"><a href="iox16c4.h.html#L3074">3074</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_PER  _SFR_MEM16(<span class="hx">0x0A26</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3075"><a href="iox16c4.h.html#L3075">3075</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCA  _SFR_MEM16(<span class="hx">0x0A28</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3076"><a href="iox16c4.h.html#L3076">3076</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCB  _SFR_MEM16(<span class="hx">0x0A2A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3077"><a href="iox16c4.h.html#L3077">3077</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCC  _SFR_MEM16(<span class="hx">0x0A2C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3078"><a href="iox16c4.h.html#L3078">3078</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCD  _SFR_MEM16(<span class="hx">0x0A2E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3079"><a href="iox16c4.h.html#L3079">3079</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_PERBUF  _SFR_MEM16(<span class="hx">0x0A36</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3080"><a href="iox16c4.h.html#L3080">3080</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCABUF  _SFR_MEM16(<span class="hx">0x0A38</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3081"><a href="iox16c4.h.html#L3081">3081</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCBBUF  _SFR_MEM16(<span class="hx">0x0A3A</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3082"><a href="iox16c4.h.html#L3082">3082</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCCBUF  _SFR_MEM16(<span class="hx">0x0A3C</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3083"><a href="iox16c4.h.html#L3083">3083</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCDBUF  _SFR_MEM16(<span class="hx">0x0A3E</span>)
</pre></td></tr>


<tr><th class="line-num" id="L3084"><a href="iox16c4.h.html#L3084">3084</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3085"><a href="iox16c4.h.html#L3085">3085</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3086"><a href="iox16c4.h.html#L3086">3086</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3087"><a href="iox16c4.h.html#L3087">3087</a></th><td class="line-code"><pre><span class="c">/*================== Bitfield Definitions ================== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3088"><a href="iox16c4.h.html#L3088">3088</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3089"><a href="iox16c4.h.html#L3089">3089</a></th><td class="line-code"><pre><span class="c">/* VPORT - Virtual Ports */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3090"><a href="iox16c4.h.html#L3090">3090</a></th><td class="line-code"><pre><span class="c">/* VPORT.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3091"><a href="iox16c4.h.html#L3091">3091</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT_INT1IF_bm  <span class="hx">0x02</span>  <span class="c">/* Port Interrupt 1 Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3092"><a href="iox16c4.h.html#L3092">3092</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT_INT1IF_bp  <span class="i">1</span>  <span class="c">/* Port Interrupt 1 Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3093"><a href="iox16c4.h.html#L3093">3093</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3094"><a href="iox16c4.h.html#L3094">3094</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT_INT0IF_bm  <span class="hx">0x01</span>  <span class="c">/* Port Interrupt 0 Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3095"><a href="iox16c4.h.html#L3095">3095</a></th><td class="line-code"><pre><span class="pp">#define</span> VPORT_INT0IF_bp  <span class="i">0</span>  <span class="c">/* Port Interrupt 0 Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3096"><a href="iox16c4.h.html#L3096">3096</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3097"><a href="iox16c4.h.html#L3097">3097</a></th><td class="line-code"><pre><span class="c">/* XOCD - On-Chip Debug System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3098"><a href="iox16c4.h.html#L3098">3098</a></th><td class="line-code"><pre><span class="c">/* OCD.OCDR0  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3099"><a href="iox16c4.h.html#L3099">3099</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD_gm  <span class="hx">0xFF</span>  <span class="c">/* OCDR Dirty group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3100"><a href="iox16c4.h.html#L3100">3100</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD_gp  <span class="i">0</span>  <span class="c">/* OCDR Dirty group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3101"><a href="iox16c4.h.html#L3101">3101</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* OCDR Dirty bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3102"><a href="iox16c4.h.html#L3102">3102</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD0_bp  <span class="i">0</span>  <span class="c">/* OCDR Dirty bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3103"><a href="iox16c4.h.html#L3103">3103</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* OCDR Dirty bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3104"><a href="iox16c4.h.html#L3104">3104</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD1_bp  <span class="i">1</span>  <span class="c">/* OCDR Dirty bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3105"><a href="iox16c4.h.html#L3105">3105</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* OCDR Dirty bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3106"><a href="iox16c4.h.html#L3106">3106</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD2_bp  <span class="i">2</span>  <span class="c">/* OCDR Dirty bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3107"><a href="iox16c4.h.html#L3107">3107</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* OCDR Dirty bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3108"><a href="iox16c4.h.html#L3108">3108</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD3_bp  <span class="i">3</span>  <span class="c">/* OCDR Dirty bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3109"><a href="iox16c4.h.html#L3109">3109</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* OCDR Dirty bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3110"><a href="iox16c4.h.html#L3110">3110</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD4_bp  <span class="i">4</span>  <span class="c">/* OCDR Dirty bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3111"><a href="iox16c4.h.html#L3111">3111</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* OCDR Dirty bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3112"><a href="iox16c4.h.html#L3112">3112</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD5_bp  <span class="i">5</span>  <span class="c">/* OCDR Dirty bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3113"><a href="iox16c4.h.html#L3113">3113</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* OCDR Dirty bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3114"><a href="iox16c4.h.html#L3114">3114</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD6_bp  <span class="i">6</span>  <span class="c">/* OCDR Dirty bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3115"><a href="iox16c4.h.html#L3115">3115</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD7_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* OCDR Dirty bit 7 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3116"><a href="iox16c4.h.html#L3116">3116</a></th><td class="line-code"><pre><span class="pp">#define</span> OCD_OCDRD7_bp  <span class="i">7</span>  <span class="c">/* OCDR Dirty bit 7 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3117"><a href="iox16c4.h.html#L3117">3117</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3118"><a href="iox16c4.h.html#L3118">3118</a></th><td class="line-code"><pre><span class="c">/* OCD.OCDR1  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3119"><a href="iox16c4.h.html#L3119">3119</a></th><td class="line-code"><pre><span class="c">/* OCD_OCDRD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3120"><a href="iox16c4.h.html#L3120">3120</a></th><td class="line-code"><pre><span class="c">/* OCD_OCDRD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3121"><a href="iox16c4.h.html#L3121">3121</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3122"><a href="iox16c4.h.html#L3122">3122</a></th><td class="line-code"><pre><span class="c">/* CPU - CPU */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3123"><a href="iox16c4.h.html#L3123">3123</a></th><td class="line-code"><pre><span class="c">/* CPU.CCP  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3124"><a href="iox16c4.h.html#L3124">3124</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP_gm  <span class="hx">0xFF</span>  <span class="c">/* CCP signature group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3125"><a href="iox16c4.h.html#L3125">3125</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP_gp  <span class="i">0</span>  <span class="c">/* CCP signature group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3126"><a href="iox16c4.h.html#L3126">3126</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* CCP signature bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3127"><a href="iox16c4.h.html#L3127">3127</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP0_bp  <span class="i">0</span>  <span class="c">/* CCP signature bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3128"><a href="iox16c4.h.html#L3128">3128</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* CCP signature bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3129"><a href="iox16c4.h.html#L3129">3129</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP1_bp  <span class="i">1</span>  <span class="c">/* CCP signature bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3130"><a href="iox16c4.h.html#L3130">3130</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* CCP signature bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3131"><a href="iox16c4.h.html#L3131">3131</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP2_bp  <span class="i">2</span>  <span class="c">/* CCP signature bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3132"><a href="iox16c4.h.html#L3132">3132</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* CCP signature bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3133"><a href="iox16c4.h.html#L3133">3133</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP3_bp  <span class="i">3</span>  <span class="c">/* CCP signature bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3134"><a href="iox16c4.h.html#L3134">3134</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* CCP signature bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3135"><a href="iox16c4.h.html#L3135">3135</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP4_bp  <span class="i">4</span>  <span class="c">/* CCP signature bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3136"><a href="iox16c4.h.html#L3136">3136</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* CCP signature bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3137"><a href="iox16c4.h.html#L3137">3137</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP5_bp  <span class="i">5</span>  <span class="c">/* CCP signature bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3138"><a href="iox16c4.h.html#L3138">3138</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* CCP signature bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3139"><a href="iox16c4.h.html#L3139">3139</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP6_bp  <span class="i">6</span>  <span class="c">/* CCP signature bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3140"><a href="iox16c4.h.html#L3140">3140</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP7_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* CCP signature bit 7 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3141"><a href="iox16c4.h.html#L3141">3141</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_CCP7_bp  <span class="i">7</span>  <span class="c">/* CCP signature bit 7 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3142"><a href="iox16c4.h.html#L3142">3142</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3143"><a href="iox16c4.h.html#L3143">3143</a></th><td class="line-code"><pre><span class="c">/* CPU.SREG  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3144"><a href="iox16c4.h.html#L3144">3144</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_I_bm  <span class="hx">0x80</span>  <span class="c">/* Global Interrupt Enable Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3145"><a href="iox16c4.h.html#L3145">3145</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_I_bp  <span class="i">7</span>  <span class="c">/* Global Interrupt Enable Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3146"><a href="iox16c4.h.html#L3146">3146</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3147"><a href="iox16c4.h.html#L3147">3147</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_T_bm  <span class="hx">0x40</span>  <span class="c">/* Transfer Bit bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3148"><a href="iox16c4.h.html#L3148">3148</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_T_bp  <span class="i">6</span>  <span class="c">/* Transfer Bit bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3149"><a href="iox16c4.h.html#L3149">3149</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3150"><a href="iox16c4.h.html#L3150">3150</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_H_bm  <span class="hx">0x20</span>  <span class="c">/* Half Carry Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3151"><a href="iox16c4.h.html#L3151">3151</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_H_bp  <span class="i">5</span>  <span class="c">/* Half Carry Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3152"><a href="iox16c4.h.html#L3152">3152</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3153"><a href="iox16c4.h.html#L3153">3153</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_S_bm  <span class="hx">0x10</span>  <span class="c">/* N Exclusive Or V Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3154"><a href="iox16c4.h.html#L3154">3154</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_S_bp  <span class="i">4</span>  <span class="c">/* N Exclusive Or V Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3155"><a href="iox16c4.h.html#L3155">3155</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3156"><a href="iox16c4.h.html#L3156">3156</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_V_bm  <span class="hx">0x08</span>  <span class="c">/* Two's Complement Overflow Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3157"><a href="iox16c4.h.html#L3157">3157</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_V_bp  <span class="i">3</span>  <span class="c">/* Two's Complement Overflow Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3158"><a href="iox16c4.h.html#L3158">3158</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3159"><a href="iox16c4.h.html#L3159">3159</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_N_bm  <span class="hx">0x04</span>  <span class="c">/* Negative Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3160"><a href="iox16c4.h.html#L3160">3160</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_N_bp  <span class="i">2</span>  <span class="c">/* Negative Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3161"><a href="iox16c4.h.html#L3161">3161</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3162"><a href="iox16c4.h.html#L3162">3162</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_Z_bm  <span class="hx">0x02</span>  <span class="c">/* Zero Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3163"><a href="iox16c4.h.html#L3163">3163</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_Z_bp  <span class="i">1</span>  <span class="c">/* Zero Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3164"><a href="iox16c4.h.html#L3164">3164</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3165"><a href="iox16c4.h.html#L3165">3165</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_C_bm  <span class="hx">0x01</span>  <span class="c">/* Carry Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3166"><a href="iox16c4.h.html#L3166">3166</a></th><td class="line-code"><pre><span class="pp">#define</span> CPU_C_bp  <span class="i">0</span>  <span class="c">/* Carry Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3167"><a href="iox16c4.h.html#L3167">3167</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3168"><a href="iox16c4.h.html#L3168">3168</a></th><td class="line-code"><pre><span class="c">/* CLK - Clock System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3169"><a href="iox16c4.h.html#L3169">3169</a></th><td class="line-code"><pre><span class="c">/* CLK.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3170"><a href="iox16c4.h.html#L3170">3170</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL_gm  <span class="hx">0x07</span>  <span class="c">/* System Clock Selection group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3171"><a href="iox16c4.h.html#L3171">3171</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL_gp  <span class="i">0</span>  <span class="c">/* System Clock Selection group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3172"><a href="iox16c4.h.html#L3172">3172</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* System Clock Selection bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3173"><a href="iox16c4.h.html#L3173">3173</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL0_bp  <span class="i">0</span>  <span class="c">/* System Clock Selection bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3174"><a href="iox16c4.h.html#L3174">3174</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* System Clock Selection bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3175"><a href="iox16c4.h.html#L3175">3175</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL1_bp  <span class="i">1</span>  <span class="c">/* System Clock Selection bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3176"><a href="iox16c4.h.html#L3176">3176</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* System Clock Selection bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3177"><a href="iox16c4.h.html#L3177">3177</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_SCLKSEL2_bp  <span class="i">2</span>  <span class="c">/* System Clock Selection bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3178"><a href="iox16c4.h.html#L3178">3178</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3179"><a href="iox16c4.h.html#L3179">3179</a></th><td class="line-code"><pre><span class="c">/* CLK.PSCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3180"><a href="iox16c4.h.html#L3180">3180</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV_gm  <span class="hx">0x7C</span>  <span class="c">/* Prescaler A Division Factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3181"><a href="iox16c4.h.html#L3181">3181</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV_gp  <span class="i">2</span>  <span class="c">/* Prescaler A Division Factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3182"><a href="iox16c4.h.html#L3182">3182</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Prescaler A Division Factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3183"><a href="iox16c4.h.html#L3183">3183</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV0_bp  <span class="i">2</span>  <span class="c">/* Prescaler A Division Factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3184"><a href="iox16c4.h.html#L3184">3184</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Prescaler A Division Factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3185"><a href="iox16c4.h.html#L3185">3185</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV1_bp  <span class="i">3</span>  <span class="c">/* Prescaler A Division Factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3186"><a href="iox16c4.h.html#L3186">3186</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Prescaler A Division Factor bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3187"><a href="iox16c4.h.html#L3187">3187</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV2_bp  <span class="i">4</span>  <span class="c">/* Prescaler A Division Factor bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3188"><a href="iox16c4.h.html#L3188">3188</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Prescaler A Division Factor bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3189"><a href="iox16c4.h.html#L3189">3189</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV3_bp  <span class="i">5</span>  <span class="c">/* Prescaler A Division Factor bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3190"><a href="iox16c4.h.html#L3190">3190</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Prescaler A Division Factor bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3191"><a href="iox16c4.h.html#L3191">3191</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSADIV4_bp  <span class="i">6</span>  <span class="c">/* Prescaler A Division Factor bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3192"><a href="iox16c4.h.html#L3192">3192</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3193"><a href="iox16c4.h.html#L3193">3193</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSBCDIV_gm  <span class="hx">0x03</span>  <span class="c">/* Prescaler B and C Division factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3194"><a href="iox16c4.h.html#L3194">3194</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSBCDIV_gp  <span class="i">0</span>  <span class="c">/* Prescaler B and C Division factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3195"><a href="iox16c4.h.html#L3195">3195</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSBCDIV0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Prescaler B and C Division factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3196"><a href="iox16c4.h.html#L3196">3196</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSBCDIV0_bp  <span class="i">0</span>  <span class="c">/* Prescaler B and C Division factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3197"><a href="iox16c4.h.html#L3197">3197</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSBCDIV1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Prescaler B and C Division factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3198"><a href="iox16c4.h.html#L3198">3198</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_PSBCDIV1_bp  <span class="i">1</span>  <span class="c">/* Prescaler B and C Division factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3199"><a href="iox16c4.h.html#L3199">3199</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3200"><a href="iox16c4.h.html#L3200">3200</a></th><td class="line-code"><pre><span class="c">/* CLK.LOCK  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3201"><a href="iox16c4.h.html#L3201">3201</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_LOCK_bm  <span class="hx">0x01</span>  <span class="c">/* Clock System Lock bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3202"><a href="iox16c4.h.html#L3202">3202</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_LOCK_bp  <span class="i">0</span>  <span class="c">/* Clock System Lock bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3203"><a href="iox16c4.h.html#L3203">3203</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3204"><a href="iox16c4.h.html#L3204">3204</a></th><td class="line-code"><pre><span class="c">/* CLK.RTCCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3205"><a href="iox16c4.h.html#L3205">3205</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC_gm  <span class="hx">0x0E</span>  <span class="c">/* Clock Source group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3206"><a href="iox16c4.h.html#L3206">3206</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC_gp  <span class="i">1</span>  <span class="c">/* Clock Source group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3207"><a href="iox16c4.h.html#L3207">3207</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Clock Source bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3208"><a href="iox16c4.h.html#L3208">3208</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC0_bp  <span class="i">1</span>  <span class="c">/* Clock Source bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3209"><a href="iox16c4.h.html#L3209">3209</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Clock Source bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3210"><a href="iox16c4.h.html#L3210">3210</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC1_bp  <span class="i">2</span>  <span class="c">/* Clock Source bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3211"><a href="iox16c4.h.html#L3211">3211</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Clock Source bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3212"><a href="iox16c4.h.html#L3212">3212</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCSRC2_bp  <span class="i">3</span>  <span class="c">/* Clock Source bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3213"><a href="iox16c4.h.html#L3213">3213</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3214"><a href="iox16c4.h.html#L3214">3214</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCEN_bm  <span class="hx">0x01</span>  <span class="c">/* Clock Source Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3215"><a href="iox16c4.h.html#L3215">3215</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_RTCEN_bp  <span class="i">0</span>  <span class="c">/* Clock Source Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3216"><a href="iox16c4.h.html#L3216">3216</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3217"><a href="iox16c4.h.html#L3217">3217</a></th><td class="line-code"><pre><span class="c">/* CLK.USBCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3218"><a href="iox16c4.h.html#L3218">3218</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV_gm  <span class="hx">0x38</span>  <span class="c">/* Prescaler Division Factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3219"><a href="iox16c4.h.html#L3219">3219</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV_gp  <span class="i">3</span>  <span class="c">/* Prescaler Division Factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3220"><a href="iox16c4.h.html#L3220">3220</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Prescaler Division Factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3221"><a href="iox16c4.h.html#L3221">3221</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV0_bp  <span class="i">3</span>  <span class="c">/* Prescaler Division Factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3222"><a href="iox16c4.h.html#L3222">3222</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Prescaler Division Factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3223"><a href="iox16c4.h.html#L3223">3223</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV1_bp  <span class="i">4</span>  <span class="c">/* Prescaler Division Factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3224"><a href="iox16c4.h.html#L3224">3224</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Prescaler Division Factor bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3225"><a href="iox16c4.h.html#L3225">3225</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBPSDIV2_bp  <span class="i">5</span>  <span class="c">/* Prescaler Division Factor bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3226"><a href="iox16c4.h.html#L3226">3226</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3227"><a href="iox16c4.h.html#L3227">3227</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSRC_gm  <span class="hx">0x06</span>  <span class="c">/* Clock Source group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3228"><a href="iox16c4.h.html#L3228">3228</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSRC_gp  <span class="i">1</span>  <span class="c">/* Clock Source group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3229"><a href="iox16c4.h.html#L3229">3229</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSRC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Clock Source bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3230"><a href="iox16c4.h.html#L3230">3230</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSRC0_bp  <span class="i">1</span>  <span class="c">/* Clock Source bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3231"><a href="iox16c4.h.html#L3231">3231</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSRC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Clock Source bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3232"><a href="iox16c4.h.html#L3232">3232</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSRC1_bp  <span class="i">2</span>  <span class="c">/* Clock Source bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3233"><a href="iox16c4.h.html#L3233">3233</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3234"><a href="iox16c4.h.html#L3234">3234</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSEN_bm  <span class="hx">0x01</span>  <span class="c">/* Clock Source Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3235"><a href="iox16c4.h.html#L3235">3235</a></th><td class="line-code"><pre><span class="pp">#define</span> CLK_USBSEN_bp  <span class="i">0</span>  <span class="c">/* Clock Source Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3236"><a href="iox16c4.h.html#L3236">3236</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3237"><a href="iox16c4.h.html#L3237">3237</a></th><td class="line-code"><pre><span class="c">/* PR.PRGEN  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3238"><a href="iox16c4.h.html#L3238">3238</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_USB_bm  <span class="hx">0x40</span>  <span class="c">/* USB bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3239"><a href="iox16c4.h.html#L3239">3239</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_USB_bp  <span class="i">6</span>  <span class="c">/* USB bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3240"><a href="iox16c4.h.html#L3240">3240</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3241"><a href="iox16c4.h.html#L3241">3241</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_AES_bm  <span class="hx">0x10</span>  <span class="c">/* AES bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3242"><a href="iox16c4.h.html#L3242">3242</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_AES_bp  <span class="i">4</span>  <span class="c">/* AES bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3243"><a href="iox16c4.h.html#L3243">3243</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3244"><a href="iox16c4.h.html#L3244">3244</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_RTC_bm  <span class="hx">0x04</span>  <span class="c">/* Real-time Counter bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3245"><a href="iox16c4.h.html#L3245">3245</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_RTC_bp  <span class="i">2</span>  <span class="c">/* Real-time Counter bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3246"><a href="iox16c4.h.html#L3246">3246</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3247"><a href="iox16c4.h.html#L3247">3247</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_EVSYS_bm  <span class="hx">0x02</span>  <span class="c">/* Event System bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3248"><a href="iox16c4.h.html#L3248">3248</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_EVSYS_bp  <span class="i">1</span>  <span class="c">/* Event System bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3249"><a href="iox16c4.h.html#L3249">3249</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3250"><a href="iox16c4.h.html#L3250">3250</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_DMA_bm  <span class="hx">0x01</span>  <span class="c">/* DMA-Controller bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3251"><a href="iox16c4.h.html#L3251">3251</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_DMA_bp  <span class="i">0</span>  <span class="c">/* DMA-Controller bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3252"><a href="iox16c4.h.html#L3252">3252</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3253"><a href="iox16c4.h.html#L3253">3253</a></th><td class="line-code"><pre><span class="c">/* PR.PRPA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3254"><a href="iox16c4.h.html#L3254">3254</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_ADC_bm  <span class="hx">0x02</span>  <span class="c">/* Port A ADC bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3255"><a href="iox16c4.h.html#L3255">3255</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_ADC_bp  <span class="i">1</span>  <span class="c">/* Port A ADC bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3256"><a href="iox16c4.h.html#L3256">3256</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3257"><a href="iox16c4.h.html#L3257">3257</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_AC_bm  <span class="hx">0x01</span>  <span class="c">/* Port A Analog Comparator bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3258"><a href="iox16c4.h.html#L3258">3258</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_AC_bp  <span class="i">0</span>  <span class="c">/* Port A Analog Comparator bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3259"><a href="iox16c4.h.html#L3259">3259</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3260"><a href="iox16c4.h.html#L3260">3260</a></th><td class="line-code"><pre><span class="c">/* PR.PRPC  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3261"><a href="iox16c4.h.html#L3261">3261</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_TWI_bm  <span class="hx">0x40</span>  <span class="c">/* Port C Two-wire Interface bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3262"><a href="iox16c4.h.html#L3262">3262</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_TWI_bp  <span class="i">6</span>  <span class="c">/* Port C Two-wire Interface bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3263"><a href="iox16c4.h.html#L3263">3263</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3264"><a href="iox16c4.h.html#L3264">3264</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_USART1_bm  <span class="hx">0x20</span>  <span class="c">/* Port C USART1 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3265"><a href="iox16c4.h.html#L3265">3265</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_USART1_bp  <span class="i">5</span>  <span class="c">/* Port C USART1 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3266"><a href="iox16c4.h.html#L3266">3266</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3267"><a href="iox16c4.h.html#L3267">3267</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_USART0_bm  <span class="hx">0x10</span>  <span class="c">/* Port C USART0 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3268"><a href="iox16c4.h.html#L3268">3268</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_USART0_bp  <span class="i">4</span>  <span class="c">/* Port C USART0 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3269"><a href="iox16c4.h.html#L3269">3269</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3270"><a href="iox16c4.h.html#L3270">3270</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_SPI_bm  <span class="hx">0x08</span>  <span class="c">/* Port C SPI bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3271"><a href="iox16c4.h.html#L3271">3271</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_SPI_bp  <span class="i">3</span>  <span class="c">/* Port C SPI bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3272"><a href="iox16c4.h.html#L3272">3272</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3273"><a href="iox16c4.h.html#L3273">3273</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_HIRES_bm  <span class="hx">0x04</span>  <span class="c">/* Port C AWEX bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3274"><a href="iox16c4.h.html#L3274">3274</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_HIRES_bp  <span class="i">2</span>  <span class="c">/* Port C AWEX bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3275"><a href="iox16c4.h.html#L3275">3275</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3276"><a href="iox16c4.h.html#L3276">3276</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_TC1_bm  <span class="hx">0x02</span>  <span class="c">/* Port C Timer/Counter1 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3277"><a href="iox16c4.h.html#L3277">3277</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_TC1_bp  <span class="i">1</span>  <span class="c">/* Port C Timer/Counter1 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3278"><a href="iox16c4.h.html#L3278">3278</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3279"><a href="iox16c4.h.html#L3279">3279</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_TC0_bm  <span class="hx">0x01</span>  <span class="c">/* Port C Timer/Counter0 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3280"><a href="iox16c4.h.html#L3280">3280</a></th><td class="line-code"><pre><span class="pp">#define</span> PR_TC0_bp  <span class="i">0</span>  <span class="c">/* Port C Timer/Counter0 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3281"><a href="iox16c4.h.html#L3281">3281</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3282"><a href="iox16c4.h.html#L3282">3282</a></th><td class="line-code"><pre><span class="c">/* PR.PRPD  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3283"><a href="iox16c4.h.html#L3283">3283</a></th><td class="line-code"><pre><span class="c">/* PR_USART0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3284"><a href="iox16c4.h.html#L3284">3284</a></th><td class="line-code"><pre><span class="c">/* PR_USART0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3285"><a href="iox16c4.h.html#L3285">3285</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3286"><a href="iox16c4.h.html#L3286">3286</a></th><td class="line-code"><pre><span class="c">/* PR_SPI  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3287"><a href="iox16c4.h.html#L3287">3287</a></th><td class="line-code"><pre><span class="c">/* PR_SPI  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3288"><a href="iox16c4.h.html#L3288">3288</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3289"><a href="iox16c4.h.html#L3289">3289</a></th><td class="line-code"><pre><span class="c">/* PR_TC0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3290"><a href="iox16c4.h.html#L3290">3290</a></th><td class="line-code"><pre><span class="c">/* PR_TC0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3291"><a href="iox16c4.h.html#L3291">3291</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3292"><a href="iox16c4.h.html#L3292">3292</a></th><td class="line-code"><pre><span class="c">/* PR.PRPE  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3293"><a href="iox16c4.h.html#L3293">3293</a></th><td class="line-code"><pre><span class="c">/* PR_TWI  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3294"><a href="iox16c4.h.html#L3294">3294</a></th><td class="line-code"><pre><span class="c">/* PR_TWI  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3295"><a href="iox16c4.h.html#L3295">3295</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3296"><a href="iox16c4.h.html#L3296">3296</a></th><td class="line-code"><pre><span class="c">/* PR_USART0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3297"><a href="iox16c4.h.html#L3297">3297</a></th><td class="line-code"><pre><span class="c">/* PR_USART0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3298"><a href="iox16c4.h.html#L3298">3298</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3299"><a href="iox16c4.h.html#L3299">3299</a></th><td class="line-code"><pre><span class="c">/* PR_TC0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3300"><a href="iox16c4.h.html#L3300">3300</a></th><td class="line-code"><pre><span class="c">/* PR_TC0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3301"><a href="iox16c4.h.html#L3301">3301</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3302"><a href="iox16c4.h.html#L3302">3302</a></th><td class="line-code"><pre><span class="c">/* PR.PRPF  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3303"><a href="iox16c4.h.html#L3303">3303</a></th><td class="line-code"><pre><span class="c">/* PR_USART0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3304"><a href="iox16c4.h.html#L3304">3304</a></th><td class="line-code"><pre><span class="c">/* PR_USART0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3305"><a href="iox16c4.h.html#L3305">3305</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3306"><a href="iox16c4.h.html#L3306">3306</a></th><td class="line-code"><pre><span class="c">/* PR_TC0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3307"><a href="iox16c4.h.html#L3307">3307</a></th><td class="line-code"><pre><span class="c">/* PR_TC0  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3308"><a href="iox16c4.h.html#L3308">3308</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3309"><a href="iox16c4.h.html#L3309">3309</a></th><td class="line-code"><pre><span class="c">/* SLEEP - Sleep Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3310"><a href="iox16c4.h.html#L3310">3310</a></th><td class="line-code"><pre><span class="c">/* SLEEP.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3311"><a href="iox16c4.h.html#L3311">3311</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE_gm  <span class="hx">0x0E</span>  <span class="c">/* Sleep Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3312"><a href="iox16c4.h.html#L3312">3312</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE_gp  <span class="i">1</span>  <span class="c">/* Sleep Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3313"><a href="iox16c4.h.html#L3313">3313</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Sleep Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3314"><a href="iox16c4.h.html#L3314">3314</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE0_bp  <span class="i">1</span>  <span class="c">/* Sleep Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3315"><a href="iox16c4.h.html#L3315">3315</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Sleep Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3316"><a href="iox16c4.h.html#L3316">3316</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE1_bp  <span class="i">2</span>  <span class="c">/* Sleep Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3317"><a href="iox16c4.h.html#L3317">3317</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Sleep Mode bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3318"><a href="iox16c4.h.html#L3318">3318</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SMODE2_bp  <span class="i">3</span>  <span class="c">/* Sleep Mode bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3319"><a href="iox16c4.h.html#L3319">3319</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3320"><a href="iox16c4.h.html#L3320">3320</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SEN_bm  <span class="hx">0x01</span>  <span class="c">/* Sleep Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3321"><a href="iox16c4.h.html#L3321">3321</a></th><td class="line-code"><pre><span class="pp">#define</span> SLEEP_SEN_bp  <span class="i">0</span>  <span class="c">/* Sleep Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3322"><a href="iox16c4.h.html#L3322">3322</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3323"><a href="iox16c4.h.html#L3323">3323</a></th><td class="line-code"><pre><span class="c">/* OSC - Oscillator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3324"><a href="iox16c4.h.html#L3324">3324</a></th><td class="line-code"><pre><span class="c">/* OSC.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3325"><a href="iox16c4.h.html#L3325">3325</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLEN_bm  <span class="hx">0x10</span>  <span class="c">/* PLL Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3326"><a href="iox16c4.h.html#L3326">3326</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLEN_bp  <span class="i">4</span>  <span class="c">/* PLL Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3327"><a href="iox16c4.h.html#L3327">3327</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3328"><a href="iox16c4.h.html#L3328">3328</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCEN_bm  <span class="hx">0x08</span>  <span class="c">/* External Oscillator Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3329"><a href="iox16c4.h.html#L3329">3329</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCEN_bp  <span class="i">3</span>  <span class="c">/* External Oscillator Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3330"><a href="iox16c4.h.html#L3330">3330</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3331"><a href="iox16c4.h.html#L3331">3331</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32KEN_bm  <span class="hx">0x04</span>  <span class="c">/* Internal 32.768 kHz RC Oscillator Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3332"><a href="iox16c4.h.html#L3332">3332</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32KEN_bp  <span class="i">2</span>  <span class="c">/* Internal 32.768 kHz RC Oscillator Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3333"><a href="iox16c4.h.html#L3333">3333</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3334"><a href="iox16c4.h.html#L3334">3334</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MEN_bm  <span class="hx">0x02</span>  <span class="c">/* Internal 32 MHz RC Oscillator Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3335"><a href="iox16c4.h.html#L3335">3335</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MEN_bp  <span class="i">1</span>  <span class="c">/* Internal 32 MHz RC Oscillator Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3336"><a href="iox16c4.h.html#L3336">3336</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3337"><a href="iox16c4.h.html#L3337">3337</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC2MEN_bm  <span class="hx">0x01</span>  <span class="c">/* Internal 2 MHz RC Oscillator Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3338"><a href="iox16c4.h.html#L3338">3338</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC2MEN_bp  <span class="i">0</span>  <span class="c">/* Internal 2 MHz RC Oscillator Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3339"><a href="iox16c4.h.html#L3339">3339</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3340"><a href="iox16c4.h.html#L3340">3340</a></th><td class="line-code"><pre><span class="c">/* OSC.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3341"><a href="iox16c4.h.html#L3341">3341</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLRDY_bm  <span class="hx">0x10</span>  <span class="c">/* PLL Ready bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3342"><a href="iox16c4.h.html#L3342">3342</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLRDY_bp  <span class="i">4</span>  <span class="c">/* PLL Ready bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3343"><a href="iox16c4.h.html#L3343">3343</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3344"><a href="iox16c4.h.html#L3344">3344</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCRDY_bm  <span class="hx">0x08</span>  <span class="c">/* External Oscillator Ready bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3345"><a href="iox16c4.h.html#L3345">3345</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCRDY_bp  <span class="i">3</span>  <span class="c">/* External Oscillator Ready bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3346"><a href="iox16c4.h.html#L3346">3346</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3347"><a href="iox16c4.h.html#L3347">3347</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32KRDY_bm  <span class="hx">0x04</span>  <span class="c">/* Internal 32.768 kHz RC Oscillator Ready bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3348"><a href="iox16c4.h.html#L3348">3348</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32KRDY_bp  <span class="i">2</span>  <span class="c">/* Internal 32.768 kHz RC Oscillator Ready bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3349"><a href="iox16c4.h.html#L3349">3349</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3350"><a href="iox16c4.h.html#L3350">3350</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MRDY_bm  <span class="hx">0x02</span>  <span class="c">/* Internal 32 MHz RC Oscillator Ready bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3351"><a href="iox16c4.h.html#L3351">3351</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MRDY_bp  <span class="i">1</span>  <span class="c">/* Internal 32 MHz RC Oscillator Ready bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3352"><a href="iox16c4.h.html#L3352">3352</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3353"><a href="iox16c4.h.html#L3353">3353</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC2MRDY_bm  <span class="hx">0x01</span>  <span class="c">/* Internal 2 MHz RC Oscillator Ready bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3354"><a href="iox16c4.h.html#L3354">3354</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC2MRDY_bp  <span class="i">0</span>  <span class="c">/* Internal 2 MHz RC Oscillator Ready bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3355"><a href="iox16c4.h.html#L3355">3355</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3356"><a href="iox16c4.h.html#L3356">3356</a></th><td class="line-code"><pre><span class="c">/* OSC.XOSCCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3357"><a href="iox16c4.h.html#L3357">3357</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_FRQRANGE_gm  <span class="hx">0xC0</span>  <span class="c">/* Frequency Range group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3358"><a href="iox16c4.h.html#L3358">3358</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_FRQRANGE_gp  <span class="i">6</span>  <span class="c">/* Frequency Range group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3359"><a href="iox16c4.h.html#L3359">3359</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_FRQRANGE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Frequency Range bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3360"><a href="iox16c4.h.html#L3360">3360</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_FRQRANGE0_bp  <span class="i">6</span>  <span class="c">/* Frequency Range bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3361"><a href="iox16c4.h.html#L3361">3361</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_FRQRANGE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Frequency Range bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3362"><a href="iox16c4.h.html#L3362">3362</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_FRQRANGE1_bp  <span class="i">7</span>  <span class="c">/* Frequency Range bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3363"><a href="iox16c4.h.html#L3363">3363</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3364"><a href="iox16c4.h.html#L3364">3364</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_X32KLPM_bm  <span class="hx">0x20</span>  <span class="c">/* 32.768 kHz XTAL OSC Low-power Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3365"><a href="iox16c4.h.html#L3365">3365</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_X32KLPM_bp  <span class="i">5</span>  <span class="c">/* 32.768 kHz XTAL OSC Low-power Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3366"><a href="iox16c4.h.html#L3366">3366</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3367"><a href="iox16c4.h.html#L3367">3367</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCPWR_bm  <span class="hx">0x10</span>  <span class="c">/* 16 MHz Crystal Oscillator High Power mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3368"><a href="iox16c4.h.html#L3368">3368</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCPWR_bp  <span class="i">4</span>  <span class="c">/* 16 MHz Crystal Oscillator High Power mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3369"><a href="iox16c4.h.html#L3369">3369</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3370"><a href="iox16c4.h.html#L3370">3370</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* External Oscillator Selection and Startup Time group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3371"><a href="iox16c4.h.html#L3371">3371</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL_gp  <span class="i">0</span>  <span class="c">/* External Oscillator Selection and Startup Time group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3372"><a href="iox16c4.h.html#L3372">3372</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* External Oscillator Selection and Startup Time bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3373"><a href="iox16c4.h.html#L3373">3373</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL0_bp  <span class="i">0</span>  <span class="c">/* External Oscillator Selection and Startup Time bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3374"><a href="iox16c4.h.html#L3374">3374</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* External Oscillator Selection and Startup Time bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3375"><a href="iox16c4.h.html#L3375">3375</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL1_bp  <span class="i">1</span>  <span class="c">/* External Oscillator Selection and Startup Time bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3376"><a href="iox16c4.h.html#L3376">3376</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* External Oscillator Selection and Startup Time bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3377"><a href="iox16c4.h.html#L3377">3377</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL2_bp  <span class="i">2</span>  <span class="c">/* External Oscillator Selection and Startup Time bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3378"><a href="iox16c4.h.html#L3378">3378</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* External Oscillator Selection and Startup Time bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3379"><a href="iox16c4.h.html#L3379">3379</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCSEL3_bp  <span class="i">3</span>  <span class="c">/* External Oscillator Selection and Startup Time bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3380"><a href="iox16c4.h.html#L3380">3380</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3381"><a href="iox16c4.h.html#L3381">3381</a></th><td class="line-code"><pre><span class="c">/* OSC.XOSCFAIL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3382"><a href="iox16c4.h.html#L3382">3382</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFDIF_bm  <span class="hx">0x08</span>  <span class="c">/* PLL Failure Detection Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3383"><a href="iox16c4.h.html#L3383">3383</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFDIF_bp  <span class="i">3</span>  <span class="c">/* PLL Failure Detection Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3384"><a href="iox16c4.h.html#L3384">3384</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3385"><a href="iox16c4.h.html#L3385">3385</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFDEN_bm  <span class="hx">0x04</span>  <span class="c">/* PLL Failure Detection Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3386"><a href="iox16c4.h.html#L3386">3386</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFDEN_bp  <span class="i">2</span>  <span class="c">/* PLL Failure Detection Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3387"><a href="iox16c4.h.html#L3387">3387</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3388"><a href="iox16c4.h.html#L3388">3388</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCFDIF_bm  <span class="hx">0x02</span>  <span class="c">/* XOSC Failure Detection Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3389"><a href="iox16c4.h.html#L3389">3389</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCFDIF_bp  <span class="i">1</span>  <span class="c">/* XOSC Failure Detection Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3390"><a href="iox16c4.h.html#L3390">3390</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3391"><a href="iox16c4.h.html#L3391">3391</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCFDEN_bm  <span class="hx">0x01</span>  <span class="c">/* XOSC Failure Detection Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3392"><a href="iox16c4.h.html#L3392">3392</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_XOSCFDEN_bp  <span class="i">0</span>  <span class="c">/* XOSC Failure Detection Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3393"><a href="iox16c4.h.html#L3393">3393</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3394"><a href="iox16c4.h.html#L3394">3394</a></th><td class="line-code"><pre><span class="c">/* OSC.PLLCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3395"><a href="iox16c4.h.html#L3395">3395</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLSRC_gm  <span class="hx">0xC0</span>  <span class="c">/* Clock Source group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3396"><a href="iox16c4.h.html#L3396">3396</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLSRC_gp  <span class="i">6</span>  <span class="c">/* Clock Source group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3397"><a href="iox16c4.h.html#L3397">3397</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLSRC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Clock Source bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3398"><a href="iox16c4.h.html#L3398">3398</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLSRC0_bp  <span class="i">6</span>  <span class="c">/* Clock Source bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3399"><a href="iox16c4.h.html#L3399">3399</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLSRC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Clock Source bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3400"><a href="iox16c4.h.html#L3400">3400</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLSRC1_bp  <span class="i">7</span>  <span class="c">/* Clock Source bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3401"><a href="iox16c4.h.html#L3401">3401</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3402"><a href="iox16c4.h.html#L3402">3402</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLDIV_bm  <span class="hx">0x20</span>  <span class="c">/* Divide by 2 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3403"><a href="iox16c4.h.html#L3403">3403</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLDIV_bp  <span class="i">5</span>  <span class="c">/* Divide by 2 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3404"><a href="iox16c4.h.html#L3404">3404</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3405"><a href="iox16c4.h.html#L3405">3405</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC_gm  <span class="hx">0x1F</span>  <span class="c">/* Multiplication Factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3406"><a href="iox16c4.h.html#L3406">3406</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC_gp  <span class="i">0</span>  <span class="c">/* Multiplication Factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3407"><a href="iox16c4.h.html#L3407">3407</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Multiplication Factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3408"><a href="iox16c4.h.html#L3408">3408</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC0_bp  <span class="i">0</span>  <span class="c">/* Multiplication Factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3409"><a href="iox16c4.h.html#L3409">3409</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Multiplication Factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3410"><a href="iox16c4.h.html#L3410">3410</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC1_bp  <span class="i">1</span>  <span class="c">/* Multiplication Factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3411"><a href="iox16c4.h.html#L3411">3411</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Multiplication Factor bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3412"><a href="iox16c4.h.html#L3412">3412</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC2_bp  <span class="i">2</span>  <span class="c">/* Multiplication Factor bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3413"><a href="iox16c4.h.html#L3413">3413</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Multiplication Factor bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3414"><a href="iox16c4.h.html#L3414">3414</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC3_bp  <span class="i">3</span>  <span class="c">/* Multiplication Factor bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3415"><a href="iox16c4.h.html#L3415">3415</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Multiplication Factor bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3416"><a href="iox16c4.h.html#L3416">3416</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_PLLFAC4_bp  <span class="i">4</span>  <span class="c">/* Multiplication Factor bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3417"><a href="iox16c4.h.html#L3417">3417</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3418"><a href="iox16c4.h.html#L3418">3418</a></th><td class="line-code"><pre><span class="c">/* OSC.DFLLCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3419"><a href="iox16c4.h.html#L3419">3419</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MCREF_gm  <span class="hx">0x06</span>  <span class="c">/* 32 MHz DFLL Calibration Reference group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3420"><a href="iox16c4.h.html#L3420">3420</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MCREF_gp  <span class="i">1</span>  <span class="c">/* 32 MHz DFLL Calibration Reference group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3421"><a href="iox16c4.h.html#L3421">3421</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MCREF0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* 32 MHz DFLL Calibration Reference bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3422"><a href="iox16c4.h.html#L3422">3422</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MCREF0_bp  <span class="i">1</span>  <span class="c">/* 32 MHz DFLL Calibration Reference bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3423"><a href="iox16c4.h.html#L3423">3423</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MCREF1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* 32 MHz DFLL Calibration Reference bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3424"><a href="iox16c4.h.html#L3424">3424</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC32MCREF1_bp  <span class="i">2</span>  <span class="c">/* 32 MHz DFLL Calibration Reference bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3425"><a href="iox16c4.h.html#L3425">3425</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3426"><a href="iox16c4.h.html#L3426">3426</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC2MCREF_bm  <span class="hx">0x01</span>  <span class="c">/* 2 MHz DFLL Calibration Reference bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3427"><a href="iox16c4.h.html#L3427">3427</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_RC2MCREF_bp  <span class="i">0</span>  <span class="c">/* 2 MHz DFLL Calibration Reference bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3428"><a href="iox16c4.h.html#L3428">3428</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3429"><a href="iox16c4.h.html#L3429">3429</a></th><td class="line-code"><pre><span class="c">/* DFLL - DFLL */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3430"><a href="iox16c4.h.html#L3430">3430</a></th><td class="line-code"><pre><span class="c">/* DFLL.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3431"><a href="iox16c4.h.html#L3431">3431</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_ENABLE_bm  <span class="hx">0x01</span>  <span class="c">/* DFLL Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3432"><a href="iox16c4.h.html#L3432">3432</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_ENABLE_bp  <span class="i">0</span>  <span class="c">/* DFLL Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3433"><a href="iox16c4.h.html#L3433">3433</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3434"><a href="iox16c4.h.html#L3434">3434</a></th><td class="line-code"><pre><span class="c">/* DFLL.CALA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3435"><a href="iox16c4.h.html#L3435">3435</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL_gm  <span class="hx">0x7F</span>  <span class="c">/* DFLL Calibration Value A group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3436"><a href="iox16c4.h.html#L3436">3436</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL_gp  <span class="i">0</span>  <span class="c">/* DFLL Calibration Value A group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3437"><a href="iox16c4.h.html#L3437">3437</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* DFLL Calibration Value A bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3438"><a href="iox16c4.h.html#L3438">3438</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL0_bp  <span class="i">0</span>  <span class="c">/* DFLL Calibration Value A bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3439"><a href="iox16c4.h.html#L3439">3439</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* DFLL Calibration Value A bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3440"><a href="iox16c4.h.html#L3440">3440</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL1_bp  <span class="i">1</span>  <span class="c">/* DFLL Calibration Value A bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3441"><a href="iox16c4.h.html#L3441">3441</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* DFLL Calibration Value A bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3442"><a href="iox16c4.h.html#L3442">3442</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL2_bp  <span class="i">2</span>  <span class="c">/* DFLL Calibration Value A bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3443"><a href="iox16c4.h.html#L3443">3443</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* DFLL Calibration Value A bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3444"><a href="iox16c4.h.html#L3444">3444</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL3_bp  <span class="i">3</span>  <span class="c">/* DFLL Calibration Value A bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3445"><a href="iox16c4.h.html#L3445">3445</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* DFLL Calibration Value A bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3446"><a href="iox16c4.h.html#L3446">3446</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL4_bp  <span class="i">4</span>  <span class="c">/* DFLL Calibration Value A bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3447"><a href="iox16c4.h.html#L3447">3447</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* DFLL Calibration Value A bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3448"><a href="iox16c4.h.html#L3448">3448</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL5_bp  <span class="i">5</span>  <span class="c">/* DFLL Calibration Value A bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3449"><a href="iox16c4.h.html#L3449">3449</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* DFLL Calibration Value A bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3450"><a href="iox16c4.h.html#L3450">3450</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALL6_bp  <span class="i">6</span>  <span class="c">/* DFLL Calibration Value A bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3451"><a href="iox16c4.h.html#L3451">3451</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3452"><a href="iox16c4.h.html#L3452">3452</a></th><td class="line-code"><pre><span class="c">/* DFLL.CALB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3453"><a href="iox16c4.h.html#L3453">3453</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH_gm  <span class="hx">0x3F</span>  <span class="c">/* DFLL Calibration Value B group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3454"><a href="iox16c4.h.html#L3454">3454</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH_gp  <span class="i">0</span>  <span class="c">/* DFLL Calibration Value B group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3455"><a href="iox16c4.h.html#L3455">3455</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* DFLL Calibration Value B bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3456"><a href="iox16c4.h.html#L3456">3456</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH0_bp  <span class="i">0</span>  <span class="c">/* DFLL Calibration Value B bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3457"><a href="iox16c4.h.html#L3457">3457</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* DFLL Calibration Value B bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3458"><a href="iox16c4.h.html#L3458">3458</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH1_bp  <span class="i">1</span>  <span class="c">/* DFLL Calibration Value B bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3459"><a href="iox16c4.h.html#L3459">3459</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* DFLL Calibration Value B bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3460"><a href="iox16c4.h.html#L3460">3460</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH2_bp  <span class="i">2</span>  <span class="c">/* DFLL Calibration Value B bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3461"><a href="iox16c4.h.html#L3461">3461</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* DFLL Calibration Value B bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3462"><a href="iox16c4.h.html#L3462">3462</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH3_bp  <span class="i">3</span>  <span class="c">/* DFLL Calibration Value B bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3463"><a href="iox16c4.h.html#L3463">3463</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* DFLL Calibration Value B bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3464"><a href="iox16c4.h.html#L3464">3464</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH4_bp  <span class="i">4</span>  <span class="c">/* DFLL Calibration Value B bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3465"><a href="iox16c4.h.html#L3465">3465</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* DFLL Calibration Value B bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3466"><a href="iox16c4.h.html#L3466">3466</a></th><td class="line-code"><pre><span class="pp">#define</span> DFLL_CALH5_bp  <span class="i">5</span>  <span class="c">/* DFLL Calibration Value B bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3467"><a href="iox16c4.h.html#L3467">3467</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3468"><a href="iox16c4.h.html#L3468">3468</a></th><td class="line-code"><pre><span class="c">/* RST - Reset */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3469"><a href="iox16c4.h.html#L3469">3469</a></th><td class="line-code"><pre><span class="c">/* RST.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3470"><a href="iox16c4.h.html#L3470">3470</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_SDRF_bm  <span class="hx">0x40</span>  <span class="c">/* Spike Detection Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3471"><a href="iox16c4.h.html#L3471">3471</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_SDRF_bp  <span class="i">6</span>  <span class="c">/* Spike Detection Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3472"><a href="iox16c4.h.html#L3472">3472</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3473"><a href="iox16c4.h.html#L3473">3473</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_SRF_bm  <span class="hx">0x20</span>  <span class="c">/* Software Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3474"><a href="iox16c4.h.html#L3474">3474</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_SRF_bp  <span class="i">5</span>  <span class="c">/* Software Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3475"><a href="iox16c4.h.html#L3475">3475</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3476"><a href="iox16c4.h.html#L3476">3476</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_PDIRF_bm  <span class="hx">0x10</span>  <span class="c">/* Programming and Debug Interface Interface Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3477"><a href="iox16c4.h.html#L3477">3477</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_PDIRF_bp  <span class="i">4</span>  <span class="c">/* Programming and Debug Interface Interface Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3478"><a href="iox16c4.h.html#L3478">3478</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3479"><a href="iox16c4.h.html#L3479">3479</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_WDRF_bm  <span class="hx">0x08</span>  <span class="c">/* Watchdog Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3480"><a href="iox16c4.h.html#L3480">3480</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_WDRF_bp  <span class="i">3</span>  <span class="c">/* Watchdog Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3481"><a href="iox16c4.h.html#L3481">3481</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3482"><a href="iox16c4.h.html#L3482">3482</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_BORF_bm  <span class="hx">0x04</span>  <span class="c">/* Brown-out Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3483"><a href="iox16c4.h.html#L3483">3483</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_BORF_bp  <span class="i">2</span>  <span class="c">/* Brown-out Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3484"><a href="iox16c4.h.html#L3484">3484</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3485"><a href="iox16c4.h.html#L3485">3485</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_EXTRF_bm  <span class="hx">0x02</span>  <span class="c">/* External Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3486"><a href="iox16c4.h.html#L3486">3486</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_EXTRF_bp  <span class="i">1</span>  <span class="c">/* External Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3487"><a href="iox16c4.h.html#L3487">3487</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3488"><a href="iox16c4.h.html#L3488">3488</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_PORF_bm  <span class="hx">0x01</span>  <span class="c">/* Power-on Reset Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3489"><a href="iox16c4.h.html#L3489">3489</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_PORF_bp  <span class="i">0</span>  <span class="c">/* Power-on Reset Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3490"><a href="iox16c4.h.html#L3490">3490</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3491"><a href="iox16c4.h.html#L3491">3491</a></th><td class="line-code"><pre><span class="c">/* RST.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3492"><a href="iox16c4.h.html#L3492">3492</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_SWRST_bm  <span class="hx">0x01</span>  <span class="c">/* Software Reset bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3493"><a href="iox16c4.h.html#L3493">3493</a></th><td class="line-code"><pre><span class="pp">#define</span> RST_SWRST_bp  <span class="i">0</span>  <span class="c">/* Software Reset bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3494"><a href="iox16c4.h.html#L3494">3494</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3495"><a href="iox16c4.h.html#L3495">3495</a></th><td class="line-code"><pre><span class="c">/* WDT - Watch-Dog Timer */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3496"><a href="iox16c4.h.html#L3496">3496</a></th><td class="line-code"><pre><span class="c">/* WDT.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3497"><a href="iox16c4.h.html#L3497">3497</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER_gm  <span class="hx">0x3C</span>  <span class="c">/* Period group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3498"><a href="iox16c4.h.html#L3498">3498</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER_gp  <span class="i">2</span>  <span class="c">/* Period group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3499"><a href="iox16c4.h.html#L3499">3499</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Period bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3500"><a href="iox16c4.h.html#L3500">3500</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER0_bp  <span class="i">2</span>  <span class="c">/* Period bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3501"><a href="iox16c4.h.html#L3501">3501</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Period bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3502"><a href="iox16c4.h.html#L3502">3502</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER1_bp  <span class="i">3</span>  <span class="c">/* Period bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3503"><a href="iox16c4.h.html#L3503">3503</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Period bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3504"><a href="iox16c4.h.html#L3504">3504</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER2_bp  <span class="i">4</span>  <span class="c">/* Period bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3505"><a href="iox16c4.h.html#L3505">3505</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Period bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3506"><a href="iox16c4.h.html#L3506">3506</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_PER3_bp  <span class="i">5</span>  <span class="c">/* Period bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3507"><a href="iox16c4.h.html#L3507">3507</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3508"><a href="iox16c4.h.html#L3508">3508</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_ENABLE_bm  <span class="hx">0x02</span>  <span class="c">/* Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3509"><a href="iox16c4.h.html#L3509">3509</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_ENABLE_bp  <span class="i">1</span>  <span class="c">/* Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3510"><a href="iox16c4.h.html#L3510">3510</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3511"><a href="iox16c4.h.html#L3511">3511</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_CEN_bm  <span class="hx">0x01</span>  <span class="c">/* Change Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3512"><a href="iox16c4.h.html#L3512">3512</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_CEN_bp  <span class="i">0</span>  <span class="c">/* Change Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3513"><a href="iox16c4.h.html#L3513">3513</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3514"><a href="iox16c4.h.html#L3514">3514</a></th><td class="line-code"><pre><span class="c">/* WDT.WINCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3515"><a href="iox16c4.h.html#L3515">3515</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER_gm  <span class="hx">0x3C</span>  <span class="c">/* Windowed Mode Period group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3516"><a href="iox16c4.h.html#L3516">3516</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER_gp  <span class="i">2</span>  <span class="c">/* Windowed Mode Period group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3517"><a href="iox16c4.h.html#L3517">3517</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Windowed Mode Period bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3518"><a href="iox16c4.h.html#L3518">3518</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER0_bp  <span class="i">2</span>  <span class="c">/* Windowed Mode Period bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3519"><a href="iox16c4.h.html#L3519">3519</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Windowed Mode Period bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3520"><a href="iox16c4.h.html#L3520">3520</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER1_bp  <span class="i">3</span>  <span class="c">/* Windowed Mode Period bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3521"><a href="iox16c4.h.html#L3521">3521</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Windowed Mode Period bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3522"><a href="iox16c4.h.html#L3522">3522</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER2_bp  <span class="i">4</span>  <span class="c">/* Windowed Mode Period bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3523"><a href="iox16c4.h.html#L3523">3523</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Windowed Mode Period bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3524"><a href="iox16c4.h.html#L3524">3524</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WPER3_bp  <span class="i">5</span>  <span class="c">/* Windowed Mode Period bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3525"><a href="iox16c4.h.html#L3525">3525</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3526"><a href="iox16c4.h.html#L3526">3526</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WEN_bm  <span class="hx">0x02</span>  <span class="c">/* Windowed Mode Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3527"><a href="iox16c4.h.html#L3527">3527</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WEN_bp  <span class="i">1</span>  <span class="c">/* Windowed Mode Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3528"><a href="iox16c4.h.html#L3528">3528</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3529"><a href="iox16c4.h.html#L3529">3529</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WCEN_bm  <span class="hx">0x01</span>  <span class="c">/* Windowed Mode Change Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3530"><a href="iox16c4.h.html#L3530">3530</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_WCEN_bp  <span class="i">0</span>  <span class="c">/* Windowed Mode Change Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3531"><a href="iox16c4.h.html#L3531">3531</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3532"><a href="iox16c4.h.html#L3532">3532</a></th><td class="line-code"><pre><span class="c">/* WDT.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3533"><a href="iox16c4.h.html#L3533">3533</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_SYNCBUSY_bm  <span class="hx">0x01</span>  <span class="c">/* Syncronization busy bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3534"><a href="iox16c4.h.html#L3534">3534</a></th><td class="line-code"><pre><span class="pp">#define</span> WDT_SYNCBUSY_bp  <span class="i">0</span>  <span class="c">/* Syncronization busy bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3535"><a href="iox16c4.h.html#L3535">3535</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3536"><a href="iox16c4.h.html#L3536">3536</a></th><td class="line-code"><pre><span class="c">/* MCU - MCU Control */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3537"><a href="iox16c4.h.html#L3537">3537</a></th><td class="line-code"><pre><span class="c">/* MCU.ANAINIT  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3538"><a href="iox16c4.h.html#L3538">3538</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_STARTUPDLYA_gm  <span class="hx">0x03</span>  <span class="c">/* Analog startup delay Port A group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3539"><a href="iox16c4.h.html#L3539">3539</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_STARTUPDLYA_gp  <span class="i">0</span>  <span class="c">/* Analog startup delay Port A group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3540"><a href="iox16c4.h.html#L3540">3540</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_STARTUPDLYA0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Analog startup delay Port A bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3541"><a href="iox16c4.h.html#L3541">3541</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_STARTUPDLYA0_bp  <span class="i">0</span>  <span class="c">/* Analog startup delay Port A bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3542"><a href="iox16c4.h.html#L3542">3542</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_STARTUPDLYA1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Analog startup delay Port A bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3543"><a href="iox16c4.h.html#L3543">3543</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_STARTUPDLYA1_bp  <span class="i">1</span>  <span class="c">/* Analog startup delay Port A bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3544"><a href="iox16c4.h.html#L3544">3544</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3545"><a href="iox16c4.h.html#L3545">3545</a></th><td class="line-code"><pre><span class="c">/* MCU.EVSYSLOCK  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3546"><a href="iox16c4.h.html#L3546">3546</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_EVSYS0LOCK_bm  <span class="hx">0x01</span>  <span class="c">/* Event Channel 0-3 Lock bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3547"><a href="iox16c4.h.html#L3547">3547</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_EVSYS0LOCK_bp  <span class="i">0</span>  <span class="c">/* Event Channel 0-3 Lock bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3548"><a href="iox16c4.h.html#L3548">3548</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3549"><a href="iox16c4.h.html#L3549">3549</a></th><td class="line-code"><pre><span class="c">/* MCU.AWEXLOCK  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3550"><a href="iox16c4.h.html#L3550">3550</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_AWEXCLOCK_bm  <span class="hx">0x01</span>  <span class="c">/* AWeX on T/C C0 Lock bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3551"><a href="iox16c4.h.html#L3551">3551</a></th><td class="line-code"><pre><span class="pp">#define</span> MCU_AWEXCLOCK_bp  <span class="i">0</span>  <span class="c">/* AWeX on T/C C0 Lock bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3552"><a href="iox16c4.h.html#L3552">3552</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3553"><a href="iox16c4.h.html#L3553">3553</a></th><td class="line-code"><pre><span class="c">/* PMIC - Programmable Multi-level Interrupt Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3554"><a href="iox16c4.h.html#L3554">3554</a></th><td class="line-code"><pre><span class="c">/* PMIC.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3555"><a href="iox16c4.h.html#L3555">3555</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_NMIEX_bm  <span class="hx">0x80</span>  <span class="c">/* Non-maskable Interrupt Executing bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3556"><a href="iox16c4.h.html#L3556">3556</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_NMIEX_bp  <span class="i">7</span>  <span class="c">/* Non-maskable Interrupt Executing bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3557"><a href="iox16c4.h.html#L3557">3557</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3558"><a href="iox16c4.h.html#L3558">3558</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_HILVLEX_bm  <span class="hx">0x04</span>  <span class="c">/* High Level Interrupt Executing bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3559"><a href="iox16c4.h.html#L3559">3559</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_HILVLEX_bp  <span class="i">2</span>  <span class="c">/* High Level Interrupt Executing bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3560"><a href="iox16c4.h.html#L3560">3560</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3561"><a href="iox16c4.h.html#L3561">3561</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_MEDLVLEX_bm  <span class="hx">0x02</span>  <span class="c">/* Medium Level Interrupt Executing bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3562"><a href="iox16c4.h.html#L3562">3562</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_MEDLVLEX_bp  <span class="i">1</span>  <span class="c">/* Medium Level Interrupt Executing bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3563"><a href="iox16c4.h.html#L3563">3563</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3564"><a href="iox16c4.h.html#L3564">3564</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_LOLVLEX_bm  <span class="hx">0x01</span>  <span class="c">/* Low Level Interrupt Executing bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3565"><a href="iox16c4.h.html#L3565">3565</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_LOLVLEX_bp  <span class="i">0</span>  <span class="c">/* Low Level Interrupt Executing bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3566"><a href="iox16c4.h.html#L3566">3566</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3567"><a href="iox16c4.h.html#L3567">3567</a></th><td class="line-code"><pre><span class="c">/* PMIC.INTPRI  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3568"><a href="iox16c4.h.html#L3568">3568</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI_gm  <span class="hx">0xFF</span>  <span class="c">/* Interrupt Priority group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3569"><a href="iox16c4.h.html#L3569">3569</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI_gp  <span class="i">0</span>  <span class="c">/* Interrupt Priority group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3570"><a href="iox16c4.h.html#L3570">3570</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Interrupt Priority bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3571"><a href="iox16c4.h.html#L3571">3571</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI0_bp  <span class="i">0</span>  <span class="c">/* Interrupt Priority bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3572"><a href="iox16c4.h.html#L3572">3572</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Interrupt Priority bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3573"><a href="iox16c4.h.html#L3573">3573</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI1_bp  <span class="i">1</span>  <span class="c">/* Interrupt Priority bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3574"><a href="iox16c4.h.html#L3574">3574</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Interrupt Priority bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3575"><a href="iox16c4.h.html#L3575">3575</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI2_bp  <span class="i">2</span>  <span class="c">/* Interrupt Priority bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3576"><a href="iox16c4.h.html#L3576">3576</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Interrupt Priority bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3577"><a href="iox16c4.h.html#L3577">3577</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI3_bp  <span class="i">3</span>  <span class="c">/* Interrupt Priority bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3578"><a href="iox16c4.h.html#L3578">3578</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Interrupt Priority bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3579"><a href="iox16c4.h.html#L3579">3579</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI4_bp  <span class="i">4</span>  <span class="c">/* Interrupt Priority bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3580"><a href="iox16c4.h.html#L3580">3580</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Interrupt Priority bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3581"><a href="iox16c4.h.html#L3581">3581</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI5_bp  <span class="i">5</span>  <span class="c">/* Interrupt Priority bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3582"><a href="iox16c4.h.html#L3582">3582</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Interrupt Priority bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3583"><a href="iox16c4.h.html#L3583">3583</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI6_bp  <span class="i">6</span>  <span class="c">/* Interrupt Priority bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3584"><a href="iox16c4.h.html#L3584">3584</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI7_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Interrupt Priority bit 7 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3585"><a href="iox16c4.h.html#L3585">3585</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_INTPRI7_bp  <span class="i">7</span>  <span class="c">/* Interrupt Priority bit 7 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3586"><a href="iox16c4.h.html#L3586">3586</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3587"><a href="iox16c4.h.html#L3587">3587</a></th><td class="line-code"><pre><span class="c">/* PMIC.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3588"><a href="iox16c4.h.html#L3588">3588</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_RREN_bm  <span class="hx">0x80</span>  <span class="c">/* Round-Robin Priority Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3589"><a href="iox16c4.h.html#L3589">3589</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_RREN_bp  <span class="i">7</span>  <span class="c">/* Round-Robin Priority Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3590"><a href="iox16c4.h.html#L3590">3590</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3591"><a href="iox16c4.h.html#L3591">3591</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_IVSEL_bm  <span class="hx">0x40</span>  <span class="c">/* Interrupt Vector Select bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3592"><a href="iox16c4.h.html#L3592">3592</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_IVSEL_bp  <span class="i">6</span>  <span class="c">/* Interrupt Vector Select bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3593"><a href="iox16c4.h.html#L3593">3593</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3594"><a href="iox16c4.h.html#L3594">3594</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_HILVLEN_bm  <span class="hx">0x04</span>  <span class="c">/* High Level Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3595"><a href="iox16c4.h.html#L3595">3595</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_HILVLEN_bp  <span class="i">2</span>  <span class="c">/* High Level Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3596"><a href="iox16c4.h.html#L3596">3596</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3597"><a href="iox16c4.h.html#L3597">3597</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_MEDLVLEN_bm  <span class="hx">0x02</span>  <span class="c">/* Medium Level Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3598"><a href="iox16c4.h.html#L3598">3598</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_MEDLVLEN_bp  <span class="i">1</span>  <span class="c">/* Medium Level Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3599"><a href="iox16c4.h.html#L3599">3599</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3600"><a href="iox16c4.h.html#L3600">3600</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_LOLVLEN_bm  <span class="hx">0x01</span>  <span class="c">/* Low Level Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3601"><a href="iox16c4.h.html#L3601">3601</a></th><td class="line-code"><pre><span class="pp">#define</span> PMIC_LOLVLEN_bp  <span class="i">0</span>  <span class="c">/* Low Level Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3602"><a href="iox16c4.h.html#L3602">3602</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3603"><a href="iox16c4.h.html#L3603">3603</a></th><td class="line-code"><pre><span class="c">/* PORTCFG - Port Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3604"><a href="iox16c4.h.html#L3604">3604</a></th><td class="line-code"><pre><span class="c">/* PORTCFG.VPCTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3605"><a href="iox16c4.h.html#L3605">3605</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP_gm  <span class="hx">0xF0</span>  <span class="c">/* Virtual Port 1 Mapping group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3606"><a href="iox16c4.h.html#L3606">3606</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP_gp  <span class="i">4</span>  <span class="c">/* Virtual Port 1 Mapping group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3607"><a href="iox16c4.h.html#L3607">3607</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Virtual Port 1 Mapping bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3608"><a href="iox16c4.h.html#L3608">3608</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP0_bp  <span class="i">4</span>  <span class="c">/* Virtual Port 1 Mapping bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3609"><a href="iox16c4.h.html#L3609">3609</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Virtual Port 1 Mapping bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3610"><a href="iox16c4.h.html#L3610">3610</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP1_bp  <span class="i">5</span>  <span class="c">/* Virtual Port 1 Mapping bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3611"><a href="iox16c4.h.html#L3611">3611</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Virtual Port 1 Mapping bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3612"><a href="iox16c4.h.html#L3612">3612</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP2_bp  <span class="i">6</span>  <span class="c">/* Virtual Port 1 Mapping bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3613"><a href="iox16c4.h.html#L3613">3613</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Virtual Port 1 Mapping bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3614"><a href="iox16c4.h.html#L3614">3614</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP1MAP3_bp  <span class="i">7</span>  <span class="c">/* Virtual Port 1 Mapping bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3615"><a href="iox16c4.h.html#L3615">3615</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3616"><a href="iox16c4.h.html#L3616">3616</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP_gm  <span class="hx">0x0F</span>  <span class="c">/* Virtual Port 0 Mapping group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3617"><a href="iox16c4.h.html#L3617">3617</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP_gp  <span class="i">0</span>  <span class="c">/* Virtual Port 0 Mapping group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3618"><a href="iox16c4.h.html#L3618">3618</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Virtual Port 0 Mapping bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3619"><a href="iox16c4.h.html#L3619">3619</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP0_bp  <span class="i">0</span>  <span class="c">/* Virtual Port 0 Mapping bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3620"><a href="iox16c4.h.html#L3620">3620</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Virtual Port 0 Mapping bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3621"><a href="iox16c4.h.html#L3621">3621</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP1_bp  <span class="i">1</span>  <span class="c">/* Virtual Port 0 Mapping bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3622"><a href="iox16c4.h.html#L3622">3622</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Virtual Port 0 Mapping bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3623"><a href="iox16c4.h.html#L3623">3623</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP2_bp  <span class="i">2</span>  <span class="c">/* Virtual Port 0 Mapping bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3624"><a href="iox16c4.h.html#L3624">3624</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Virtual Port 0 Mapping bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3625"><a href="iox16c4.h.html#L3625">3625</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP0MAP3_bp  <span class="i">3</span>  <span class="c">/* Virtual Port 0 Mapping bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3626"><a href="iox16c4.h.html#L3626">3626</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3627"><a href="iox16c4.h.html#L3627">3627</a></th><td class="line-code"><pre><span class="c">/* PORTCFG.VPCTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3628"><a href="iox16c4.h.html#L3628">3628</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP_gm  <span class="hx">0xF0</span>  <span class="c">/* Virtual Port 3 Mapping group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3629"><a href="iox16c4.h.html#L3629">3629</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP_gp  <span class="i">4</span>  <span class="c">/* Virtual Port 3 Mapping group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3630"><a href="iox16c4.h.html#L3630">3630</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Virtual Port 3 Mapping bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3631"><a href="iox16c4.h.html#L3631">3631</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP0_bp  <span class="i">4</span>  <span class="c">/* Virtual Port 3 Mapping bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3632"><a href="iox16c4.h.html#L3632">3632</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Virtual Port 3 Mapping bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3633"><a href="iox16c4.h.html#L3633">3633</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP1_bp  <span class="i">5</span>  <span class="c">/* Virtual Port 3 Mapping bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3634"><a href="iox16c4.h.html#L3634">3634</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Virtual Port 3 Mapping bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3635"><a href="iox16c4.h.html#L3635">3635</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP2_bp  <span class="i">6</span>  <span class="c">/* Virtual Port 3 Mapping bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3636"><a href="iox16c4.h.html#L3636">3636</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Virtual Port 3 Mapping bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3637"><a href="iox16c4.h.html#L3637">3637</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP3MAP3_bp  <span class="i">7</span>  <span class="c">/* Virtual Port 3 Mapping bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3638"><a href="iox16c4.h.html#L3638">3638</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3639"><a href="iox16c4.h.html#L3639">3639</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP_gm  <span class="hx">0x0F</span>  <span class="c">/* Virtual Port 2 Mapping group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3640"><a href="iox16c4.h.html#L3640">3640</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP_gp  <span class="i">0</span>  <span class="c">/* Virtual Port 2 Mapping group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3641"><a href="iox16c4.h.html#L3641">3641</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Virtual Port 2 Mapping bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3642"><a href="iox16c4.h.html#L3642">3642</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP0_bp  <span class="i">0</span>  <span class="c">/* Virtual Port 2 Mapping bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3643"><a href="iox16c4.h.html#L3643">3643</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Virtual Port 2 Mapping bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3644"><a href="iox16c4.h.html#L3644">3644</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP1_bp  <span class="i">1</span>  <span class="c">/* Virtual Port 2 Mapping bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3645"><a href="iox16c4.h.html#L3645">3645</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Virtual Port 2 Mapping bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3646"><a href="iox16c4.h.html#L3646">3646</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP2_bp  <span class="i">2</span>  <span class="c">/* Virtual Port 2 Mapping bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3647"><a href="iox16c4.h.html#L3647">3647</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Virtual Port 2 Mapping bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3648"><a href="iox16c4.h.html#L3648">3648</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_VP2MAP3_bp  <span class="i">3</span>  <span class="c">/* Virtual Port 2 Mapping bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3649"><a href="iox16c4.h.html#L3649">3649</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3650"><a href="iox16c4.h.html#L3650">3650</a></th><td class="line-code"><pre><span class="c">/* PORTCFG.CLKEVOUT  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3651"><a href="iox16c4.h.html#L3651">3651</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUT_gm  <span class="hx">0x03</span>  <span class="c">/* Peripheral Clock Output Port group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3652"><a href="iox16c4.h.html#L3652">3652</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUT_gp  <span class="i">0</span>  <span class="c">/* Peripheral Clock Output Port group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3653"><a href="iox16c4.h.html#L3653">3653</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Peripheral Clock Output Port bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3654"><a href="iox16c4.h.html#L3654">3654</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUT0_bp  <span class="i">0</span>  <span class="c">/* Peripheral Clock Output Port bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3655"><a href="iox16c4.h.html#L3655">3655</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Peripheral Clock Output Port bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3656"><a href="iox16c4.h.html#L3656">3656</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUT1_bp  <span class="i">1</span>  <span class="c">/* Peripheral Clock Output Port bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3657"><a href="iox16c4.h.html#L3657">3657</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3658"><a href="iox16c4.h.html#L3658">3658</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUTSEL_gm  <span class="hx">0x0C</span>  <span class="c">/* Peripheral Clock Output Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3659"><a href="iox16c4.h.html#L3659">3659</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUTSEL_gp  <span class="i">2</span>  <span class="c">/* Peripheral Clock Output Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3660"><a href="iox16c4.h.html#L3660">3660</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUTSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Peripheral Clock Output Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3661"><a href="iox16c4.h.html#L3661">3661</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUTSEL0_bp  <span class="i">2</span>  <span class="c">/* Peripheral Clock Output Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3662"><a href="iox16c4.h.html#L3662">3662</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUTSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Peripheral Clock Output Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3663"><a href="iox16c4.h.html#L3663">3663</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKOUTSEL1_bp  <span class="i">3</span>  <span class="c">/* Peripheral Clock Output Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3664"><a href="iox16c4.h.html#L3664">3664</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3665"><a href="iox16c4.h.html#L3665">3665</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUT_gm  <span class="hx">0x30</span>  <span class="c">/* Event Output Port group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3666"><a href="iox16c4.h.html#L3666">3666</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUT_gp  <span class="i">4</span>  <span class="c">/* Event Output Port group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3667"><a href="iox16c4.h.html#L3667">3667</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Event Output Port bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3668"><a href="iox16c4.h.html#L3668">3668</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUT0_bp  <span class="i">4</span>  <span class="c">/* Event Output Port bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3669"><a href="iox16c4.h.html#L3669">3669</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Event Output Port bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3670"><a href="iox16c4.h.html#L3670">3670</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUT1_bp  <span class="i">5</span>  <span class="c">/* Event Output Port bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3671"><a href="iox16c4.h.html#L3671">3671</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3672"><a href="iox16c4.h.html#L3672">3672</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_RTCOUT_bm  <span class="hx">0x40</span>  <span class="c">/* RTC Clock Output bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3673"><a href="iox16c4.h.html#L3673">3673</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_RTCOUT_bp  <span class="i">6</span>  <span class="c">/* RTC Clock Output bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3674"><a href="iox16c4.h.html#L3674">3674</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3675"><a href="iox16c4.h.html#L3675">3675</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKEVPIN_bm  <span class="hx">0x80</span>  <span class="c">/* Peripheral Clock and Event Output pin Select bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3676"><a href="iox16c4.h.html#L3676">3676</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_CLKEVPIN_bp  <span class="i">7</span>  <span class="c">/* Peripheral Clock and Event Output pin Select bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3677"><a href="iox16c4.h.html#L3677">3677</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3678"><a href="iox16c4.h.html#L3678">3678</a></th><td class="line-code"><pre><span class="c">/* PORTCFG.EVOUTSEL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3679"><a href="iox16c4.h.html#L3679">3679</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL_gm  <span class="hx">0x07</span>  <span class="c">/* Event Output Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3680"><a href="iox16c4.h.html#L3680">3680</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL_gp  <span class="i">0</span>  <span class="c">/* Event Output Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3681"><a href="iox16c4.h.html#L3681">3681</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Event Output Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3682"><a href="iox16c4.h.html#L3682">3682</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL0_bp  <span class="i">0</span>  <span class="c">/* Event Output Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3683"><a href="iox16c4.h.html#L3683">3683</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Event Output Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3684"><a href="iox16c4.h.html#L3684">3684</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL1_bp  <span class="i">1</span>  <span class="c">/* Event Output Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3685"><a href="iox16c4.h.html#L3685">3685</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Event Output Select bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3686"><a href="iox16c4.h.html#L3686">3686</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTCFG_EVOUTSEL2_bp  <span class="i">2</span>  <span class="c">/* Event Output Select bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3687"><a href="iox16c4.h.html#L3687">3687</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3688"><a href="iox16c4.h.html#L3688">3688</a></th><td class="line-code"><pre><span class="c">/* CRC - Cyclic Redundancy Checker */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3689"><a href="iox16c4.h.html#L3689">3689</a></th><td class="line-code"><pre><span class="c">/* CRC.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3690"><a href="iox16c4.h.html#L3690">3690</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_RESET_gm  <span class="hx">0xC0</span>  <span class="c">/* Reset group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3691"><a href="iox16c4.h.html#L3691">3691</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_RESET_gp  <span class="i">6</span>  <span class="c">/* Reset group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3692"><a href="iox16c4.h.html#L3692">3692</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_RESET0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Reset bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3693"><a href="iox16c4.h.html#L3693">3693</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_RESET0_bp  <span class="i">6</span>  <span class="c">/* Reset bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3694"><a href="iox16c4.h.html#L3694">3694</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_RESET1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Reset bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3695"><a href="iox16c4.h.html#L3695">3695</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_RESET1_bp  <span class="i">7</span>  <span class="c">/* Reset bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3696"><a href="iox16c4.h.html#L3696">3696</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3697"><a href="iox16c4.h.html#L3697">3697</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CRC32_bm  <span class="hx">0x20</span>  <span class="c">/* CRC Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3698"><a href="iox16c4.h.html#L3698">3698</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_CRC32_bp  <span class="i">5</span>  <span class="c">/* CRC Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3699"><a href="iox16c4.h.html#L3699">3699</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3700"><a href="iox16c4.h.html#L3700">3700</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE_gm  <span class="hx">0x0F</span>  <span class="c">/* Input Source group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3701"><a href="iox16c4.h.html#L3701">3701</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE_gp  <span class="i">0</span>  <span class="c">/* Input Source group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3702"><a href="iox16c4.h.html#L3702">3702</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Input Source bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3703"><a href="iox16c4.h.html#L3703">3703</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE0_bp  <span class="i">0</span>  <span class="c">/* Input Source bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3704"><a href="iox16c4.h.html#L3704">3704</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Input Source bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3705"><a href="iox16c4.h.html#L3705">3705</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE1_bp  <span class="i">1</span>  <span class="c">/* Input Source bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3706"><a href="iox16c4.h.html#L3706">3706</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Input Source bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3707"><a href="iox16c4.h.html#L3707">3707</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE2_bp  <span class="i">2</span>  <span class="c">/* Input Source bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3708"><a href="iox16c4.h.html#L3708">3708</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Input Source bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3709"><a href="iox16c4.h.html#L3709">3709</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_SOURCE3_bp  <span class="i">3</span>  <span class="c">/* Input Source bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3710"><a href="iox16c4.h.html#L3710">3710</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3711"><a href="iox16c4.h.html#L3711">3711</a></th><td class="line-code"><pre><span class="c">/* CRC.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3712"><a href="iox16c4.h.html#L3712">3712</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_ZERO_bm  <span class="hx">0x02</span>  <span class="c">/* Zero detection bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3713"><a href="iox16c4.h.html#L3713">3713</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_ZERO_bp  <span class="i">1</span>  <span class="c">/* Zero detection bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3714"><a href="iox16c4.h.html#L3714">3714</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3715"><a href="iox16c4.h.html#L3715">3715</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_BUSY_bm  <span class="hx">0x01</span>  <span class="c">/* Busy bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3716"><a href="iox16c4.h.html#L3716">3716</a></th><td class="line-code"><pre><span class="pp">#define</span> CRC_BUSY_bp  <span class="i">0</span>  <span class="c">/* Busy bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3717"><a href="iox16c4.h.html#L3717">3717</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3718"><a href="iox16c4.h.html#L3718">3718</a></th><td class="line-code"><pre><span class="c">/* EVSYS - Event System */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3719"><a href="iox16c4.h.html#L3719">3719</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH0MUX  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3720"><a href="iox16c4.h.html#L3720">3720</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX_gm  <span class="hx">0xFF</span>  <span class="c">/* Event Channel 0 Multiplexer group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3721"><a href="iox16c4.h.html#L3721">3721</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX_gp  <span class="i">0</span>  <span class="c">/* Event Channel 0 Multiplexer group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3722"><a href="iox16c4.h.html#L3722">3722</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3723"><a href="iox16c4.h.html#L3723">3723</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX0_bp  <span class="i">0</span>  <span class="c">/* Event Channel 0 Multiplexer bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3724"><a href="iox16c4.h.html#L3724">3724</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3725"><a href="iox16c4.h.html#L3725">3725</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX1_bp  <span class="i">1</span>  <span class="c">/* Event Channel 0 Multiplexer bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3726"><a href="iox16c4.h.html#L3726">3726</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3727"><a href="iox16c4.h.html#L3727">3727</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX2_bp  <span class="i">2</span>  <span class="c">/* Event Channel 0 Multiplexer bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3728"><a href="iox16c4.h.html#L3728">3728</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3729"><a href="iox16c4.h.html#L3729">3729</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX3_bp  <span class="i">3</span>  <span class="c">/* Event Channel 0 Multiplexer bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3730"><a href="iox16c4.h.html#L3730">3730</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3731"><a href="iox16c4.h.html#L3731">3731</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX4_bp  <span class="i">4</span>  <span class="c">/* Event Channel 0 Multiplexer bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3732"><a href="iox16c4.h.html#L3732">3732</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3733"><a href="iox16c4.h.html#L3733">3733</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX5_bp  <span class="i">5</span>  <span class="c">/* Event Channel 0 Multiplexer bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3734"><a href="iox16c4.h.html#L3734">3734</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3735"><a href="iox16c4.h.html#L3735">3735</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX6_bp  <span class="i">6</span>  <span class="c">/* Event Channel 0 Multiplexer bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3736"><a href="iox16c4.h.html#L3736">3736</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX7_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Event Channel 0 Multiplexer bit 7 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3737"><a href="iox16c4.h.html#L3737">3737</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_CHMUX7_bp  <span class="i">7</span>  <span class="c">/* Event Channel 0 Multiplexer bit 7 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3738"><a href="iox16c4.h.html#L3738">3738</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3739"><a href="iox16c4.h.html#L3739">3739</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH1MUX  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3740"><a href="iox16c4.h.html#L3740">3740</a></th><td class="line-code"><pre><span class="c">/* EVSYS_CHMUX  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3741"><a href="iox16c4.h.html#L3741">3741</a></th><td class="line-code"><pre><span class="c">/* EVSYS_CHMUX  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3742"><a href="iox16c4.h.html#L3742">3742</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3743"><a href="iox16c4.h.html#L3743">3743</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH2MUX  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3744"><a href="iox16c4.h.html#L3744">3744</a></th><td class="line-code"><pre><span class="c">/* EVSYS_CHMUX  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3745"><a href="iox16c4.h.html#L3745">3745</a></th><td class="line-code"><pre><span class="c">/* EVSYS_CHMUX  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3746"><a href="iox16c4.h.html#L3746">3746</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3747"><a href="iox16c4.h.html#L3747">3747</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH3MUX  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3748"><a href="iox16c4.h.html#L3748">3748</a></th><td class="line-code"><pre><span class="c">/* EVSYS_CHMUX  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3749"><a href="iox16c4.h.html#L3749">3749</a></th><td class="line-code"><pre><span class="c">/* EVSYS_CHMUX  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3750"><a href="iox16c4.h.html#L3750">3750</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3751"><a href="iox16c4.h.html#L3751">3751</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH0CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3752"><a href="iox16c4.h.html#L3752">3752</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIRM_gm  <span class="hx">0x60</span>  <span class="c">/* Quadrature Decoder Index Recognition Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3753"><a href="iox16c4.h.html#L3753">3753</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIRM_gp  <span class="i">5</span>  <span class="c">/* Quadrature Decoder Index Recognition Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3754"><a href="iox16c4.h.html#L3754">3754</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIRM0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Quadrature Decoder Index Recognition Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3755"><a href="iox16c4.h.html#L3755">3755</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIRM0_bp  <span class="i">5</span>  <span class="c">/* Quadrature Decoder Index Recognition Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3756"><a href="iox16c4.h.html#L3756">3756</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIRM1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Quadrature Decoder Index Recognition Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3757"><a href="iox16c4.h.html#L3757">3757</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIRM1_bp  <span class="i">6</span>  <span class="c">/* Quadrature Decoder Index Recognition Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3758"><a href="iox16c4.h.html#L3758">3758</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3759"><a href="iox16c4.h.html#L3759">3759</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIEN_bm  <span class="hx">0x10</span>  <span class="c">/* Quadrature Decoder Index Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3760"><a href="iox16c4.h.html#L3760">3760</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDIEN_bp  <span class="i">4</span>  <span class="c">/* Quadrature Decoder Index Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3761"><a href="iox16c4.h.html#L3761">3761</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3762"><a href="iox16c4.h.html#L3762">3762</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDEN_bm  <span class="hx">0x08</span>  <span class="c">/* Quadrature Decoder Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3763"><a href="iox16c4.h.html#L3763">3763</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_QDEN_bp  <span class="i">3</span>  <span class="c">/* Quadrature Decoder Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3764"><a href="iox16c4.h.html#L3764">3764</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3765"><a href="iox16c4.h.html#L3765">3765</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT_gm  <span class="hx">0x07</span>  <span class="c">/* Digital Filter group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3766"><a href="iox16c4.h.html#L3766">3766</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT_gp  <span class="i">0</span>  <span class="c">/* Digital Filter group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3767"><a href="iox16c4.h.html#L3767">3767</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Digital Filter bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3768"><a href="iox16c4.h.html#L3768">3768</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT0_bp  <span class="i">0</span>  <span class="c">/* Digital Filter bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3769"><a href="iox16c4.h.html#L3769">3769</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Digital Filter bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3770"><a href="iox16c4.h.html#L3770">3770</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT1_bp  <span class="i">1</span>  <span class="c">/* Digital Filter bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3771"><a href="iox16c4.h.html#L3771">3771</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Digital Filter bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3772"><a href="iox16c4.h.html#L3772">3772</a></th><td class="line-code"><pre><span class="pp">#define</span> EVSYS_DIGFILT2_bp  <span class="i">2</span>  <span class="c">/* Digital Filter bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3773"><a href="iox16c4.h.html#L3773">3773</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3774"><a href="iox16c4.h.html#L3774">3774</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH1CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3775"><a href="iox16c4.h.html#L3775">3775</a></th><td class="line-code"><pre><span class="c">/* EVSYS_DIGFILT  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3776"><a href="iox16c4.h.html#L3776">3776</a></th><td class="line-code"><pre><span class="c">/* EVSYS_DIGFILT  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3777"><a href="iox16c4.h.html#L3777">3777</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3778"><a href="iox16c4.h.html#L3778">3778</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH2CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3779"><a href="iox16c4.h.html#L3779">3779</a></th><td class="line-code"><pre><span class="c">/* EVSYS_DIGFILT  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3780"><a href="iox16c4.h.html#L3780">3780</a></th><td class="line-code"><pre><span class="c">/* EVSYS_DIGFILT  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3781"><a href="iox16c4.h.html#L3781">3781</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3782"><a href="iox16c4.h.html#L3782">3782</a></th><td class="line-code"><pre><span class="c">/* EVSYS.CH3CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3783"><a href="iox16c4.h.html#L3783">3783</a></th><td class="line-code"><pre><span class="c">/* EVSYS_DIGFILT  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3784"><a href="iox16c4.h.html#L3784">3784</a></th><td class="line-code"><pre><span class="c">/* EVSYS_DIGFILT  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3785"><a href="iox16c4.h.html#L3785">3785</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3786"><a href="iox16c4.h.html#L3786">3786</a></th><td class="line-code"><pre><span class="c">/* NVM - Non Volatile Memory Controller */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3787"><a href="iox16c4.h.html#L3787">3787</a></th><td class="line-code"><pre><span class="c">/* NVM.CMD  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3788"><a href="iox16c4.h.html#L3788">3788</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD_gm  <span class="hx">0x7F</span>  <span class="c">/* Command group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3789"><a href="iox16c4.h.html#L3789">3789</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD_gp  <span class="i">0</span>  <span class="c">/* Command group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3790"><a href="iox16c4.h.html#L3790">3790</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Command bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3791"><a href="iox16c4.h.html#L3791">3791</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD0_bp  <span class="i">0</span>  <span class="c">/* Command bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3792"><a href="iox16c4.h.html#L3792">3792</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Command bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3793"><a href="iox16c4.h.html#L3793">3793</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD1_bp  <span class="i">1</span>  <span class="c">/* Command bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3794"><a href="iox16c4.h.html#L3794">3794</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Command bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3795"><a href="iox16c4.h.html#L3795">3795</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD2_bp  <span class="i">2</span>  <span class="c">/* Command bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3796"><a href="iox16c4.h.html#L3796">3796</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Command bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3797"><a href="iox16c4.h.html#L3797">3797</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD3_bp  <span class="i">3</span>  <span class="c">/* Command bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3798"><a href="iox16c4.h.html#L3798">3798</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Command bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3799"><a href="iox16c4.h.html#L3799">3799</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD4_bp  <span class="i">4</span>  <span class="c">/* Command bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3800"><a href="iox16c4.h.html#L3800">3800</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Command bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3801"><a href="iox16c4.h.html#L3801">3801</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD5_bp  <span class="i">5</span>  <span class="c">/* Command bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3802"><a href="iox16c4.h.html#L3802">3802</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Command bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3803"><a href="iox16c4.h.html#L3803">3803</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMD6_bp  <span class="i">6</span>  <span class="c">/* Command bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3804"><a href="iox16c4.h.html#L3804">3804</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3805"><a href="iox16c4.h.html#L3805">3805</a></th><td class="line-code"><pre><span class="c">/* NVM.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3806"><a href="iox16c4.h.html#L3806">3806</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMDEX_bm  <span class="hx">0x01</span>  <span class="c">/* Command Execute bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3807"><a href="iox16c4.h.html#L3807">3807</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_CMDEX_bp  <span class="i">0</span>  <span class="c">/* Command Execute bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3808"><a href="iox16c4.h.html#L3808">3808</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3809"><a href="iox16c4.h.html#L3809">3809</a></th><td class="line-code"><pre><span class="c">/* NVM.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3810"><a href="iox16c4.h.html#L3810">3810</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EEMAPEN_bm  <span class="hx">0x08</span>  <span class="c">/* EEPROM Mapping Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3811"><a href="iox16c4.h.html#L3811">3811</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EEMAPEN_bp  <span class="i">3</span>  <span class="c">/* EEPROM Mapping Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3812"><a href="iox16c4.h.html#L3812">3812</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3813"><a href="iox16c4.h.html#L3813">3813</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FPRM_bm  <span class="hx">0x04</span>  <span class="c">/* Flash Power Reduction Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3814"><a href="iox16c4.h.html#L3814">3814</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FPRM_bp  <span class="i">2</span>  <span class="c">/* Flash Power Reduction Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3815"><a href="iox16c4.h.html#L3815">3815</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3816"><a href="iox16c4.h.html#L3816">3816</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EPRM_bm  <span class="hx">0x02</span>  <span class="c">/* EEPROM Power Reduction Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3817"><a href="iox16c4.h.html#L3817">3817</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EPRM_bp  <span class="i">1</span>  <span class="c">/* EEPROM Power Reduction Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3818"><a href="iox16c4.h.html#L3818">3818</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3819"><a href="iox16c4.h.html#L3819">3819</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLOCK_bm  <span class="hx">0x01</span>  <span class="c">/* SPM Lock bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3820"><a href="iox16c4.h.html#L3820">3820</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLOCK_bp  <span class="i">0</span>  <span class="c">/* SPM Lock bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3821"><a href="iox16c4.h.html#L3821">3821</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3822"><a href="iox16c4.h.html#L3822">3822</a></th><td class="line-code"><pre><span class="c">/* NVM.INTCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3823"><a href="iox16c4.h.html#L3823">3823</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* SPM Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3824"><a href="iox16c4.h.html#L3824">3824</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLVL_gp  <span class="i">2</span>  <span class="c">/* SPM Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3825"><a href="iox16c4.h.html#L3825">3825</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* SPM Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3826"><a href="iox16c4.h.html#L3826">3826</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLVL0_bp  <span class="i">2</span>  <span class="c">/* SPM Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3827"><a href="iox16c4.h.html#L3827">3827</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* SPM Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3828"><a href="iox16c4.h.html#L3828">3828</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPMLVL1_bp  <span class="i">3</span>  <span class="c">/* SPM Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3829"><a href="iox16c4.h.html#L3829">3829</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3830"><a href="iox16c4.h.html#L3830">3830</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELVL_gm  <span class="hx">0x03</span>  <span class="c">/* EEPROM Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3831"><a href="iox16c4.h.html#L3831">3831</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELVL_gp  <span class="i">0</span>  <span class="c">/* EEPROM Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3832"><a href="iox16c4.h.html#L3832">3832</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* EEPROM Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3833"><a href="iox16c4.h.html#L3833">3833</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELVL0_bp  <span class="i">0</span>  <span class="c">/* EEPROM Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3834"><a href="iox16c4.h.html#L3834">3834</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* EEPROM Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3835"><a href="iox16c4.h.html#L3835">3835</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELVL1_bp  <span class="i">1</span>  <span class="c">/* EEPROM Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3836"><a href="iox16c4.h.html#L3836">3836</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3837"><a href="iox16c4.h.html#L3837">3837</a></th><td class="line-code"><pre><span class="c">/* NVM.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3838"><a href="iox16c4.h.html#L3838">3838</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_NVMBUSY_bm  <span class="hx">0x80</span>  <span class="c">/* Non-volatile Memory Busy bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3839"><a href="iox16c4.h.html#L3839">3839</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_NVMBUSY_bp  <span class="i">7</span>  <span class="c">/* Non-volatile Memory Busy bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3840"><a href="iox16c4.h.html#L3840">3840</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3841"><a href="iox16c4.h.html#L3841">3841</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FBUSY_bm  <span class="hx">0x40</span>  <span class="c">/* Flash Memory Busy bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3842"><a href="iox16c4.h.html#L3842">3842</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FBUSY_bp  <span class="i">6</span>  <span class="c">/* Flash Memory Busy bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3843"><a href="iox16c4.h.html#L3843">3843</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3844"><a href="iox16c4.h.html#L3844">3844</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELOAD_bm  <span class="hx">0x02</span>  <span class="c">/* EEPROM Page Buffer Active Loading bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3845"><a href="iox16c4.h.html#L3845">3845</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EELOAD_bp  <span class="i">1</span>  <span class="c">/* EEPROM Page Buffer Active Loading bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3846"><a href="iox16c4.h.html#L3846">3846</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3847"><a href="iox16c4.h.html#L3847">3847</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FLOAD_bm  <span class="hx">0x01</span>  <span class="c">/* Flash Page Buffer Active Loading bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3848"><a href="iox16c4.h.html#L3848">3848</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FLOAD_bp  <span class="i">0</span>  <span class="c">/* Flash Page Buffer Active Loading bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3849"><a href="iox16c4.h.html#L3849">3849</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3850"><a href="iox16c4.h.html#L3850">3850</a></th><td class="line-code"><pre><span class="c">/* NVM.LOCKBITS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3851"><a href="iox16c4.h.html#L3851">3851</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBB_gm  <span class="hx">0xC0</span>  <span class="c">/* Boot Lock Bits - Boot Section group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3852"><a href="iox16c4.h.html#L3852">3852</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBB_gp  <span class="i">6</span>  <span class="c">/* Boot Lock Bits - Boot Section group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3853"><a href="iox16c4.h.html#L3853">3853</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBB0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Boot Lock Bits - Boot Section bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3854"><a href="iox16c4.h.html#L3854">3854</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBB0_bp  <span class="i">6</span>  <span class="c">/* Boot Lock Bits - Boot Section bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3855"><a href="iox16c4.h.html#L3855">3855</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBB1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Boot Lock Bits - Boot Section bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3856"><a href="iox16c4.h.html#L3856">3856</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBB1_bp  <span class="i">7</span>  <span class="c">/* Boot Lock Bits - Boot Section bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3857"><a href="iox16c4.h.html#L3857">3857</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3858"><a href="iox16c4.h.html#L3858">3858</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBA_gm  <span class="hx">0x30</span>  <span class="c">/* Boot Lock Bits - Application Section group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3859"><a href="iox16c4.h.html#L3859">3859</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBA_gp  <span class="i">4</span>  <span class="c">/* Boot Lock Bits - Application Section group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3860"><a href="iox16c4.h.html#L3860">3860</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBA0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Boot Lock Bits - Application Section bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3861"><a href="iox16c4.h.html#L3861">3861</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBA0_bp  <span class="i">4</span>  <span class="c">/* Boot Lock Bits - Application Section bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3862"><a href="iox16c4.h.html#L3862">3862</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBA1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Boot Lock Bits - Application Section bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3863"><a href="iox16c4.h.html#L3863">3863</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBA1_bp  <span class="i">5</span>  <span class="c">/* Boot Lock Bits - Application Section bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3864"><a href="iox16c4.h.html#L3864">3864</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3865"><a href="iox16c4.h.html#L3865">3865</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBAT_gm  <span class="hx">0x0C</span>  <span class="c">/* Boot Lock Bits - Application Table group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3866"><a href="iox16c4.h.html#L3866">3866</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBAT_gp  <span class="i">2</span>  <span class="c">/* Boot Lock Bits - Application Table group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3867"><a href="iox16c4.h.html#L3867">3867</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBAT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Boot Lock Bits - Application Table bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3868"><a href="iox16c4.h.html#L3868">3868</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBAT0_bp  <span class="i">2</span>  <span class="c">/* Boot Lock Bits - Application Table bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3869"><a href="iox16c4.h.html#L3869">3869</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBAT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Boot Lock Bits - Application Table bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3870"><a href="iox16c4.h.html#L3870">3870</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_BLBAT1_bp  <span class="i">3</span>  <span class="c">/* Boot Lock Bits - Application Table bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3871"><a href="iox16c4.h.html#L3871">3871</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3872"><a href="iox16c4.h.html#L3872">3872</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LB_gm  <span class="hx">0x03</span>  <span class="c">/* Lock Bits group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3873"><a href="iox16c4.h.html#L3873">3873</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LB_gp  <span class="i">0</span>  <span class="c">/* Lock Bits group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3874"><a href="iox16c4.h.html#L3874">3874</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LB0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Lock Bits bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3875"><a href="iox16c4.h.html#L3875">3875</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LB0_bp  <span class="i">0</span>  <span class="c">/* Lock Bits bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3876"><a href="iox16c4.h.html#L3876">3876</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LB1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Lock Bits bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3877"><a href="iox16c4.h.html#L3877">3877</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LB1_bp  <span class="i">1</span>  <span class="c">/* Lock Bits bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3878"><a href="iox16c4.h.html#L3878">3878</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3879"><a href="iox16c4.h.html#L3879">3879</a></th><td class="line-code"><pre><span class="c">/* ADC - Analog/Digital Converter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3880"><a href="iox16c4.h.html#L3880">3880</a></th><td class="line-code"><pre><span class="c">/* ADC_CH.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3881"><a href="iox16c4.h.html#L3881">3881</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_START_bm  <span class="hx">0x80</span>  <span class="c">/* Channel Start Conversion bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3882"><a href="iox16c4.h.html#L3882">3882</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_START_bp  <span class="i">7</span>  <span class="c">/* Channel Start Conversion bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3883"><a href="iox16c4.h.html#L3883">3883</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3884"><a href="iox16c4.h.html#L3884">3884</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN_gm  <span class="hx">0x1C</span>  <span class="c">/* Gain Factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3885"><a href="iox16c4.h.html#L3885">3885</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN_gp  <span class="i">2</span>  <span class="c">/* Gain Factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3886"><a href="iox16c4.h.html#L3886">3886</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Gain Factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3887"><a href="iox16c4.h.html#L3887">3887</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN0_bp  <span class="i">2</span>  <span class="c">/* Gain Factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3888"><a href="iox16c4.h.html#L3888">3888</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Gain Factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3889"><a href="iox16c4.h.html#L3889">3889</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN1_bp  <span class="i">3</span>  <span class="c">/* Gain Factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3890"><a href="iox16c4.h.html#L3890">3890</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Gain Factor bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3891"><a href="iox16c4.h.html#L3891">3891</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_GAIN2_bp  <span class="i">4</span>  <span class="c">/* Gain Factor bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3892"><a href="iox16c4.h.html#L3892">3892</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3893"><a href="iox16c4.h.html#L3893">3893</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INPUTMODE_gm  <span class="hx">0x03</span>  <span class="c">/* Input Mode Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3894"><a href="iox16c4.h.html#L3894">3894</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INPUTMODE_gp  <span class="i">0</span>  <span class="c">/* Input Mode Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3895"><a href="iox16c4.h.html#L3895">3895</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INPUTMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Input Mode Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3896"><a href="iox16c4.h.html#L3896">3896</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INPUTMODE0_bp  <span class="i">0</span>  <span class="c">/* Input Mode Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3897"><a href="iox16c4.h.html#L3897">3897</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INPUTMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Input Mode Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3898"><a href="iox16c4.h.html#L3898">3898</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INPUTMODE1_bp  <span class="i">1</span>  <span class="c">/* Input Mode Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3899"><a href="iox16c4.h.html#L3899">3899</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3900"><a href="iox16c4.h.html#L3900">3900</a></th><td class="line-code"><pre><span class="c">/* ADC_CH.MUXCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3901"><a href="iox16c4.h.html#L3901">3901</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS_gm  <span class="hx">0x78</span>  <span class="c">/* MUX selection on Positive ADC input group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3902"><a href="iox16c4.h.html#L3902">3902</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS_gp  <span class="i">3</span>  <span class="c">/* MUX selection on Positive ADC input group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3903"><a href="iox16c4.h.html#L3903">3903</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* MUX selection on Positive ADC input bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3904"><a href="iox16c4.h.html#L3904">3904</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS0_bp  <span class="i">3</span>  <span class="c">/* MUX selection on Positive ADC input bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3905"><a href="iox16c4.h.html#L3905">3905</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* MUX selection on Positive ADC input bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3906"><a href="iox16c4.h.html#L3906">3906</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS1_bp  <span class="i">4</span>  <span class="c">/* MUX selection on Positive ADC input bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3907"><a href="iox16c4.h.html#L3907">3907</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* MUX selection on Positive ADC input bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3908"><a href="iox16c4.h.html#L3908">3908</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS2_bp  <span class="i">5</span>  <span class="c">/* MUX selection on Positive ADC input bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3909"><a href="iox16c4.h.html#L3909">3909</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* MUX selection on Positive ADC input bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3910"><a href="iox16c4.h.html#L3910">3910</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXPOS3_bp  <span class="i">6</span>  <span class="c">/* MUX selection on Positive ADC input bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3911"><a href="iox16c4.h.html#L3911">3911</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3912"><a href="iox16c4.h.html#L3912">3912</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT_gm  <span class="hx">0x78</span>  <span class="c">/* MUX selection on Internal ADC input group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3913"><a href="iox16c4.h.html#L3913">3913</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT_gp  <span class="i">3</span>  <span class="c">/* MUX selection on Internal ADC input group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3914"><a href="iox16c4.h.html#L3914">3914</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* MUX selection on Internal ADC input bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3915"><a href="iox16c4.h.html#L3915">3915</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT0_bp  <span class="i">3</span>  <span class="c">/* MUX selection on Internal ADC input bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3916"><a href="iox16c4.h.html#L3916">3916</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* MUX selection on Internal ADC input bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3917"><a href="iox16c4.h.html#L3917">3917</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT1_bp  <span class="i">4</span>  <span class="c">/* MUX selection on Internal ADC input bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3918"><a href="iox16c4.h.html#L3918">3918</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* MUX selection on Internal ADC input bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3919"><a href="iox16c4.h.html#L3919">3919</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT2_bp  <span class="i">5</span>  <span class="c">/* MUX selection on Internal ADC input bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3920"><a href="iox16c4.h.html#L3920">3920</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* MUX selection on Internal ADC input bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3921"><a href="iox16c4.h.html#L3921">3921</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXINT3_bp  <span class="i">6</span>  <span class="c">/* MUX selection on Internal ADC input bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3922"><a href="iox16c4.h.html#L3922">3922</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3923"><a href="iox16c4.h.html#L3923">3923</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXNEG_gm  <span class="hx">0x03</span>  <span class="c">/* MUX selection on Negative ADC input group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3924"><a href="iox16c4.h.html#L3924">3924</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXNEG_gp  <span class="i">0</span>  <span class="c">/* MUX selection on Negative ADC input group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3925"><a href="iox16c4.h.html#L3925">3925</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXNEG0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* MUX selection on Negative ADC input bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3926"><a href="iox16c4.h.html#L3926">3926</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXNEG0_bp  <span class="i">0</span>  <span class="c">/* MUX selection on Negative ADC input bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3927"><a href="iox16c4.h.html#L3927">3927</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXNEG1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* MUX selection on Negative ADC input bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3928"><a href="iox16c4.h.html#L3928">3928</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_MUXNEG1_bp  <span class="i">1</span>  <span class="c">/* MUX selection on Negative ADC input bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3929"><a href="iox16c4.h.html#L3929">3929</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3930"><a href="iox16c4.h.html#L3930">3930</a></th><td class="line-code"><pre><span class="c">/* ADC_CH.INTCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3931"><a href="iox16c4.h.html#L3931">3931</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTMODE_gm  <span class="hx">0x0C</span>  <span class="c">/* Interrupt Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3932"><a href="iox16c4.h.html#L3932">3932</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTMODE_gp  <span class="i">2</span>  <span class="c">/* Interrupt Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3933"><a href="iox16c4.h.html#L3933">3933</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Interrupt Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3934"><a href="iox16c4.h.html#L3934">3934</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTMODE0_bp  <span class="i">2</span>  <span class="c">/* Interrupt Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3935"><a href="iox16c4.h.html#L3935">3935</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Interrupt Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3936"><a href="iox16c4.h.html#L3936">3936</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTMODE1_bp  <span class="i">3</span>  <span class="c">/* Interrupt Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3937"><a href="iox16c4.h.html#L3937">3937</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3938"><a href="iox16c4.h.html#L3938">3938</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3939"><a href="iox16c4.h.html#L3939">3939</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTLVL_gp  <span class="i">0</span>  <span class="c">/* Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3940"><a href="iox16c4.h.html#L3940">3940</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3941"><a href="iox16c4.h.html#L3941">3941</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTLVL0_bp  <span class="i">0</span>  <span class="c">/* Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3942"><a href="iox16c4.h.html#L3942">3942</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3943"><a href="iox16c4.h.html#L3943">3943</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_INTLVL1_bp  <span class="i">1</span>  <span class="c">/* Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3944"><a href="iox16c4.h.html#L3944">3944</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3945"><a href="iox16c4.h.html#L3945">3945</a></th><td class="line-code"><pre><span class="c">/* ADC_CH.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3946"><a href="iox16c4.h.html#L3946">3946</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_CHIF_bm  <span class="hx">0x01</span>  <span class="c">/* Channel Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3947"><a href="iox16c4.h.html#L3947">3947</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_CHIF_bp  <span class="i">0</span>  <span class="c">/* Channel Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3948"><a href="iox16c4.h.html#L3948">3948</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3949"><a href="iox16c4.h.html#L3949">3949</a></th><td class="line-code"><pre><span class="c">/* ADC_CH.SCAN  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3950"><a href="iox16c4.h.html#L3950">3950</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET_gm  <span class="hx">0xF0</span>  <span class="c">/* Positive MUX setting offset group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3951"><a href="iox16c4.h.html#L3951">3951</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET_gp  <span class="i">4</span>  <span class="c">/* Positive MUX setting offset group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3952"><a href="iox16c4.h.html#L3952">3952</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Positive MUX setting offset bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3953"><a href="iox16c4.h.html#L3953">3953</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET0_bp  <span class="i">4</span>  <span class="c">/* Positive MUX setting offset bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3954"><a href="iox16c4.h.html#L3954">3954</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Positive MUX setting offset bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3955"><a href="iox16c4.h.html#L3955">3955</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET1_bp  <span class="i">5</span>  <span class="c">/* Positive MUX setting offset bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3956"><a href="iox16c4.h.html#L3956">3956</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Positive MUX setting offset bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3957"><a href="iox16c4.h.html#L3957">3957</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET2_bp  <span class="i">6</span>  <span class="c">/* Positive MUX setting offset bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3958"><a href="iox16c4.h.html#L3958">3958</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Positive MUX setting offset bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3959"><a href="iox16c4.h.html#L3959">3959</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_OFFSET3_bp  <span class="i">7</span>  <span class="c">/* Positive MUX setting offset bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3960"><a href="iox16c4.h.html#L3960">3960</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3961"><a href="iox16c4.h.html#L3961">3961</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM_gm  <span class="hx">0x0F</span>  <span class="c">/* Number of Channels included in scan group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3962"><a href="iox16c4.h.html#L3962">3962</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM_gp  <span class="i">0</span>  <span class="c">/* Number of Channels included in scan group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3963"><a href="iox16c4.h.html#L3963">3963</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Number of Channels included in scan bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3964"><a href="iox16c4.h.html#L3964">3964</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM0_bp  <span class="i">0</span>  <span class="c">/* Number of Channels included in scan bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3965"><a href="iox16c4.h.html#L3965">3965</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Number of Channels included in scan bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3966"><a href="iox16c4.h.html#L3966">3966</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM1_bp  <span class="i">1</span>  <span class="c">/* Number of Channels included in scan bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3967"><a href="iox16c4.h.html#L3967">3967</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Number of Channels included in scan bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3968"><a href="iox16c4.h.html#L3968">3968</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM2_bp  <span class="i">2</span>  <span class="c">/* Number of Channels included in scan bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3969"><a href="iox16c4.h.html#L3969">3969</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Number of Channels included in scan bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3970"><a href="iox16c4.h.html#L3970">3970</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH_SCANNUM3_bp  <span class="i">3</span>  <span class="c">/* Number of Channels included in scan bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3971"><a href="iox16c4.h.html#L3971">3971</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3972"><a href="iox16c4.h.html#L3972">3972</a></th><td class="line-code"><pre><span class="c">/* ADC.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3973"><a href="iox16c4.h.html#L3973">3973</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH0START_bm  <span class="hx">0x04</span>  <span class="c">/* Channel 0 Start Conversion bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3974"><a href="iox16c4.h.html#L3974">3974</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH0START_bp  <span class="i">2</span>  <span class="c">/* Channel 0 Start Conversion bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3975"><a href="iox16c4.h.html#L3975">3975</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3976"><a href="iox16c4.h.html#L3976">3976</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_FLUSH_bm  <span class="hx">0x02</span>  <span class="c">/* ADC Flush bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3977"><a href="iox16c4.h.html#L3977">3977</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_FLUSH_bp  <span class="i">1</span>  <span class="c">/* ADC Flush bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3978"><a href="iox16c4.h.html#L3978">3978</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3979"><a href="iox16c4.h.html#L3979">3979</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_ENABLE_bm  <span class="hx">0x01</span>  <span class="c">/* Enable ADC bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3980"><a href="iox16c4.h.html#L3980">3980</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_ENABLE_bp  <span class="i">0</span>  <span class="c">/* Enable ADC bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3981"><a href="iox16c4.h.html#L3981">3981</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3982"><a href="iox16c4.h.html#L3982">3982</a></th><td class="line-code"><pre><span class="c">/* ADC.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3983"><a href="iox16c4.h.html#L3983">3983</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CURRLIMIT_gm  <span class="hx">0x60</span>  <span class="c">/* Current Limitation group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3984"><a href="iox16c4.h.html#L3984">3984</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CURRLIMIT_gp  <span class="i">5</span>  <span class="c">/* Current Limitation group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3985"><a href="iox16c4.h.html#L3985">3985</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CURRLIMIT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Current Limitation bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3986"><a href="iox16c4.h.html#L3986">3986</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CURRLIMIT0_bp  <span class="i">5</span>  <span class="c">/* Current Limitation bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3987"><a href="iox16c4.h.html#L3987">3987</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CURRLIMIT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Current Limitation bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3988"><a href="iox16c4.h.html#L3988">3988</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CURRLIMIT1_bp  <span class="i">6</span>  <span class="c">/* Current Limitation bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3989"><a href="iox16c4.h.html#L3989">3989</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3990"><a href="iox16c4.h.html#L3990">3990</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CONMODE_bm  <span class="hx">0x10</span>  <span class="c">/* Conversion Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3991"><a href="iox16c4.h.html#L3991">3991</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CONMODE_bp  <span class="i">4</span>  <span class="c">/* Conversion Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3992"><a href="iox16c4.h.html#L3992">3992</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3993"><a href="iox16c4.h.html#L3993">3993</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_FREERUN_bm  <span class="hx">0x08</span>  <span class="c">/* Free Running Mode Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3994"><a href="iox16c4.h.html#L3994">3994</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_FREERUN_bp  <span class="i">3</span>  <span class="c">/* Free Running Mode Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3995"><a href="iox16c4.h.html#L3995">3995</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L3996"><a href="iox16c4.h.html#L3996">3996</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_RESOLUTION_gm  <span class="hx">0x06</span>  <span class="c">/* Result Resolution group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3997"><a href="iox16c4.h.html#L3997">3997</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_RESOLUTION_gp  <span class="i">1</span>  <span class="c">/* Result Resolution group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3998"><a href="iox16c4.h.html#L3998">3998</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_RESOLUTION0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Result Resolution bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L3999"><a href="iox16c4.h.html#L3999">3999</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_RESOLUTION0_bp  <span class="i">1</span>  <span class="c">/* Result Resolution bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4000"><a href="iox16c4.h.html#L4000">4000</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_RESOLUTION1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Result Resolution bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4001"><a href="iox16c4.h.html#L4001">4001</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_RESOLUTION1_bp  <span class="i">2</span>  <span class="c">/* Result Resolution bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4002"><a href="iox16c4.h.html#L4002">4002</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4003"><a href="iox16c4.h.html#L4003">4003</a></th><td class="line-code"><pre><span class="c">/* ADC.REFCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4004"><a href="iox16c4.h.html#L4004">4004</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL_gm  <span class="hx">0x70</span>  <span class="c">/* Reference Selection group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4005"><a href="iox16c4.h.html#L4005">4005</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL_gp  <span class="i">4</span>  <span class="c">/* Reference Selection group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4006"><a href="iox16c4.h.html#L4006">4006</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Reference Selection bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4007"><a href="iox16c4.h.html#L4007">4007</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL0_bp  <span class="i">4</span>  <span class="c">/* Reference Selection bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4008"><a href="iox16c4.h.html#L4008">4008</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Reference Selection bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4009"><a href="iox16c4.h.html#L4009">4009</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL1_bp  <span class="i">5</span>  <span class="c">/* Reference Selection bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4010"><a href="iox16c4.h.html#L4010">4010</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Reference Selection bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4011"><a href="iox16c4.h.html#L4011">4011</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_REFSEL2_bp  <span class="i">6</span>  <span class="c">/* Reference Selection bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4012"><a href="iox16c4.h.html#L4012">4012</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4013"><a href="iox16c4.h.html#L4013">4013</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_BANDGAP_bm  <span class="hx">0x02</span>  <span class="c">/* Bandgap enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4014"><a href="iox16c4.h.html#L4014">4014</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_BANDGAP_bp  <span class="i">1</span>  <span class="c">/* Bandgap enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4015"><a href="iox16c4.h.html#L4015">4015</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4016"><a href="iox16c4.h.html#L4016">4016</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_TEMPREF_bm  <span class="hx">0x01</span>  <span class="c">/* Temperature Reference Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4017"><a href="iox16c4.h.html#L4017">4017</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_TEMPREF_bp  <span class="i">0</span>  <span class="c">/* Temperature Reference Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4018"><a href="iox16c4.h.html#L4018">4018</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4019"><a href="iox16c4.h.html#L4019">4019</a></th><td class="line-code"><pre><span class="c">/* ADC.EVCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4020"><a href="iox16c4.h.html#L4020">4020</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVSEL_gm  <span class="hx">0x18</span>  <span class="c">/* Event Input Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4021"><a href="iox16c4.h.html#L4021">4021</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVSEL_gp  <span class="i">3</span>  <span class="c">/* Event Input Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4022"><a href="iox16c4.h.html#L4022">4022</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Event Input Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4023"><a href="iox16c4.h.html#L4023">4023</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVSEL0_bp  <span class="i">3</span>  <span class="c">/* Event Input Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4024"><a href="iox16c4.h.html#L4024">4024</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Event Input Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4025"><a href="iox16c4.h.html#L4025">4025</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVSEL1_bp  <span class="i">4</span>  <span class="c">/* Event Input Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4026"><a href="iox16c4.h.html#L4026">4026</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4027"><a href="iox16c4.h.html#L4027">4027</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT_gm  <span class="hx">0x07</span>  <span class="c">/* Event Action Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4028"><a href="iox16c4.h.html#L4028">4028</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT_gp  <span class="i">0</span>  <span class="c">/* Event Action Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4029"><a href="iox16c4.h.html#L4029">4029</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Event Action Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4030"><a href="iox16c4.h.html#L4030">4030</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT0_bp  <span class="i">0</span>  <span class="c">/* Event Action Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4031"><a href="iox16c4.h.html#L4031">4031</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Event Action Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4032"><a href="iox16c4.h.html#L4032">4032</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT1_bp  <span class="i">1</span>  <span class="c">/* Event Action Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4033"><a href="iox16c4.h.html#L4033">4033</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Event Action Select bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4034"><a href="iox16c4.h.html#L4034">4034</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_EVACT2_bp  <span class="i">2</span>  <span class="c">/* Event Action Select bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4035"><a href="iox16c4.h.html#L4035">4035</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4036"><a href="iox16c4.h.html#L4036">4036</a></th><td class="line-code"><pre><span class="c">/* ADC.PRESCALER  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4037"><a href="iox16c4.h.html#L4037">4037</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER_gm  <span class="hx">0x07</span>  <span class="c">/* Clock Prescaler Selection group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4038"><a href="iox16c4.h.html#L4038">4038</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER_gp  <span class="i">0</span>  <span class="c">/* Clock Prescaler Selection group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4039"><a href="iox16c4.h.html#L4039">4039</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Clock Prescaler Selection bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4040"><a href="iox16c4.h.html#L4040">4040</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER0_bp  <span class="i">0</span>  <span class="c">/* Clock Prescaler Selection bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4041"><a href="iox16c4.h.html#L4041">4041</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Clock Prescaler Selection bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4042"><a href="iox16c4.h.html#L4042">4042</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER1_bp  <span class="i">1</span>  <span class="c">/* Clock Prescaler Selection bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4043"><a href="iox16c4.h.html#L4043">4043</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Clock Prescaler Selection bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4044"><a href="iox16c4.h.html#L4044">4044</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_PRESCALER2_bp  <span class="i">2</span>  <span class="c">/* Clock Prescaler Selection bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4045"><a href="iox16c4.h.html#L4045">4045</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4046"><a href="iox16c4.h.html#L4046">4046</a></th><td class="line-code"><pre><span class="c">/* ADC.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4047"><a href="iox16c4.h.html#L4047">4047</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH0IF_bm  <span class="hx">0x01</span>  <span class="c">/* Channel 0 Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4048"><a href="iox16c4.h.html#L4048">4048</a></th><td class="line-code"><pre><span class="pp">#define</span> ADC_CH0IF_bp  <span class="i">0</span>  <span class="c">/* Channel 0 Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4049"><a href="iox16c4.h.html#L4049">4049</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4050"><a href="iox16c4.h.html#L4050">4050</a></th><td class="line-code"><pre><span class="c">/* AC - Analog Comparator */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4051"><a href="iox16c4.h.html#L4051">4051</a></th><td class="line-code"><pre><span class="c">/* AC.AC0CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4052"><a href="iox16c4.h.html#L4052">4052</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTMODE_gm  <span class="hx">0xC0</span>  <span class="c">/* Interrupt Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4053"><a href="iox16c4.h.html#L4053">4053</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTMODE_gp  <span class="i">6</span>  <span class="c">/* Interrupt Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4054"><a href="iox16c4.h.html#L4054">4054</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Interrupt Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4055"><a href="iox16c4.h.html#L4055">4055</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTMODE0_bp  <span class="i">6</span>  <span class="c">/* Interrupt Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4056"><a href="iox16c4.h.html#L4056">4056</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Interrupt Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4057"><a href="iox16c4.h.html#L4057">4057</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTMODE1_bp  <span class="i">7</span>  <span class="c">/* Interrupt Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4058"><a href="iox16c4.h.html#L4058">4058</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4059"><a href="iox16c4.h.html#L4059">4059</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTLVL_gm  <span class="hx">0x30</span>  <span class="c">/* Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4060"><a href="iox16c4.h.html#L4060">4060</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTLVL_gp  <span class="i">4</span>  <span class="c">/* Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4061"><a href="iox16c4.h.html#L4061">4061</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4062"><a href="iox16c4.h.html#L4062">4062</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTLVL0_bp  <span class="i">4</span>  <span class="c">/* Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4063"><a href="iox16c4.h.html#L4063">4063</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4064"><a href="iox16c4.h.html#L4064">4064</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_INTLVL1_bp  <span class="i">5</span>  <span class="c">/* Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4065"><a href="iox16c4.h.html#L4065">4065</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4066"><a href="iox16c4.h.html#L4066">4066</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_HYSMODE_gm  <span class="hx">0x06</span>  <span class="c">/* Hysteresis Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4067"><a href="iox16c4.h.html#L4067">4067</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_HYSMODE_gp  <span class="i">1</span>  <span class="c">/* Hysteresis Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4068"><a href="iox16c4.h.html#L4068">4068</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_HYSMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Hysteresis Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4069"><a href="iox16c4.h.html#L4069">4069</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_HYSMODE0_bp  <span class="i">1</span>  <span class="c">/* Hysteresis Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4070"><a href="iox16c4.h.html#L4070">4070</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_HYSMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Hysteresis Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4071"><a href="iox16c4.h.html#L4071">4071</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_HYSMODE1_bp  <span class="i">2</span>  <span class="c">/* Hysteresis Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4072"><a href="iox16c4.h.html#L4072">4072</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4073"><a href="iox16c4.h.html#L4073">4073</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_ENABLE_bm  <span class="hx">0x01</span>  <span class="c">/* Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4074"><a href="iox16c4.h.html#L4074">4074</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_ENABLE_bp  <span class="i">0</span>  <span class="c">/* Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4075"><a href="iox16c4.h.html#L4075">4075</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4076"><a href="iox16c4.h.html#L4076">4076</a></th><td class="line-code"><pre><span class="c">/* AC.AC1CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4077"><a href="iox16c4.h.html#L4077">4077</a></th><td class="line-code"><pre><span class="c">/* AC_INTMODE  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4078"><a href="iox16c4.h.html#L4078">4078</a></th><td class="line-code"><pre><span class="c">/* AC_INTMODE  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4079"><a href="iox16c4.h.html#L4079">4079</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4080"><a href="iox16c4.h.html#L4080">4080</a></th><td class="line-code"><pre><span class="c">/* AC_INTLVL  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4081"><a href="iox16c4.h.html#L4081">4081</a></th><td class="line-code"><pre><span class="c">/* AC_INTLVL  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4082"><a href="iox16c4.h.html#L4082">4082</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4083"><a href="iox16c4.h.html#L4083">4083</a></th><td class="line-code"><pre><span class="c">/* AC_HYSMODE  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4084"><a href="iox16c4.h.html#L4084">4084</a></th><td class="line-code"><pre><span class="c">/* AC_HYSMODE  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4085"><a href="iox16c4.h.html#L4085">4085</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4086"><a href="iox16c4.h.html#L4086">4086</a></th><td class="line-code"><pre><span class="c">/* AC_ENABLE  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4087"><a href="iox16c4.h.html#L4087">4087</a></th><td class="line-code"><pre><span class="c">/* AC_ENABLE  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4088"><a href="iox16c4.h.html#L4088">4088</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4089"><a href="iox16c4.h.html#L4089">4089</a></th><td class="line-code"><pre><span class="c">/* AC.AC0MUXCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4090"><a href="iox16c4.h.html#L4090">4090</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS_gm  <span class="hx">0x38</span>  <span class="c">/* MUX Positive Input group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4091"><a href="iox16c4.h.html#L4091">4091</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS_gp  <span class="i">3</span>  <span class="c">/* MUX Positive Input group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4092"><a href="iox16c4.h.html#L4092">4092</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* MUX Positive Input bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4093"><a href="iox16c4.h.html#L4093">4093</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS0_bp  <span class="i">3</span>  <span class="c">/* MUX Positive Input bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4094"><a href="iox16c4.h.html#L4094">4094</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* MUX Positive Input bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4095"><a href="iox16c4.h.html#L4095">4095</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS1_bp  <span class="i">4</span>  <span class="c">/* MUX Positive Input bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4096"><a href="iox16c4.h.html#L4096">4096</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* MUX Positive Input bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4097"><a href="iox16c4.h.html#L4097">4097</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXPOS2_bp  <span class="i">5</span>  <span class="c">/* MUX Positive Input bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4098"><a href="iox16c4.h.html#L4098">4098</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4099"><a href="iox16c4.h.html#L4099">4099</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG_gm  <span class="hx">0x07</span>  <span class="c">/* MUX Negative Input group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4100"><a href="iox16c4.h.html#L4100">4100</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG_gp  <span class="i">0</span>  <span class="c">/* MUX Negative Input group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4101"><a href="iox16c4.h.html#L4101">4101</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* MUX Negative Input bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4102"><a href="iox16c4.h.html#L4102">4102</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG0_bp  <span class="i">0</span>  <span class="c">/* MUX Negative Input bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4103"><a href="iox16c4.h.html#L4103">4103</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* MUX Negative Input bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4104"><a href="iox16c4.h.html#L4104">4104</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG1_bp  <span class="i">1</span>  <span class="c">/* MUX Negative Input bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4105"><a href="iox16c4.h.html#L4105">4105</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* MUX Negative Input bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4106"><a href="iox16c4.h.html#L4106">4106</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_MUXNEG2_bp  <span class="i">2</span>  <span class="c">/* MUX Negative Input bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4107"><a href="iox16c4.h.html#L4107">4107</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4108"><a href="iox16c4.h.html#L4108">4108</a></th><td class="line-code"><pre><span class="c">/* AC.AC1MUXCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4109"><a href="iox16c4.h.html#L4109">4109</a></th><td class="line-code"><pre><span class="c">/* AC_MUXPOS  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4110"><a href="iox16c4.h.html#L4110">4110</a></th><td class="line-code"><pre><span class="c">/* AC_MUXPOS  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4111"><a href="iox16c4.h.html#L4111">4111</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4112"><a href="iox16c4.h.html#L4112">4112</a></th><td class="line-code"><pre><span class="c">/* AC_MUXNEG  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4113"><a href="iox16c4.h.html#L4113">4113</a></th><td class="line-code"><pre><span class="c">/* AC_MUXNEG  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4114"><a href="iox16c4.h.html#L4114">4114</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4115"><a href="iox16c4.h.html#L4115">4115</a></th><td class="line-code"><pre><span class="c">/* AC.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4116"><a href="iox16c4.h.html#L4116">4116</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC1OUT_bm  <span class="hx">0x02</span>  <span class="c">/* Analog Comparator 1 Output Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4117"><a href="iox16c4.h.html#L4117">4117</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC1OUT_bp  <span class="i">1</span>  <span class="c">/* Analog Comparator 1 Output Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4118"><a href="iox16c4.h.html#L4118">4118</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4119"><a href="iox16c4.h.html#L4119">4119</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC0OUT_bm  <span class="hx">0x01</span>  <span class="c">/* Analog Comparator 0 Output Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4120"><a href="iox16c4.h.html#L4120">4120</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC0OUT_bp  <span class="i">0</span>  <span class="c">/* Analog Comparator 0 Output Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4121"><a href="iox16c4.h.html#L4121">4121</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4122"><a href="iox16c4.h.html#L4122">4122</a></th><td class="line-code"><pre><span class="c">/* AC.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4123"><a href="iox16c4.h.html#L4123">4123</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC_gm  <span class="hx">0x3F</span>  <span class="c">/* VCC Voltage Scaler Factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4124"><a href="iox16c4.h.html#L4124">4124</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC_gp  <span class="i">0</span>  <span class="c">/* VCC Voltage Scaler Factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4125"><a href="iox16c4.h.html#L4125">4125</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* VCC Voltage Scaler Factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4126"><a href="iox16c4.h.html#L4126">4126</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC0_bp  <span class="i">0</span>  <span class="c">/* VCC Voltage Scaler Factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4127"><a href="iox16c4.h.html#L4127">4127</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* VCC Voltage Scaler Factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4128"><a href="iox16c4.h.html#L4128">4128</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC1_bp  <span class="i">1</span>  <span class="c">/* VCC Voltage Scaler Factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4129"><a href="iox16c4.h.html#L4129">4129</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* VCC Voltage Scaler Factor bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4130"><a href="iox16c4.h.html#L4130">4130</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC2_bp  <span class="i">2</span>  <span class="c">/* VCC Voltage Scaler Factor bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4131"><a href="iox16c4.h.html#L4131">4131</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* VCC Voltage Scaler Factor bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4132"><a href="iox16c4.h.html#L4132">4132</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC3_bp  <span class="i">3</span>  <span class="c">/* VCC Voltage Scaler Factor bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4133"><a href="iox16c4.h.html#L4133">4133</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* VCC Voltage Scaler Factor bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4134"><a href="iox16c4.h.html#L4134">4134</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC4_bp  <span class="i">4</span>  <span class="c">/* VCC Voltage Scaler Factor bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4135"><a href="iox16c4.h.html#L4135">4135</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* VCC Voltage Scaler Factor bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4136"><a href="iox16c4.h.html#L4136">4136</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_SCALEFAC5_bp  <span class="i">5</span>  <span class="c">/* VCC Voltage Scaler Factor bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4137"><a href="iox16c4.h.html#L4137">4137</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4138"><a href="iox16c4.h.html#L4138">4138</a></th><td class="line-code"><pre><span class="c">/* AC.WINCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4139"><a href="iox16c4.h.html#L4139">4139</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WEN_bm  <span class="hx">0x10</span>  <span class="c">/* Window Mode Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4140"><a href="iox16c4.h.html#L4140">4140</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WEN_bp  <span class="i">4</span>  <span class="c">/* Window Mode Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4141"><a href="iox16c4.h.html#L4141">4141</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4142"><a href="iox16c4.h.html#L4142">4142</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTMODE_gm  <span class="hx">0x0C</span>  <span class="c">/* Window Interrupt Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4143"><a href="iox16c4.h.html#L4143">4143</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTMODE_gp  <span class="i">2</span>  <span class="c">/* Window Interrupt Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4144"><a href="iox16c4.h.html#L4144">4144</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Window Interrupt Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4145"><a href="iox16c4.h.html#L4145">4145</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTMODE0_bp  <span class="i">2</span>  <span class="c">/* Window Interrupt Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4146"><a href="iox16c4.h.html#L4146">4146</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Window Interrupt Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4147"><a href="iox16c4.h.html#L4147">4147</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTMODE1_bp  <span class="i">3</span>  <span class="c">/* Window Interrupt Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4148"><a href="iox16c4.h.html#L4148">4148</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4149"><a href="iox16c4.h.html#L4149">4149</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Window Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4150"><a href="iox16c4.h.html#L4150">4150</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTLVL_gp  <span class="i">0</span>  <span class="c">/* Window Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4151"><a href="iox16c4.h.html#L4151">4151</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Window Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4152"><a href="iox16c4.h.html#L4152">4152</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Window Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4153"><a href="iox16c4.h.html#L4153">4153</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Window Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4154"><a href="iox16c4.h.html#L4154">4154</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Window Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4155"><a href="iox16c4.h.html#L4155">4155</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4156"><a href="iox16c4.h.html#L4156">4156</a></th><td class="line-code"><pre><span class="c">/* AC.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4157"><a href="iox16c4.h.html#L4157">4157</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WSTATE_gm  <span class="hx">0xC0</span>  <span class="c">/* Window Mode State group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4158"><a href="iox16c4.h.html#L4158">4158</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WSTATE_gp  <span class="i">6</span>  <span class="c">/* Window Mode State group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4159"><a href="iox16c4.h.html#L4159">4159</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WSTATE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Window Mode State bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4160"><a href="iox16c4.h.html#L4160">4160</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WSTATE0_bp  <span class="i">6</span>  <span class="c">/* Window Mode State bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4161"><a href="iox16c4.h.html#L4161">4161</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WSTATE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Window Mode State bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4162"><a href="iox16c4.h.html#L4162">4162</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WSTATE1_bp  <span class="i">7</span>  <span class="c">/* Window Mode State bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4163"><a href="iox16c4.h.html#L4163">4163</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4164"><a href="iox16c4.h.html#L4164">4164</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC1STATE_bm  <span class="hx">0x20</span>  <span class="c">/* Analog Comparator 1 State bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4165"><a href="iox16c4.h.html#L4165">4165</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC1STATE_bp  <span class="i">5</span>  <span class="c">/* Analog Comparator 1 State bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4166"><a href="iox16c4.h.html#L4166">4166</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4167"><a href="iox16c4.h.html#L4167">4167</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC0STATE_bm  <span class="hx">0x10</span>  <span class="c">/* Analog Comparator 0 State bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4168"><a href="iox16c4.h.html#L4168">4168</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC0STATE_bp  <span class="i">4</span>  <span class="c">/* Analog Comparator 0 State bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4169"><a href="iox16c4.h.html#L4169">4169</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4170"><a href="iox16c4.h.html#L4170">4170</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WIF_bm  <span class="hx">0x04</span>  <span class="c">/* Window Mode Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4171"><a href="iox16c4.h.html#L4171">4171</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_WIF_bp  <span class="i">2</span>  <span class="c">/* Window Mode Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4172"><a href="iox16c4.h.html#L4172">4172</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4173"><a href="iox16c4.h.html#L4173">4173</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC1IF_bm  <span class="hx">0x02</span>  <span class="c">/* Analog Comparator 1 Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4174"><a href="iox16c4.h.html#L4174">4174</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC1IF_bp  <span class="i">1</span>  <span class="c">/* Analog Comparator 1 Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4175"><a href="iox16c4.h.html#L4175">4175</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4176"><a href="iox16c4.h.html#L4176">4176</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC0IF_bm  <span class="hx">0x01</span>  <span class="c">/* Analog Comparator 0 Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4177"><a href="iox16c4.h.html#L4177">4177</a></th><td class="line-code"><pre><span class="pp">#define</span> AC_AC0IF_bp  <span class="i">0</span>  <span class="c">/* Analog Comparator 0 Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4178"><a href="iox16c4.h.html#L4178">4178</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4179"><a href="iox16c4.h.html#L4179">4179</a></th><td class="line-code"><pre><span class="c">/* RTC - Real-Time Counter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4180"><a href="iox16c4.h.html#L4180">4180</a></th><td class="line-code"><pre><span class="c">/* RTC.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4181"><a href="iox16c4.h.html#L4181">4181</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER_gm  <span class="hx">0x07</span>  <span class="c">/* Prescaling Factor group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4182"><a href="iox16c4.h.html#L4182">4182</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER_gp  <span class="i">0</span>  <span class="c">/* Prescaling Factor group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4183"><a href="iox16c4.h.html#L4183">4183</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Prescaling Factor bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4184"><a href="iox16c4.h.html#L4184">4184</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER0_bp  <span class="i">0</span>  <span class="c">/* Prescaling Factor bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4185"><a href="iox16c4.h.html#L4185">4185</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Prescaling Factor bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4186"><a href="iox16c4.h.html#L4186">4186</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER1_bp  <span class="i">1</span>  <span class="c">/* Prescaling Factor bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4187"><a href="iox16c4.h.html#L4187">4187</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Prescaling Factor bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4188"><a href="iox16c4.h.html#L4188">4188</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_PRESCALER2_bp  <span class="i">2</span>  <span class="c">/* Prescaling Factor bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4189"><a href="iox16c4.h.html#L4189">4189</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4190"><a href="iox16c4.h.html#L4190">4190</a></th><td class="line-code"><pre><span class="c">/* RTC.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4191"><a href="iox16c4.h.html#L4191">4191</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_SYNCBUSY_bm  <span class="hx">0x01</span>  <span class="c">/* Synchronization Busy Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4192"><a href="iox16c4.h.html#L4192">4192</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_SYNCBUSY_bp  <span class="i">0</span>  <span class="c">/* Synchronization Busy Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4193"><a href="iox16c4.h.html#L4193">4193</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4194"><a href="iox16c4.h.html#L4194">4194</a></th><td class="line-code"><pre><span class="c">/* RTC.INTCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4195"><a href="iox16c4.h.html#L4195">4195</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Compare Match Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4196"><a href="iox16c4.h.html#L4196">4196</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPINTLVL_gp  <span class="i">2</span>  <span class="c">/* Compare Match Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4197"><a href="iox16c4.h.html#L4197">4197</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Compare Match Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4198"><a href="iox16c4.h.html#L4198">4198</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Compare Match Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4199"><a href="iox16c4.h.html#L4199">4199</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Compare Match Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4200"><a href="iox16c4.h.html#L4200">4200</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Compare Match Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4201"><a href="iox16c4.h.html#L4201">4201</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4202"><a href="iox16c4.h.html#L4202">4202</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Overflow Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4203"><a href="iox16c4.h.html#L4203">4203</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFINTLVL_gp  <span class="i">0</span>  <span class="c">/* Overflow Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4204"><a href="iox16c4.h.html#L4204">4204</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Overflow Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4205"><a href="iox16c4.h.html#L4205">4205</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Overflow Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4206"><a href="iox16c4.h.html#L4206">4206</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Overflow Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4207"><a href="iox16c4.h.html#L4207">4207</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Overflow Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4208"><a href="iox16c4.h.html#L4208">4208</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4209"><a href="iox16c4.h.html#L4209">4209</a></th><td class="line-code"><pre><span class="c">/* RTC.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4210"><a href="iox16c4.h.html#L4210">4210</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPIF_bm  <span class="hx">0x02</span>  <span class="c">/* Compare Match Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4211"><a href="iox16c4.h.html#L4211">4211</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMPIF_bp  <span class="i">1</span>  <span class="c">/* Compare Match Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4212"><a href="iox16c4.h.html#L4212">4212</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4213"><a href="iox16c4.h.html#L4213">4213</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFIF_bm  <span class="hx">0x01</span>  <span class="c">/* Overflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4214"><a href="iox16c4.h.html#L4214">4214</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVFIF_bp  <span class="i">0</span>  <span class="c">/* Overflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4215"><a href="iox16c4.h.html#L4215">4215</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4216"><a href="iox16c4.h.html#L4216">4216</a></th><td class="line-code"><pre><span class="c">/* TWI - Two-Wire Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4217"><a href="iox16c4.h.html#L4217">4217</a></th><td class="line-code"><pre><span class="c">/* TWI_MASTER.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4218"><a href="iox16c4.h.html#L4218">4218</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_INTLVL_gm  <span class="hx">0xC0</span>  <span class="c">/* Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4219"><a href="iox16c4.h.html#L4219">4219</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_INTLVL_gp  <span class="i">6</span>  <span class="c">/* Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4220"><a href="iox16c4.h.html#L4220">4220</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_INTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4221"><a href="iox16c4.h.html#L4221">4221</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_INTLVL0_bp  <span class="i">6</span>  <span class="c">/* Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4222"><a href="iox16c4.h.html#L4222">4222</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_INTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4223"><a href="iox16c4.h.html#L4223">4223</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_INTLVL1_bp  <span class="i">7</span>  <span class="c">/* Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4224"><a href="iox16c4.h.html#L4224">4224</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4225"><a href="iox16c4.h.html#L4225">4225</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_RIEN_bm  <span class="hx">0x20</span>  <span class="c">/* Read Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4226"><a href="iox16c4.h.html#L4226">4226</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_RIEN_bp  <span class="i">5</span>  <span class="c">/* Read Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4227"><a href="iox16c4.h.html#L4227">4227</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4228"><a href="iox16c4.h.html#L4228">4228</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_WIEN_bm  <span class="hx">0x10</span>  <span class="c">/* Write Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4229"><a href="iox16c4.h.html#L4229">4229</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_WIEN_bp  <span class="i">4</span>  <span class="c">/* Write Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4230"><a href="iox16c4.h.html#L4230">4230</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4231"><a href="iox16c4.h.html#L4231">4231</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_ENABLE_bm  <span class="hx">0x08</span>  <span class="c">/* Enable TWI Master bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4232"><a href="iox16c4.h.html#L4232">4232</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_ENABLE_bp  <span class="i">3</span>  <span class="c">/* Enable TWI Master bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4233"><a href="iox16c4.h.html#L4233">4233</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4234"><a href="iox16c4.h.html#L4234">4234</a></th><td class="line-code"><pre><span class="c">/* TWI_MASTER.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4235"><a href="iox16c4.h.html#L4235">4235</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_TIMEOUT_gm  <span class="hx">0x0C</span>  <span class="c">/* Inactive Bus Timeout group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4236"><a href="iox16c4.h.html#L4236">4236</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_TIMEOUT_gp  <span class="i">2</span>  <span class="c">/* Inactive Bus Timeout group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4237"><a href="iox16c4.h.html#L4237">4237</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_TIMEOUT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Inactive Bus Timeout bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4238"><a href="iox16c4.h.html#L4238">4238</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_TIMEOUT0_bp  <span class="i">2</span>  <span class="c">/* Inactive Bus Timeout bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4239"><a href="iox16c4.h.html#L4239">4239</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_TIMEOUT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Inactive Bus Timeout bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4240"><a href="iox16c4.h.html#L4240">4240</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_TIMEOUT1_bp  <span class="i">3</span>  <span class="c">/* Inactive Bus Timeout bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4241"><a href="iox16c4.h.html#L4241">4241</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4242"><a href="iox16c4.h.html#L4242">4242</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_QCEN_bm  <span class="hx">0x02</span>  <span class="c">/* Quick Command Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4243"><a href="iox16c4.h.html#L4243">4243</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_QCEN_bp  <span class="i">1</span>  <span class="c">/* Quick Command Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4244"><a href="iox16c4.h.html#L4244">4244</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4245"><a href="iox16c4.h.html#L4245">4245</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_SMEN_bm  <span class="hx">0x01</span>  <span class="c">/* Smart Mode Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4246"><a href="iox16c4.h.html#L4246">4246</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_SMEN_bp  <span class="i">0</span>  <span class="c">/* Smart Mode Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4247"><a href="iox16c4.h.html#L4247">4247</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4248"><a href="iox16c4.h.html#L4248">4248</a></th><td class="line-code"><pre><span class="c">/* TWI_MASTER.CTRLC  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4249"><a href="iox16c4.h.html#L4249">4249</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_ACKACT_bm  <span class="hx">0x04</span>  <span class="c">/* Acknowledge Action bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4250"><a href="iox16c4.h.html#L4250">4250</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_ACKACT_bp  <span class="i">2</span>  <span class="c">/* Acknowledge Action bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4251"><a href="iox16c4.h.html#L4251">4251</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4252"><a href="iox16c4.h.html#L4252">4252</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CMD_gm  <span class="hx">0x03</span>  <span class="c">/* Command group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4253"><a href="iox16c4.h.html#L4253">4253</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CMD_gp  <span class="i">0</span>  <span class="c">/* Command group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4254"><a href="iox16c4.h.html#L4254">4254</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CMD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Command bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4255"><a href="iox16c4.h.html#L4255">4255</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CMD0_bp  <span class="i">0</span>  <span class="c">/* Command bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4256"><a href="iox16c4.h.html#L4256">4256</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CMD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Command bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4257"><a href="iox16c4.h.html#L4257">4257</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CMD1_bp  <span class="i">1</span>  <span class="c">/* Command bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4258"><a href="iox16c4.h.html#L4258">4258</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4259"><a href="iox16c4.h.html#L4259">4259</a></th><td class="line-code"><pre><span class="c">/* TWI_MASTER.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4260"><a href="iox16c4.h.html#L4260">4260</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_RIF_bm  <span class="hx">0x80</span>  <span class="c">/* Read Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4261"><a href="iox16c4.h.html#L4261">4261</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_RIF_bp  <span class="i">7</span>  <span class="c">/* Read Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4262"><a href="iox16c4.h.html#L4262">4262</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4263"><a href="iox16c4.h.html#L4263">4263</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_WIF_bm  <span class="hx">0x40</span>  <span class="c">/* Write Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4264"><a href="iox16c4.h.html#L4264">4264</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_WIF_bp  <span class="i">6</span>  <span class="c">/* Write Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4265"><a href="iox16c4.h.html#L4265">4265</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4266"><a href="iox16c4.h.html#L4266">4266</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CLKHOLD_bm  <span class="hx">0x20</span>  <span class="c">/* Clock Hold bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4267"><a href="iox16c4.h.html#L4267">4267</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_CLKHOLD_bp  <span class="i">5</span>  <span class="c">/* Clock Hold bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4268"><a href="iox16c4.h.html#L4268">4268</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4269"><a href="iox16c4.h.html#L4269">4269</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_RXACK_bm  <span class="hx">0x10</span>  <span class="c">/* Received Acknowledge bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4270"><a href="iox16c4.h.html#L4270">4270</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_RXACK_bp  <span class="i">4</span>  <span class="c">/* Received Acknowledge bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4271"><a href="iox16c4.h.html#L4271">4271</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4272"><a href="iox16c4.h.html#L4272">4272</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_ARBLOST_bm  <span class="hx">0x08</span>  <span class="c">/* Arbitration Lost bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4273"><a href="iox16c4.h.html#L4273">4273</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_ARBLOST_bp  <span class="i">3</span>  <span class="c">/* Arbitration Lost bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4274"><a href="iox16c4.h.html#L4274">4274</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4275"><a href="iox16c4.h.html#L4275">4275</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSERR_bm  <span class="hx">0x04</span>  <span class="c">/* Bus Error bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4276"><a href="iox16c4.h.html#L4276">4276</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSERR_bp  <span class="i">2</span>  <span class="c">/* Bus Error bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4277"><a href="iox16c4.h.html#L4277">4277</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4278"><a href="iox16c4.h.html#L4278">4278</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSSTATE_gm  <span class="hx">0x03</span>  <span class="c">/* Bus State group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4279"><a href="iox16c4.h.html#L4279">4279</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSSTATE_gp  <span class="i">0</span>  <span class="c">/* Bus State group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4280"><a href="iox16c4.h.html#L4280">4280</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSSTATE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Bus State bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4281"><a href="iox16c4.h.html#L4281">4281</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSSTATE0_bp  <span class="i">0</span>  <span class="c">/* Bus State bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4282"><a href="iox16c4.h.html#L4282">4282</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSSTATE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Bus State bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4283"><a href="iox16c4.h.html#L4283">4283</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_MASTER_BUSSTATE1_bp  <span class="i">1</span>  <span class="c">/* Bus State bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4284"><a href="iox16c4.h.html#L4284">4284</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4285"><a href="iox16c4.h.html#L4285">4285</a></th><td class="line-code"><pre><span class="c">/* TWI_SLAVE.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4286"><a href="iox16c4.h.html#L4286">4286</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_INTLVL_gm  <span class="hx">0xC0</span>  <span class="c">/* Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4287"><a href="iox16c4.h.html#L4287">4287</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_INTLVL_gp  <span class="i">6</span>  <span class="c">/* Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4288"><a href="iox16c4.h.html#L4288">4288</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_INTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4289"><a href="iox16c4.h.html#L4289">4289</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_INTLVL0_bp  <span class="i">6</span>  <span class="c">/* Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4290"><a href="iox16c4.h.html#L4290">4290</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_INTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4291"><a href="iox16c4.h.html#L4291">4291</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_INTLVL1_bp  <span class="i">7</span>  <span class="c">/* Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4292"><a href="iox16c4.h.html#L4292">4292</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4293"><a href="iox16c4.h.html#L4293">4293</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_DIEN_bm  <span class="hx">0x20</span>  <span class="c">/* Data Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4294"><a href="iox16c4.h.html#L4294">4294</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_DIEN_bp  <span class="i">5</span>  <span class="c">/* Data Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4295"><a href="iox16c4.h.html#L4295">4295</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4296"><a href="iox16c4.h.html#L4296">4296</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_APIEN_bm  <span class="hx">0x10</span>  <span class="c">/* Address/Stop Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4297"><a href="iox16c4.h.html#L4297">4297</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_APIEN_bp  <span class="i">4</span>  <span class="c">/* Address/Stop Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4298"><a href="iox16c4.h.html#L4298">4298</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4299"><a href="iox16c4.h.html#L4299">4299</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ENABLE_bm  <span class="hx">0x08</span>  <span class="c">/* Enable TWI Slave bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4300"><a href="iox16c4.h.html#L4300">4300</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ENABLE_bp  <span class="i">3</span>  <span class="c">/* Enable TWI Slave bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4301"><a href="iox16c4.h.html#L4301">4301</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4302"><a href="iox16c4.h.html#L4302">4302</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_PIEN_bm  <span class="hx">0x04</span>  <span class="c">/* Stop Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4303"><a href="iox16c4.h.html#L4303">4303</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_PIEN_bp  <span class="i">2</span>  <span class="c">/* Stop Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4304"><a href="iox16c4.h.html#L4304">4304</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4305"><a href="iox16c4.h.html#L4305">4305</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_PMEN_bm  <span class="hx">0x02</span>  <span class="c">/* Promiscuous Mode Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4306"><a href="iox16c4.h.html#L4306">4306</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_PMEN_bp  <span class="i">1</span>  <span class="c">/* Promiscuous Mode Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4307"><a href="iox16c4.h.html#L4307">4307</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4308"><a href="iox16c4.h.html#L4308">4308</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_SMEN_bm  <span class="hx">0x01</span>  <span class="c">/* Smart Mode Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4309"><a href="iox16c4.h.html#L4309">4309</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_SMEN_bp  <span class="i">0</span>  <span class="c">/* Smart Mode Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4310"><a href="iox16c4.h.html#L4310">4310</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4311"><a href="iox16c4.h.html#L4311">4311</a></th><td class="line-code"><pre><span class="c">/* TWI_SLAVE.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4312"><a href="iox16c4.h.html#L4312">4312</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ACKACT_bm  <span class="hx">0x04</span>  <span class="c">/* Acknowledge Action bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4313"><a href="iox16c4.h.html#L4313">4313</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ACKACT_bp  <span class="i">2</span>  <span class="c">/* Acknowledge Action bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4314"><a href="iox16c4.h.html#L4314">4314</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4315"><a href="iox16c4.h.html#L4315">4315</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CMD_gm  <span class="hx">0x03</span>  <span class="c">/* Command group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4316"><a href="iox16c4.h.html#L4316">4316</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CMD_gp  <span class="i">0</span>  <span class="c">/* Command group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4317"><a href="iox16c4.h.html#L4317">4317</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CMD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Command bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4318"><a href="iox16c4.h.html#L4318">4318</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CMD0_bp  <span class="i">0</span>  <span class="c">/* Command bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4319"><a href="iox16c4.h.html#L4319">4319</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CMD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Command bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4320"><a href="iox16c4.h.html#L4320">4320</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CMD1_bp  <span class="i">1</span>  <span class="c">/* Command bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4321"><a href="iox16c4.h.html#L4321">4321</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4322"><a href="iox16c4.h.html#L4322">4322</a></th><td class="line-code"><pre><span class="c">/* TWI_SLAVE.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4323"><a href="iox16c4.h.html#L4323">4323</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_DIF_bm  <span class="hx">0x80</span>  <span class="c">/* Data Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4324"><a href="iox16c4.h.html#L4324">4324</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_DIF_bp  <span class="i">7</span>  <span class="c">/* Data Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4325"><a href="iox16c4.h.html#L4325">4325</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4326"><a href="iox16c4.h.html#L4326">4326</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_APIF_bm  <span class="hx">0x40</span>  <span class="c">/* Address/Stop Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4327"><a href="iox16c4.h.html#L4327">4327</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_APIF_bp  <span class="i">6</span>  <span class="c">/* Address/Stop Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4328"><a href="iox16c4.h.html#L4328">4328</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4329"><a href="iox16c4.h.html#L4329">4329</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CLKHOLD_bm  <span class="hx">0x20</span>  <span class="c">/* Clock Hold bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4330"><a href="iox16c4.h.html#L4330">4330</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_CLKHOLD_bp  <span class="i">5</span>  <span class="c">/* Clock Hold bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4331"><a href="iox16c4.h.html#L4331">4331</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4332"><a href="iox16c4.h.html#L4332">4332</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_RXACK_bm  <span class="hx">0x10</span>  <span class="c">/* Received Acknowledge bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4333"><a href="iox16c4.h.html#L4333">4333</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_RXACK_bp  <span class="i">4</span>  <span class="c">/* Received Acknowledge bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4334"><a href="iox16c4.h.html#L4334">4334</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4335"><a href="iox16c4.h.html#L4335">4335</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_COLL_bm  <span class="hx">0x08</span>  <span class="c">/* Collision bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4336"><a href="iox16c4.h.html#L4336">4336</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_COLL_bp  <span class="i">3</span>  <span class="c">/* Collision bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4337"><a href="iox16c4.h.html#L4337">4337</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4338"><a href="iox16c4.h.html#L4338">4338</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_BUSERR_bm  <span class="hx">0x04</span>  <span class="c">/* Bus Error bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4339"><a href="iox16c4.h.html#L4339">4339</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_BUSERR_bp  <span class="i">2</span>  <span class="c">/* Bus Error bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4340"><a href="iox16c4.h.html#L4340">4340</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4341"><a href="iox16c4.h.html#L4341">4341</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_DIR_bm  <span class="hx">0x02</span>  <span class="c">/* Read/Write Direction bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4342"><a href="iox16c4.h.html#L4342">4342</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_DIR_bp  <span class="i">1</span>  <span class="c">/* Read/Write Direction bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4343"><a href="iox16c4.h.html#L4343">4343</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4344"><a href="iox16c4.h.html#L4344">4344</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_AP_bm  <span class="hx">0x01</span>  <span class="c">/* Slave Address or Stop bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4345"><a href="iox16c4.h.html#L4345">4345</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_AP_bp  <span class="i">0</span>  <span class="c">/* Slave Address or Stop bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4346"><a href="iox16c4.h.html#L4346">4346</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4347"><a href="iox16c4.h.html#L4347">4347</a></th><td class="line-code"><pre><span class="c">/* TWI_SLAVE.ADDRMASK  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4348"><a href="iox16c4.h.html#L4348">4348</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK_gm  <span class="hx">0xFE</span>  <span class="c">/* Address Mask group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4349"><a href="iox16c4.h.html#L4349">4349</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK_gp  <span class="i">1</span>  <span class="c">/* Address Mask group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4350"><a href="iox16c4.h.html#L4350">4350</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Address Mask bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4351"><a href="iox16c4.h.html#L4351">4351</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK0_bp  <span class="i">1</span>  <span class="c">/* Address Mask bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4352"><a href="iox16c4.h.html#L4352">4352</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Address Mask bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4353"><a href="iox16c4.h.html#L4353">4353</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK1_bp  <span class="i">2</span>  <span class="c">/* Address Mask bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4354"><a href="iox16c4.h.html#L4354">4354</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Address Mask bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4355"><a href="iox16c4.h.html#L4355">4355</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK2_bp  <span class="i">3</span>  <span class="c">/* Address Mask bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4356"><a href="iox16c4.h.html#L4356">4356</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Address Mask bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4357"><a href="iox16c4.h.html#L4357">4357</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK3_bp  <span class="i">4</span>  <span class="c">/* Address Mask bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4358"><a href="iox16c4.h.html#L4358">4358</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Address Mask bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4359"><a href="iox16c4.h.html#L4359">4359</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK4_bp  <span class="i">5</span>  <span class="c">/* Address Mask bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4360"><a href="iox16c4.h.html#L4360">4360</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Address Mask bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4361"><a href="iox16c4.h.html#L4361">4361</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK5_bp  <span class="i">6</span>  <span class="c">/* Address Mask bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4362"><a href="iox16c4.h.html#L4362">4362</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Address Mask bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4363"><a href="iox16c4.h.html#L4363">4363</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDRMASK6_bp  <span class="i">7</span>  <span class="c">/* Address Mask bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4364"><a href="iox16c4.h.html#L4364">4364</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4365"><a href="iox16c4.h.html#L4365">4365</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDREN_bm  <span class="hx">0x01</span>  <span class="c">/* Address Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4366"><a href="iox16c4.h.html#L4366">4366</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SLAVE_ADDREN_bp  <span class="i">0</span>  <span class="c">/* Address Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4367"><a href="iox16c4.h.html#L4367">4367</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4368"><a href="iox16c4.h.html#L4368">4368</a></th><td class="line-code"><pre><span class="c">/* TWI.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4369"><a href="iox16c4.h.html#L4369">4369</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SDAHOLD_gm  <span class="hx">0x06</span>  <span class="c">/* SDA Hold Time Enable group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4370"><a href="iox16c4.h.html#L4370">4370</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SDAHOLD_gp  <span class="i">1</span>  <span class="c">/* SDA Hold Time Enable group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4371"><a href="iox16c4.h.html#L4371">4371</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SDAHOLD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* SDA Hold Time Enable bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4372"><a href="iox16c4.h.html#L4372">4372</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SDAHOLD0_bp  <span class="i">1</span>  <span class="c">/* SDA Hold Time Enable bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4373"><a href="iox16c4.h.html#L4373">4373</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SDAHOLD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* SDA Hold Time Enable bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4374"><a href="iox16c4.h.html#L4374">4374</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_SDAHOLD1_bp  <span class="i">2</span>  <span class="c">/* SDA Hold Time Enable bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4375"><a href="iox16c4.h.html#L4375">4375</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4376"><a href="iox16c4.h.html#L4376">4376</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_EDIEN_bm  <span class="hx">0x01</span>  <span class="c">/* External Driver Interface Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4377"><a href="iox16c4.h.html#L4377">4377</a></th><td class="line-code"><pre><span class="pp">#define</span> TWI_EDIEN_bp  <span class="i">0</span>  <span class="c">/* External Driver Interface Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4378"><a href="iox16c4.h.html#L4378">4378</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4379"><a href="iox16c4.h.html#L4379">4379</a></th><td class="line-code"><pre><span class="c">/* USB - USB */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4380"><a href="iox16c4.h.html#L4380">4380</a></th><td class="line-code"><pre><span class="c">/* USB_EP.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4381"><a href="iox16c4.h.html#L4381">4381</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_STALLF_bm  <span class="hx">0x80</span>  <span class="c">/* Endpoint Stall Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4382"><a href="iox16c4.h.html#L4382">4382</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_STALLF_bp  <span class="i">7</span>  <span class="c">/* Endpoint Stall Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4383"><a href="iox16c4.h.html#L4383">4383</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4384"><a href="iox16c4.h.html#L4384">4384</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_CRC_bm  <span class="hx">0x80</span>  <span class="c">/* CRC Error Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4385"><a href="iox16c4.h.html#L4385">4385</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_CRC_bp  <span class="i">7</span>  <span class="c">/* CRC Error Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4386"><a href="iox16c4.h.html#L4386">4386</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4387"><a href="iox16c4.h.html#L4387">4387</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_UNF_bm  <span class="hx">0x40</span>  <span class="c">/* Underflow Enpoint FLag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4388"><a href="iox16c4.h.html#L4388">4388</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_UNF_bp  <span class="i">6</span>  <span class="c">/* Underflow Enpoint FLag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4389"><a href="iox16c4.h.html#L4389">4389</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4390"><a href="iox16c4.h.html#L4390">4390</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_OVF_bm  <span class="hx">0x40</span>  <span class="c">/* Overflow Enpoint Flag for Output Endpoints bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4391"><a href="iox16c4.h.html#L4391">4391</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_OVF_bp  <span class="i">6</span>  <span class="c">/* Overflow Enpoint Flag for Output Endpoints bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4392"><a href="iox16c4.h.html#L4392">4392</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4393"><a href="iox16c4.h.html#L4393">4393</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TRNCOMPL0_bm  <span class="hx">0x20</span>  <span class="c">/* Transaction Complete 0 Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4394"><a href="iox16c4.h.html#L4394">4394</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TRNCOMPL0_bp  <span class="i">5</span>  <span class="c">/* Transaction Complete 0 Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4395"><a href="iox16c4.h.html#L4395">4395</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4396"><a href="iox16c4.h.html#L4396">4396</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TRNCOMPL1_bm  <span class="hx">0x10</span>  <span class="c">/* Transaction Complete 1 Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4397"><a href="iox16c4.h.html#L4397">4397</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TRNCOMPL1_bp  <span class="i">4</span>  <span class="c">/* Transaction Complete 1 Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4398"><a href="iox16c4.h.html#L4398">4398</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4399"><a href="iox16c4.h.html#L4399">4399</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_SETUP_bm  <span class="hx">0x10</span>  <span class="c">/* SETUP Transaction Complete Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4400"><a href="iox16c4.h.html#L4400">4400</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_SETUP_bp  <span class="i">4</span>  <span class="c">/* SETUP Transaction Complete Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4401"><a href="iox16c4.h.html#L4401">4401</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4402"><a href="iox16c4.h.html#L4402">4402</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BANK_bm  <span class="hx">0x08</span>  <span class="c">/* Bank Select bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4403"><a href="iox16c4.h.html#L4403">4403</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BANK_bp  <span class="i">3</span>  <span class="c">/* Bank Select bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4404"><a href="iox16c4.h.html#L4404">4404</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4405"><a href="iox16c4.h.html#L4405">4405</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUSNACK1_bm  <span class="hx">0x04</span>  <span class="c">/* Data Buffer 1 Not Acknowledge bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4406"><a href="iox16c4.h.html#L4406">4406</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUSNACK1_bp  <span class="i">2</span>  <span class="c">/* Data Buffer 1 Not Acknowledge bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4407"><a href="iox16c4.h.html#L4407">4407</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4408"><a href="iox16c4.h.html#L4408">4408</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUSNACK0_bm  <span class="hx">0x02</span>  <span class="c">/* Data Buffer 0 Not Acknowledge bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4409"><a href="iox16c4.h.html#L4409">4409</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUSNACK0_bp  <span class="i">1</span>  <span class="c">/* Data Buffer 0 Not Acknowledge bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4410"><a href="iox16c4.h.html#L4410">4410</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4411"><a href="iox16c4.h.html#L4411">4411</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TOGGLE_bm  <span class="hx">0x01</span>  <span class="c">/* Data Toggle bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4412"><a href="iox16c4.h.html#L4412">4412</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TOGGLE_bp  <span class="i">0</span>  <span class="c">/* Data Toggle bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4413"><a href="iox16c4.h.html#L4413">4413</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4414"><a href="iox16c4.h.html#L4414">4414</a></th><td class="line-code"><pre><span class="c">/* USB_EP.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4415"><a href="iox16c4.h.html#L4415">4415</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TYPE_gm  <span class="hx">0xC0</span>  <span class="c">/* Endpoint Type group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4416"><a href="iox16c4.h.html#L4416">4416</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TYPE_gp  <span class="i">6</span>  <span class="c">/* Endpoint Type group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4417"><a href="iox16c4.h.html#L4417">4417</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TYPE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Endpoint Type bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4418"><a href="iox16c4.h.html#L4418">4418</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TYPE0_bp  <span class="i">6</span>  <span class="c">/* Endpoint Type bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4419"><a href="iox16c4.h.html#L4419">4419</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TYPE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Endpoint Type bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4420"><a href="iox16c4.h.html#L4420">4420</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_TYPE1_bp  <span class="i">7</span>  <span class="c">/* Endpoint Type bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4421"><a href="iox16c4.h.html#L4421">4421</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4422"><a href="iox16c4.h.html#L4422">4422</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_MULTIPKT_bm  <span class="hx">0x20</span>  <span class="c">/* Multi Packet Transfer Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4423"><a href="iox16c4.h.html#L4423">4423</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_MULTIPKT_bp  <span class="i">5</span>  <span class="c">/* Multi Packet Transfer Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4424"><a href="iox16c4.h.html#L4424">4424</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4425"><a href="iox16c4.h.html#L4425">4425</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_PINGPONG_bm  <span class="hx">0x10</span>  <span class="c">/* Ping-Pong Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4426"><a href="iox16c4.h.html#L4426">4426</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_PINGPONG_bp  <span class="i">4</span>  <span class="c">/* Ping-Pong Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4427"><a href="iox16c4.h.html#L4427">4427</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4428"><a href="iox16c4.h.html#L4428">4428</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_INTDSBL_bm  <span class="hx">0x08</span>  <span class="c">/* Interrupt Disable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4429"><a href="iox16c4.h.html#L4429">4429</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_INTDSBL_bp  <span class="i">3</span>  <span class="c">/* Interrupt Disable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4430"><a href="iox16c4.h.html#L4430">4430</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4431"><a href="iox16c4.h.html#L4431">4431</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_STALL_bm  <span class="hx">0x04</span>  <span class="c">/* Data Stall bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4432"><a href="iox16c4.h.html#L4432">4432</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_STALL_bp  <span class="i">2</span>  <span class="c">/* Data Stall bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4433"><a href="iox16c4.h.html#L4433">4433</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4434"><a href="iox16c4.h.html#L4434">4434</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE_gm  <span class="hx">0x07</span>  <span class="c">/* Data Buffer Size group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4435"><a href="iox16c4.h.html#L4435">4435</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE_gp  <span class="i">0</span>  <span class="c">/* Data Buffer Size group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4436"><a href="iox16c4.h.html#L4436">4436</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Data Buffer Size bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4437"><a href="iox16c4.h.html#L4437">4437</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE0_bp  <span class="i">0</span>  <span class="c">/* Data Buffer Size bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4438"><a href="iox16c4.h.html#L4438">4438</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Data Buffer Size bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4439"><a href="iox16c4.h.html#L4439">4439</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE1_bp  <span class="i">1</span>  <span class="c">/* Data Buffer Size bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4440"><a href="iox16c4.h.html#L4440">4440</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Data Buffer Size bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4441"><a href="iox16c4.h.html#L4441">4441</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_BUFSIZE2_bp  <span class="i">2</span>  <span class="c">/* Data Buffer Size bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4442"><a href="iox16c4.h.html#L4442">4442</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4443"><a href="iox16c4.h.html#L4443">4443</a></th><td class="line-code"><pre><span class="c">/* USB_EP.CNT  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4444"><a href="iox16c4.h.html#L4444">4444</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_ZLP_bm  <span class="hx">0x8000</span>  <span class="c">/* Zero Length Packet bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4445"><a href="iox16c4.h.html#L4445">4445</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_EP_ZLP_bp  <span class="i">15</span>  <span class="c">/* Zero Length Packet bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4446"><a href="iox16c4.h.html#L4446">4446</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4447"><a href="iox16c4.h.html#L4447">4447</a></th><td class="line-code"><pre><span class="c">/* USB.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4448"><a href="iox16c4.h.html#L4448">4448</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ENABLE_bm  <span class="hx">0x80</span>  <span class="c">/* USB Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4449"><a href="iox16c4.h.html#L4449">4449</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ENABLE_bp  <span class="i">7</span>  <span class="c">/* USB Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4450"><a href="iox16c4.h.html#L4450">4450</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4451"><a href="iox16c4.h.html#L4451">4451</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SPEED_bm  <span class="hx">0x40</span>  <span class="c">/* Speed Select bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4452"><a href="iox16c4.h.html#L4452">4452</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SPEED_bp  <span class="i">6</span>  <span class="c">/* Speed Select bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4453"><a href="iox16c4.h.html#L4453">4453</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4454"><a href="iox16c4.h.html#L4454">4454</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOEN_bm  <span class="hx">0x20</span>  <span class="c">/* USB FIFO Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4455"><a href="iox16c4.h.html#L4455">4455</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOEN_bp  <span class="i">5</span>  <span class="c">/* USB FIFO Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4456"><a href="iox16c4.h.html#L4456">4456</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4457"><a href="iox16c4.h.html#L4457">4457</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STFRNUM_bm  <span class="hx">0x10</span>  <span class="c">/* Store Frame Number Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4458"><a href="iox16c4.h.html#L4458">4458</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STFRNUM_bp  <span class="i">4</span>  <span class="c">/* Store Frame Number Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4459"><a href="iox16c4.h.html#L4459">4459</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4460"><a href="iox16c4.h.html#L4460">4460</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP_gm  <span class="hx">0x0F</span>  <span class="c">/* Maximum Endpoint Addresses group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4461"><a href="iox16c4.h.html#L4461">4461</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP_gp  <span class="i">0</span>  <span class="c">/* Maximum Endpoint Addresses group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4462"><a href="iox16c4.h.html#L4462">4462</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Maximum Endpoint Addresses bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4463"><a href="iox16c4.h.html#L4463">4463</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP0_bp  <span class="i">0</span>  <span class="c">/* Maximum Endpoint Addresses bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4464"><a href="iox16c4.h.html#L4464">4464</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Maximum Endpoint Addresses bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4465"><a href="iox16c4.h.html#L4465">4465</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP1_bp  <span class="i">1</span>  <span class="c">/* Maximum Endpoint Addresses bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4466"><a href="iox16c4.h.html#L4466">4466</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Maximum Endpoint Addresses bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4467"><a href="iox16c4.h.html#L4467">4467</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP2_bp  <span class="i">2</span>  <span class="c">/* Maximum Endpoint Addresses bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4468"><a href="iox16c4.h.html#L4468">4468</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Maximum Endpoint Addresses bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4469"><a href="iox16c4.h.html#L4469">4469</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_MAXEP3_bp  <span class="i">3</span>  <span class="c">/* Maximum Endpoint Addresses bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4470"><a href="iox16c4.h.html#L4470">4470</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4471"><a href="iox16c4.h.html#L4471">4471</a></th><td class="line-code"><pre><span class="c">/* USB.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4472"><a href="iox16c4.h.html#L4472">4472</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_PULLRST_bm  <span class="hx">0x10</span>  <span class="c">/* Pull during Reset bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4473"><a href="iox16c4.h.html#L4473">4473</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_PULLRST_bp  <span class="i">4</span>  <span class="c">/* Pull during Reset bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4474"><a href="iox16c4.h.html#L4474">4474</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4475"><a href="iox16c4.h.html#L4475">4475</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RWAKEUP_bm  <span class="hx">0x04</span>  <span class="c">/* Remote Wake-up bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4476"><a href="iox16c4.h.html#L4476">4476</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RWAKEUP_bp  <span class="i">2</span>  <span class="c">/* Remote Wake-up bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4477"><a href="iox16c4.h.html#L4477">4477</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4478"><a href="iox16c4.h.html#L4478">4478</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_GNACK_bm  <span class="hx">0x02</span>  <span class="c">/* Global NACK bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4479"><a href="iox16c4.h.html#L4479">4479</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_GNACK_bp  <span class="i">1</span>  <span class="c">/* Global NACK bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4480"><a href="iox16c4.h.html#L4480">4480</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4481"><a href="iox16c4.h.html#L4481">4481</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ATTACH_bm  <span class="hx">0x01</span>  <span class="c">/* Attach bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4482"><a href="iox16c4.h.html#L4482">4482</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ATTACH_bp  <span class="i">0</span>  <span class="c">/* Attach bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4483"><a href="iox16c4.h.html#L4483">4483</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4484"><a href="iox16c4.h.html#L4484">4484</a></th><td class="line-code"><pre><span class="c">/* USB.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4485"><a href="iox16c4.h.html#L4485">4485</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_URESUME_bm  <span class="hx">0x08</span>  <span class="c">/* Upstream Resume bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4486"><a href="iox16c4.h.html#L4486">4486</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_URESUME_bp  <span class="i">3</span>  <span class="c">/* Upstream Resume bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4487"><a href="iox16c4.h.html#L4487">4487</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4488"><a href="iox16c4.h.html#L4488">4488</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RESUME_bm  <span class="hx">0x04</span>  <span class="c">/* Resume bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4489"><a href="iox16c4.h.html#L4489">4489</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RESUME_bp  <span class="i">2</span>  <span class="c">/* Resume bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4490"><a href="iox16c4.h.html#L4490">4490</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4491"><a href="iox16c4.h.html#L4491">4491</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SUSPEND_bm  <span class="hx">0x02</span>  <span class="c">/* Bus Suspended bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4492"><a href="iox16c4.h.html#L4492">4492</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SUSPEND_bp  <span class="i">1</span>  <span class="c">/* Bus Suspended bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4493"><a href="iox16c4.h.html#L4493">4493</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4494"><a href="iox16c4.h.html#L4494">4494</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSRST_bm  <span class="hx">0x01</span>  <span class="c">/* Bus Reset bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4495"><a href="iox16c4.h.html#L4495">4495</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSRST_bp  <span class="i">0</span>  <span class="c">/* Bus Reset bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4496"><a href="iox16c4.h.html#L4496">4496</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4497"><a href="iox16c4.h.html#L4497">4497</a></th><td class="line-code"><pre><span class="c">/* USB.ADDR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4498"><a href="iox16c4.h.html#L4498">4498</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR_gm  <span class="hx">0x7F</span>  <span class="c">/* Device Address group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4499"><a href="iox16c4.h.html#L4499">4499</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR_gp  <span class="i">0</span>  <span class="c">/* Device Address group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4500"><a href="iox16c4.h.html#L4500">4500</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Device Address bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4501"><a href="iox16c4.h.html#L4501">4501</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR0_bp  <span class="i">0</span>  <span class="c">/* Device Address bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4502"><a href="iox16c4.h.html#L4502">4502</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Device Address bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4503"><a href="iox16c4.h.html#L4503">4503</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR1_bp  <span class="i">1</span>  <span class="c">/* Device Address bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4504"><a href="iox16c4.h.html#L4504">4504</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Device Address bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4505"><a href="iox16c4.h.html#L4505">4505</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR2_bp  <span class="i">2</span>  <span class="c">/* Device Address bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4506"><a href="iox16c4.h.html#L4506">4506</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Device Address bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4507"><a href="iox16c4.h.html#L4507">4507</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR3_bp  <span class="i">3</span>  <span class="c">/* Device Address bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4508"><a href="iox16c4.h.html#L4508">4508</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Device Address bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4509"><a href="iox16c4.h.html#L4509">4509</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR4_bp  <span class="i">4</span>  <span class="c">/* Device Address bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4510"><a href="iox16c4.h.html#L4510">4510</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Device Address bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4511"><a href="iox16c4.h.html#L4511">4511</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR5_bp  <span class="i">5</span>  <span class="c">/* Device Address bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4512"><a href="iox16c4.h.html#L4512">4512</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Device Address bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4513"><a href="iox16c4.h.html#L4513">4513</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_ADDR6_bp  <span class="i">6</span>  <span class="c">/* Device Address bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4514"><a href="iox16c4.h.html#L4514">4514</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4515"><a href="iox16c4.h.html#L4515">4515</a></th><td class="line-code"><pre><span class="c">/* USB.FIFOWP  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4516"><a href="iox16c4.h.html#L4516">4516</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP_gm  <span class="hx">0x1F</span>  <span class="c">/* FIFO Write Pointer group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4517"><a href="iox16c4.h.html#L4517">4517</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP_gp  <span class="i">0</span>  <span class="c">/* FIFO Write Pointer group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4518"><a href="iox16c4.h.html#L4518">4518</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* FIFO Write Pointer bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4519"><a href="iox16c4.h.html#L4519">4519</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP0_bp  <span class="i">0</span>  <span class="c">/* FIFO Write Pointer bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4520"><a href="iox16c4.h.html#L4520">4520</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* FIFO Write Pointer bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4521"><a href="iox16c4.h.html#L4521">4521</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP1_bp  <span class="i">1</span>  <span class="c">/* FIFO Write Pointer bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4522"><a href="iox16c4.h.html#L4522">4522</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* FIFO Write Pointer bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4523"><a href="iox16c4.h.html#L4523">4523</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP2_bp  <span class="i">2</span>  <span class="c">/* FIFO Write Pointer bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4524"><a href="iox16c4.h.html#L4524">4524</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* FIFO Write Pointer bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4525"><a href="iox16c4.h.html#L4525">4525</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP3_bp  <span class="i">3</span>  <span class="c">/* FIFO Write Pointer bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4526"><a href="iox16c4.h.html#L4526">4526</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* FIFO Write Pointer bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4527"><a href="iox16c4.h.html#L4527">4527</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFOWP4_bp  <span class="i">4</span>  <span class="c">/* FIFO Write Pointer bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4528"><a href="iox16c4.h.html#L4528">4528</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4529"><a href="iox16c4.h.html#L4529">4529</a></th><td class="line-code"><pre><span class="c">/* USB.FIFORP  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4530"><a href="iox16c4.h.html#L4530">4530</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP_gm  <span class="hx">0x1F</span>  <span class="c">/* FIFO Read Pointer group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4531"><a href="iox16c4.h.html#L4531">4531</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP_gp  <span class="i">0</span>  <span class="c">/* FIFO Read Pointer group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4532"><a href="iox16c4.h.html#L4532">4532</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* FIFO Read Pointer bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4533"><a href="iox16c4.h.html#L4533">4533</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP0_bp  <span class="i">0</span>  <span class="c">/* FIFO Read Pointer bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4534"><a href="iox16c4.h.html#L4534">4534</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* FIFO Read Pointer bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4535"><a href="iox16c4.h.html#L4535">4535</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP1_bp  <span class="i">1</span>  <span class="c">/* FIFO Read Pointer bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4536"><a href="iox16c4.h.html#L4536">4536</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* FIFO Read Pointer bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4537"><a href="iox16c4.h.html#L4537">4537</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP2_bp  <span class="i">2</span>  <span class="c">/* FIFO Read Pointer bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4538"><a href="iox16c4.h.html#L4538">4538</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* FIFO Read Pointer bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4539"><a href="iox16c4.h.html#L4539">4539</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP3_bp  <span class="i">3</span>  <span class="c">/* FIFO Read Pointer bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4540"><a href="iox16c4.h.html#L4540">4540</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* FIFO Read Pointer bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4541"><a href="iox16c4.h.html#L4541">4541</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_FIFORP4_bp  <span class="i">4</span>  <span class="c">/* FIFO Read Pointer bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4542"><a href="iox16c4.h.html#L4542">4542</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4543"><a href="iox16c4.h.html#L4543">4543</a></th><td class="line-code"><pre><span class="c">/* USB.INTCTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4544"><a href="iox16c4.h.html#L4544">4544</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SOFIE_bm  <span class="hx">0x80</span>  <span class="c">/* Start Of Frame Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4545"><a href="iox16c4.h.html#L4545">4545</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SOFIE_bp  <span class="i">7</span>  <span class="c">/* Start Of Frame Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4546"><a href="iox16c4.h.html#L4546">4546</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4547"><a href="iox16c4.h.html#L4547">4547</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSEVIE_bm  <span class="hx">0x40</span>  <span class="c">/* Bus Event Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4548"><a href="iox16c4.h.html#L4548">4548</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSEVIE_bp  <span class="i">6</span>  <span class="c">/* Bus Event Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4549"><a href="iox16c4.h.html#L4549">4549</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4550"><a href="iox16c4.h.html#L4550">4550</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSERRIE_bm  <span class="hx">0x20</span>  <span class="c">/* Bus Error Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4551"><a href="iox16c4.h.html#L4551">4551</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSERRIE_bp  <span class="i">5</span>  <span class="c">/* Bus Error Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4552"><a href="iox16c4.h.html#L4552">4552</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4553"><a href="iox16c4.h.html#L4553">4553</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STALLIE_bm  <span class="hx">0x10</span>  <span class="c">/* STALL Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4554"><a href="iox16c4.h.html#L4554">4554</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STALLIE_bp  <span class="i">4</span>  <span class="c">/* STALL Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4555"><a href="iox16c4.h.html#L4555">4555</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4556"><a href="iox16c4.h.html#L4556">4556</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4557"><a href="iox16c4.h.html#L4557">4557</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTLVL_gp  <span class="i">0</span>  <span class="c">/* Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4558"><a href="iox16c4.h.html#L4558">4558</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4559"><a href="iox16c4.h.html#L4559">4559</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTLVL0_bp  <span class="i">0</span>  <span class="c">/* Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4560"><a href="iox16c4.h.html#L4560">4560</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4561"><a href="iox16c4.h.html#L4561">4561</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_INTLVL1_bp  <span class="i">1</span>  <span class="c">/* Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4562"><a href="iox16c4.h.html#L4562">4562</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4563"><a href="iox16c4.h.html#L4563">4563</a></th><td class="line-code"><pre><span class="c">/* USB.INTCTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4564"><a href="iox16c4.h.html#L4564">4564</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_TRNIE_bm  <span class="hx">0x02</span>  <span class="c">/* Transaction Complete Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4565"><a href="iox16c4.h.html#L4565">4565</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_TRNIE_bp  <span class="i">1</span>  <span class="c">/* Transaction Complete Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4566"><a href="iox16c4.h.html#L4566">4566</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4567"><a href="iox16c4.h.html#L4567">4567</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SETUPIE_bm  <span class="hx">0x01</span>  <span class="c">/* SETUP Transaction Complete Interrupt Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4568"><a href="iox16c4.h.html#L4568">4568</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SETUPIE_bp  <span class="i">0</span>  <span class="c">/* SETUP Transaction Complete Interrupt Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4569"><a href="iox16c4.h.html#L4569">4569</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4570"><a href="iox16c4.h.html#L4570">4570</a></th><td class="line-code"><pre><span class="c">/* USB.INTFLAGSACLR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4571"><a href="iox16c4.h.html#L4571">4571</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SOFIF_bm  <span class="hx">0x80</span>  <span class="c">/* Start Of Frame Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4572"><a href="iox16c4.h.html#L4572">4572</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SOFIF_bp  <span class="i">7</span>  <span class="c">/* Start Of Frame Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4573"><a href="iox16c4.h.html#L4573">4573</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4574"><a href="iox16c4.h.html#L4574">4574</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SUSPENDIF_bm  <span class="hx">0x40</span>  <span class="c">/* Suspend Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4575"><a href="iox16c4.h.html#L4575">4575</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SUSPENDIF_bp  <span class="i">6</span>  <span class="c">/* Suspend Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4576"><a href="iox16c4.h.html#L4576">4576</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4577"><a href="iox16c4.h.html#L4577">4577</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RESUMEIF_bm  <span class="hx">0x20</span>  <span class="c">/* Resume Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4578"><a href="iox16c4.h.html#L4578">4578</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RESUMEIF_bp  <span class="i">5</span>  <span class="c">/* Resume Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4579"><a href="iox16c4.h.html#L4579">4579</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4580"><a href="iox16c4.h.html#L4580">4580</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RSTIF_bm  <span class="hx">0x10</span>  <span class="c">/* Reset Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4581"><a href="iox16c4.h.html#L4581">4581</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_RSTIF_bp  <span class="i">4</span>  <span class="c">/* Reset Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4582"><a href="iox16c4.h.html#L4582">4582</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4583"><a href="iox16c4.h.html#L4583">4583</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_CRCIF_bm  <span class="hx">0x08</span>  <span class="c">/* Isochronous CRC Error Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4584"><a href="iox16c4.h.html#L4584">4584</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_CRCIF_bp  <span class="i">3</span>  <span class="c">/* Isochronous CRC Error Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4585"><a href="iox16c4.h.html#L4585">4585</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4586"><a href="iox16c4.h.html#L4586">4586</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_UNFIF_bm  <span class="hx">0x04</span>  <span class="c">/* Underflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4587"><a href="iox16c4.h.html#L4587">4587</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_UNFIF_bp  <span class="i">2</span>  <span class="c">/* Underflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4588"><a href="iox16c4.h.html#L4588">4588</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4589"><a href="iox16c4.h.html#L4589">4589</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_OVFIF_bm  <span class="hx">0x02</span>  <span class="c">/* Overflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4590"><a href="iox16c4.h.html#L4590">4590</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_OVFIF_bp  <span class="i">1</span>  <span class="c">/* Overflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4591"><a href="iox16c4.h.html#L4591">4591</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4592"><a href="iox16c4.h.html#L4592">4592</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STALLIF_bm  <span class="hx">0x01</span>  <span class="c">/* STALL Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4593"><a href="iox16c4.h.html#L4593">4593</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_STALLIF_bp  <span class="i">0</span>  <span class="c">/* STALL Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4594"><a href="iox16c4.h.html#L4594">4594</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4595"><a href="iox16c4.h.html#L4595">4595</a></th><td class="line-code"><pre><span class="c">/* USB.INTFLAGSASET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4596"><a href="iox16c4.h.html#L4596">4596</a></th><td class="line-code"><pre><span class="c">/* USB_SOFIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4597"><a href="iox16c4.h.html#L4597">4597</a></th><td class="line-code"><pre><span class="c">/* USB_SOFIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4598"><a href="iox16c4.h.html#L4598">4598</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4599"><a href="iox16c4.h.html#L4599">4599</a></th><td class="line-code"><pre><span class="c">/* USB_SUSPENDIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4600"><a href="iox16c4.h.html#L4600">4600</a></th><td class="line-code"><pre><span class="c">/* USB_SUSPENDIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4601"><a href="iox16c4.h.html#L4601">4601</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4602"><a href="iox16c4.h.html#L4602">4602</a></th><td class="line-code"><pre><span class="c">/* USB_RESUMEIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4603"><a href="iox16c4.h.html#L4603">4603</a></th><td class="line-code"><pre><span class="c">/* USB_RESUMEIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4604"><a href="iox16c4.h.html#L4604">4604</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4605"><a href="iox16c4.h.html#L4605">4605</a></th><td class="line-code"><pre><span class="c">/* USB_RSTIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4606"><a href="iox16c4.h.html#L4606">4606</a></th><td class="line-code"><pre><span class="c">/* USB_RSTIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4607"><a href="iox16c4.h.html#L4607">4607</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4608"><a href="iox16c4.h.html#L4608">4608</a></th><td class="line-code"><pre><span class="c">/* USB_CRCIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4609"><a href="iox16c4.h.html#L4609">4609</a></th><td class="line-code"><pre><span class="c">/* USB_CRCIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4610"><a href="iox16c4.h.html#L4610">4610</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4611"><a href="iox16c4.h.html#L4611">4611</a></th><td class="line-code"><pre><span class="c">/* USB_UNFIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4612"><a href="iox16c4.h.html#L4612">4612</a></th><td class="line-code"><pre><span class="c">/* USB_UNFIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4613"><a href="iox16c4.h.html#L4613">4613</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4614"><a href="iox16c4.h.html#L4614">4614</a></th><td class="line-code"><pre><span class="c">/* USB_OVFIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4615"><a href="iox16c4.h.html#L4615">4615</a></th><td class="line-code"><pre><span class="c">/* USB_OVFIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4616"><a href="iox16c4.h.html#L4616">4616</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4617"><a href="iox16c4.h.html#L4617">4617</a></th><td class="line-code"><pre><span class="c">/* USB_STALLIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4618"><a href="iox16c4.h.html#L4618">4618</a></th><td class="line-code"><pre><span class="c">/* USB_STALLIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4619"><a href="iox16c4.h.html#L4619">4619</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4620"><a href="iox16c4.h.html#L4620">4620</a></th><td class="line-code"><pre><span class="c">/* USB.INTFLAGSBCLR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4621"><a href="iox16c4.h.html#L4621">4621</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_TRNIF_bm  <span class="hx">0x02</span>  <span class="c">/* Transaction Complete Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4622"><a href="iox16c4.h.html#L4622">4622</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_TRNIF_bp  <span class="i">1</span>  <span class="c">/* Transaction Complete Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4623"><a href="iox16c4.h.html#L4623">4623</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4624"><a href="iox16c4.h.html#L4624">4624</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SETUPIF_bm  <span class="hx">0x01</span>  <span class="c">/* SETUP Transaction Complete Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4625"><a href="iox16c4.h.html#L4625">4625</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_SETUPIF_bp  <span class="i">0</span>  <span class="c">/* SETUP Transaction Complete Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4626"><a href="iox16c4.h.html#L4626">4626</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4627"><a href="iox16c4.h.html#L4627">4627</a></th><td class="line-code"><pre><span class="c">/* USB.INTFLAGSBSET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4628"><a href="iox16c4.h.html#L4628">4628</a></th><td class="line-code"><pre><span class="c">/* USB_TRNIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4629"><a href="iox16c4.h.html#L4629">4629</a></th><td class="line-code"><pre><span class="c">/* USB_TRNIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4630"><a href="iox16c4.h.html#L4630">4630</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4631"><a href="iox16c4.h.html#L4631">4631</a></th><td class="line-code"><pre><span class="c">/* USB_SETUPIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4632"><a href="iox16c4.h.html#L4632">4632</a></th><td class="line-code"><pre><span class="c">/* USB_SETUPIF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4633"><a href="iox16c4.h.html#L4633">4633</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4634"><a href="iox16c4.h.html#L4634">4634</a></th><td class="line-code"><pre><span class="c">/* PORT - I/O Port Configuration */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4635"><a href="iox16c4.h.html#L4635">4635</a></th><td class="line-code"><pre><span class="c">/* PORT.INTCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4636"><a href="iox16c4.h.html#L4636">4636</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1LVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Port Interrupt 1 Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4637"><a href="iox16c4.h.html#L4637">4637</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1LVL_gp  <span class="i">2</span>  <span class="c">/* Port Interrupt 1 Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4638"><a href="iox16c4.h.html#L4638">4638</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1LVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Port Interrupt 1 Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4639"><a href="iox16c4.h.html#L4639">4639</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1LVL0_bp  <span class="i">2</span>  <span class="c">/* Port Interrupt 1 Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4640"><a href="iox16c4.h.html#L4640">4640</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1LVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Port Interrupt 1 Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4641"><a href="iox16c4.h.html#L4641">4641</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1LVL1_bp  <span class="i">3</span>  <span class="c">/* Port Interrupt 1 Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4642"><a href="iox16c4.h.html#L4642">4642</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4643"><a href="iox16c4.h.html#L4643">4643</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0LVL_gm  <span class="hx">0x03</span>  <span class="c">/* Port Interrupt 0 Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4644"><a href="iox16c4.h.html#L4644">4644</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0LVL_gp  <span class="i">0</span>  <span class="c">/* Port Interrupt 0 Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4645"><a href="iox16c4.h.html#L4645">4645</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0LVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Port Interrupt 0 Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4646"><a href="iox16c4.h.html#L4646">4646</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0LVL0_bp  <span class="i">0</span>  <span class="c">/* Port Interrupt 0 Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4647"><a href="iox16c4.h.html#L4647">4647</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0LVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Port Interrupt 0 Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4648"><a href="iox16c4.h.html#L4648">4648</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0LVL1_bp  <span class="i">1</span>  <span class="c">/* Port Interrupt 0 Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4649"><a href="iox16c4.h.html#L4649">4649</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4650"><a href="iox16c4.h.html#L4650">4650</a></th><td class="line-code"><pre><span class="c">/* PORT.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4651"><a href="iox16c4.h.html#L4651">4651</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1IF_bm  <span class="hx">0x02</span>  <span class="c">/* Port Interrupt 1 Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4652"><a href="iox16c4.h.html#L4652">4652</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT1IF_bp  <span class="i">1</span>  <span class="c">/* Port Interrupt 1 Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4653"><a href="iox16c4.h.html#L4653">4653</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4654"><a href="iox16c4.h.html#L4654">4654</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0IF_bm  <span class="hx">0x01</span>  <span class="c">/* Port Interrupt 0 Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4655"><a href="iox16c4.h.html#L4655">4655</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INT0IF_bp  <span class="i">0</span>  <span class="c">/* Port Interrupt 0 Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4656"><a href="iox16c4.h.html#L4656">4656</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4657"><a href="iox16c4.h.html#L4657">4657</a></th><td class="line-code"><pre><span class="c">/* PORT.REMAP  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4658"><a href="iox16c4.h.html#L4658">4658</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_SPI_bm  <span class="hx">0x20</span>  <span class="c">/* SPI bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4659"><a href="iox16c4.h.html#L4659">4659</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_SPI_bp  <span class="i">5</span>  <span class="c">/* SPI bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4660"><a href="iox16c4.h.html#L4660">4660</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4661"><a href="iox16c4.h.html#L4661">4661</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_USART0_bm  <span class="hx">0x10</span>  <span class="c">/* USART0 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4662"><a href="iox16c4.h.html#L4662">4662</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_USART0_bp  <span class="i">4</span>  <span class="c">/* USART0 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4663"><a href="iox16c4.h.html#L4663">4663</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4664"><a href="iox16c4.h.html#L4664">4664</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0D_bm  <span class="hx">0x08</span>  <span class="c">/* Timer/Counter 0 Output Compare D bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4665"><a href="iox16c4.h.html#L4665">4665</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0D_bp  <span class="i">3</span>  <span class="c">/* Timer/Counter 0 Output Compare D bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4666"><a href="iox16c4.h.html#L4666">4666</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4667"><a href="iox16c4.h.html#L4667">4667</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0C_bm  <span class="hx">0x04</span>  <span class="c">/* Timer/Counter 0 Output Compare C bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4668"><a href="iox16c4.h.html#L4668">4668</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0C_bp  <span class="i">2</span>  <span class="c">/* Timer/Counter 0 Output Compare C bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4669"><a href="iox16c4.h.html#L4669">4669</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4670"><a href="iox16c4.h.html#L4670">4670</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0B_bm  <span class="hx">0x02</span>  <span class="c">/* Timer/Counter 0 Output Compare B bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4671"><a href="iox16c4.h.html#L4671">4671</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0B_bp  <span class="i">1</span>  <span class="c">/* Timer/Counter 0 Output Compare B bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4672"><a href="iox16c4.h.html#L4672">4672</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4673"><a href="iox16c4.h.html#L4673">4673</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0A_bm  <span class="hx">0x01</span>  <span class="c">/* Timer/Counter 0 Output Compare A bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4674"><a href="iox16c4.h.html#L4674">4674</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_TC0A_bp  <span class="i">0</span>  <span class="c">/* Timer/Counter 0 Output Compare A bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4675"><a href="iox16c4.h.html#L4675">4675</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4676"><a href="iox16c4.h.html#L4676">4676</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN0CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4677"><a href="iox16c4.h.html#L4677">4677</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_SRLEN_bm  <span class="hx">0x80</span>  <span class="c">/* Slew Rate Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4678"><a href="iox16c4.h.html#L4678">4678</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_SRLEN_bp  <span class="i">7</span>  <span class="c">/* Slew Rate Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4679"><a href="iox16c4.h.html#L4679">4679</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4680"><a href="iox16c4.h.html#L4680">4680</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INVEN_bm  <span class="hx">0x40</span>  <span class="c">/* Inverted I/O Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4681"><a href="iox16c4.h.html#L4681">4681</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_INVEN_bp  <span class="i">6</span>  <span class="c">/* Inverted I/O Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4682"><a href="iox16c4.h.html#L4682">4682</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4683"><a href="iox16c4.h.html#L4683">4683</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC_gm  <span class="hx">0x38</span>  <span class="c">/* Output/Pull Configuration group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4684"><a href="iox16c4.h.html#L4684">4684</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC_gp  <span class="i">3</span>  <span class="c">/* Output/Pull Configuration group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4685"><a href="iox16c4.h.html#L4685">4685</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Output/Pull Configuration bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4686"><a href="iox16c4.h.html#L4686">4686</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC0_bp  <span class="i">3</span>  <span class="c">/* Output/Pull Configuration bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4687"><a href="iox16c4.h.html#L4687">4687</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Output/Pull Configuration bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4688"><a href="iox16c4.h.html#L4688">4688</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC1_bp  <span class="i">4</span>  <span class="c">/* Output/Pull Configuration bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4689"><a href="iox16c4.h.html#L4689">4689</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Output/Pull Configuration bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4690"><a href="iox16c4.h.html#L4690">4690</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_OPC2_bp  <span class="i">5</span>  <span class="c">/* Output/Pull Configuration bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4691"><a href="iox16c4.h.html#L4691">4691</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4692"><a href="iox16c4.h.html#L4692">4692</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC_gm  <span class="hx">0x07</span>  <span class="c">/* Input/Sense Configuration group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4693"><a href="iox16c4.h.html#L4693">4693</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC_gp  <span class="i">0</span>  <span class="c">/* Input/Sense Configuration group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4694"><a href="iox16c4.h.html#L4694">4694</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Input/Sense Configuration bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4695"><a href="iox16c4.h.html#L4695">4695</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC0_bp  <span class="i">0</span>  <span class="c">/* Input/Sense Configuration bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4696"><a href="iox16c4.h.html#L4696">4696</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Input/Sense Configuration bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4697"><a href="iox16c4.h.html#L4697">4697</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC1_bp  <span class="i">1</span>  <span class="c">/* Input/Sense Configuration bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4698"><a href="iox16c4.h.html#L4698">4698</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Input/Sense Configuration bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4699"><a href="iox16c4.h.html#L4699">4699</a></th><td class="line-code"><pre><span class="pp">#define</span> PORT_ISC2_bp  <span class="i">2</span>  <span class="c">/* Input/Sense Configuration bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4700"><a href="iox16c4.h.html#L4700">4700</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4701"><a href="iox16c4.h.html#L4701">4701</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN1CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4702"><a href="iox16c4.h.html#L4702">4702</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4703"><a href="iox16c4.h.html#L4703">4703</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4704"><a href="iox16c4.h.html#L4704">4704</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4705"><a href="iox16c4.h.html#L4705">4705</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4706"><a href="iox16c4.h.html#L4706">4706</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4707"><a href="iox16c4.h.html#L4707">4707</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4708"><a href="iox16c4.h.html#L4708">4708</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4709"><a href="iox16c4.h.html#L4709">4709</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4710"><a href="iox16c4.h.html#L4710">4710</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4711"><a href="iox16c4.h.html#L4711">4711</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4712"><a href="iox16c4.h.html#L4712">4712</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4713"><a href="iox16c4.h.html#L4713">4713</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4714"><a href="iox16c4.h.html#L4714">4714</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN2CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4715"><a href="iox16c4.h.html#L4715">4715</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4716"><a href="iox16c4.h.html#L4716">4716</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4717"><a href="iox16c4.h.html#L4717">4717</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4718"><a href="iox16c4.h.html#L4718">4718</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4719"><a href="iox16c4.h.html#L4719">4719</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4720"><a href="iox16c4.h.html#L4720">4720</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4721"><a href="iox16c4.h.html#L4721">4721</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4722"><a href="iox16c4.h.html#L4722">4722</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4723"><a href="iox16c4.h.html#L4723">4723</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4724"><a href="iox16c4.h.html#L4724">4724</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4725"><a href="iox16c4.h.html#L4725">4725</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4726"><a href="iox16c4.h.html#L4726">4726</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4727"><a href="iox16c4.h.html#L4727">4727</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN3CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4728"><a href="iox16c4.h.html#L4728">4728</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4729"><a href="iox16c4.h.html#L4729">4729</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4730"><a href="iox16c4.h.html#L4730">4730</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4731"><a href="iox16c4.h.html#L4731">4731</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4732"><a href="iox16c4.h.html#L4732">4732</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4733"><a href="iox16c4.h.html#L4733">4733</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4734"><a href="iox16c4.h.html#L4734">4734</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4735"><a href="iox16c4.h.html#L4735">4735</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4736"><a href="iox16c4.h.html#L4736">4736</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4737"><a href="iox16c4.h.html#L4737">4737</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4738"><a href="iox16c4.h.html#L4738">4738</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4739"><a href="iox16c4.h.html#L4739">4739</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4740"><a href="iox16c4.h.html#L4740">4740</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN4CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4741"><a href="iox16c4.h.html#L4741">4741</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4742"><a href="iox16c4.h.html#L4742">4742</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4743"><a href="iox16c4.h.html#L4743">4743</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4744"><a href="iox16c4.h.html#L4744">4744</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4745"><a href="iox16c4.h.html#L4745">4745</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4746"><a href="iox16c4.h.html#L4746">4746</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4747"><a href="iox16c4.h.html#L4747">4747</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4748"><a href="iox16c4.h.html#L4748">4748</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4749"><a href="iox16c4.h.html#L4749">4749</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4750"><a href="iox16c4.h.html#L4750">4750</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4751"><a href="iox16c4.h.html#L4751">4751</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4752"><a href="iox16c4.h.html#L4752">4752</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4753"><a href="iox16c4.h.html#L4753">4753</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN5CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4754"><a href="iox16c4.h.html#L4754">4754</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4755"><a href="iox16c4.h.html#L4755">4755</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4756"><a href="iox16c4.h.html#L4756">4756</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4757"><a href="iox16c4.h.html#L4757">4757</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4758"><a href="iox16c4.h.html#L4758">4758</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4759"><a href="iox16c4.h.html#L4759">4759</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4760"><a href="iox16c4.h.html#L4760">4760</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4761"><a href="iox16c4.h.html#L4761">4761</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4762"><a href="iox16c4.h.html#L4762">4762</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4763"><a href="iox16c4.h.html#L4763">4763</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4764"><a href="iox16c4.h.html#L4764">4764</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4765"><a href="iox16c4.h.html#L4765">4765</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4766"><a href="iox16c4.h.html#L4766">4766</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN6CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4767"><a href="iox16c4.h.html#L4767">4767</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4768"><a href="iox16c4.h.html#L4768">4768</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4769"><a href="iox16c4.h.html#L4769">4769</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4770"><a href="iox16c4.h.html#L4770">4770</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4771"><a href="iox16c4.h.html#L4771">4771</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4772"><a href="iox16c4.h.html#L4772">4772</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4773"><a href="iox16c4.h.html#L4773">4773</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4774"><a href="iox16c4.h.html#L4774">4774</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4775"><a href="iox16c4.h.html#L4775">4775</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4776"><a href="iox16c4.h.html#L4776">4776</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4777"><a href="iox16c4.h.html#L4777">4777</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4778"><a href="iox16c4.h.html#L4778">4778</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4779"><a href="iox16c4.h.html#L4779">4779</a></th><td class="line-code"><pre><span class="c">/* PORT.PIN7CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4780"><a href="iox16c4.h.html#L4780">4780</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4781"><a href="iox16c4.h.html#L4781">4781</a></th><td class="line-code"><pre><span class="c">/* PORT_SRLEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4782"><a href="iox16c4.h.html#L4782">4782</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4783"><a href="iox16c4.h.html#L4783">4783</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4784"><a href="iox16c4.h.html#L4784">4784</a></th><td class="line-code"><pre><span class="c">/* PORT_INVEN  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4785"><a href="iox16c4.h.html#L4785">4785</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4786"><a href="iox16c4.h.html#L4786">4786</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4787"><a href="iox16c4.h.html#L4787">4787</a></th><td class="line-code"><pre><span class="c">/* PORT_OPC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4788"><a href="iox16c4.h.html#L4788">4788</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4789"><a href="iox16c4.h.html#L4789">4789</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4790"><a href="iox16c4.h.html#L4790">4790</a></th><td class="line-code"><pre><span class="c">/* PORT_ISC  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4791"><a href="iox16c4.h.html#L4791">4791</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4792"><a href="iox16c4.h.html#L4792">4792</a></th><td class="line-code"><pre><span class="c">/* TC - 16-bit Timer/Counter With PWM */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4793"><a href="iox16c4.h.html#L4793">4793</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4794"><a href="iox16c4.h.html#L4794">4794</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* Clock Selection group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4795"><a href="iox16c4.h.html#L4795">4795</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL_gp  <span class="i">0</span>  <span class="c">/* Clock Selection group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4796"><a href="iox16c4.h.html#L4796">4796</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Clock Selection bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4797"><a href="iox16c4.h.html#L4797">4797</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL0_bp  <span class="i">0</span>  <span class="c">/* Clock Selection bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4798"><a href="iox16c4.h.html#L4798">4798</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Clock Selection bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4799"><a href="iox16c4.h.html#L4799">4799</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL1_bp  <span class="i">1</span>  <span class="c">/* Clock Selection bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4800"><a href="iox16c4.h.html#L4800">4800</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Clock Selection bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4801"><a href="iox16c4.h.html#L4801">4801</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL2_bp  <span class="i">2</span>  <span class="c">/* Clock Selection bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4802"><a href="iox16c4.h.html#L4802">4802</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Clock Selection bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4803"><a href="iox16c4.h.html#L4803">4803</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CLKSEL3_bp  <span class="i">3</span>  <span class="c">/* Clock Selection bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4804"><a href="iox16c4.h.html#L4804">4804</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4805"><a href="iox16c4.h.html#L4805">4805</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4806"><a href="iox16c4.h.html#L4806">4806</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDEN_bm  <span class="hx">0x80</span>  <span class="c">/* Compare or Capture D Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4807"><a href="iox16c4.h.html#L4807">4807</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDEN_bp  <span class="i">7</span>  <span class="c">/* Compare or Capture D Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4808"><a href="iox16c4.h.html#L4808">4808</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4809"><a href="iox16c4.h.html#L4809">4809</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCEN_bm  <span class="hx">0x40</span>  <span class="c">/* Compare or Capture C Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4810"><a href="iox16c4.h.html#L4810">4810</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCEN_bp  <span class="i">6</span>  <span class="c">/* Compare or Capture C Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4811"><a href="iox16c4.h.html#L4811">4811</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4812"><a href="iox16c4.h.html#L4812">4812</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBEN_bm  <span class="hx">0x20</span>  <span class="c">/* Compare or Capture B Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4813"><a href="iox16c4.h.html#L4813">4813</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBEN_bp  <span class="i">5</span>  <span class="c">/* Compare or Capture B Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4814"><a href="iox16c4.h.html#L4814">4814</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4815"><a href="iox16c4.h.html#L4815">4815</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAEN_bm  <span class="hx">0x10</span>  <span class="c">/* Compare or Capture A Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4816"><a href="iox16c4.h.html#L4816">4816</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAEN_bp  <span class="i">4</span>  <span class="c">/* Compare or Capture A Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4817"><a href="iox16c4.h.html#L4817">4817</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4818"><a href="iox16c4.h.html#L4818">4818</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE_gm  <span class="hx">0x07</span>  <span class="c">/* Waveform generation mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4819"><a href="iox16c4.h.html#L4819">4819</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE_gp  <span class="i">0</span>  <span class="c">/* Waveform generation mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4820"><a href="iox16c4.h.html#L4820">4820</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Waveform generation mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4821"><a href="iox16c4.h.html#L4821">4821</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE0_bp  <span class="i">0</span>  <span class="c">/* Waveform generation mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4822"><a href="iox16c4.h.html#L4822">4822</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Waveform generation mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4823"><a href="iox16c4.h.html#L4823">4823</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE1_bp  <span class="i">1</span>  <span class="c">/* Waveform generation mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4824"><a href="iox16c4.h.html#L4824">4824</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Waveform generation mode bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4825"><a href="iox16c4.h.html#L4825">4825</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_WGMODE2_bp  <span class="i">2</span>  <span class="c">/* Waveform generation mode bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4826"><a href="iox16c4.h.html#L4826">4826</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4827"><a href="iox16c4.h.html#L4827">4827</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLC  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4828"><a href="iox16c4.h.html#L4828">4828</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPD_bm  <span class="hx">0x08</span>  <span class="c">/* Compare D Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4829"><a href="iox16c4.h.html#L4829">4829</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPD_bp  <span class="i">3</span>  <span class="c">/* Compare D Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4830"><a href="iox16c4.h.html#L4830">4830</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4831"><a href="iox16c4.h.html#L4831">4831</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPC_bm  <span class="hx">0x04</span>  <span class="c">/* Compare C Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4832"><a href="iox16c4.h.html#L4832">4832</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPC_bp  <span class="i">2</span>  <span class="c">/* Compare C Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4833"><a href="iox16c4.h.html#L4833">4833</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4834"><a href="iox16c4.h.html#L4834">4834</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPB_bm  <span class="hx">0x02</span>  <span class="c">/* Compare B Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4835"><a href="iox16c4.h.html#L4835">4835</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPB_bp  <span class="i">1</span>  <span class="c">/* Compare B Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4836"><a href="iox16c4.h.html#L4836">4836</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4837"><a href="iox16c4.h.html#L4837">4837</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPA_bm  <span class="hx">0x01</span>  <span class="c">/* Compare A Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4838"><a href="iox16c4.h.html#L4838">4838</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMPA_bp  <span class="i">0</span>  <span class="c">/* Compare A Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4839"><a href="iox16c4.h.html#L4839">4839</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4840"><a href="iox16c4.h.html#L4840">4840</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLD  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4841"><a href="iox16c4.h.html#L4841">4841</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT_gm  <span class="hx">0xE0</span>  <span class="c">/* Event Action group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4842"><a href="iox16c4.h.html#L4842">4842</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT_gp  <span class="i">5</span>  <span class="c">/* Event Action group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4843"><a href="iox16c4.h.html#L4843">4843</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Event Action bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4844"><a href="iox16c4.h.html#L4844">4844</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT0_bp  <span class="i">5</span>  <span class="c">/* Event Action bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4845"><a href="iox16c4.h.html#L4845">4845</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Event Action bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4846"><a href="iox16c4.h.html#L4846">4846</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT1_bp  <span class="i">6</span>  <span class="c">/* Event Action bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4847"><a href="iox16c4.h.html#L4847">4847</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Event Action bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4848"><a href="iox16c4.h.html#L4848">4848</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVACT2_bp  <span class="i">7</span>  <span class="c">/* Event Action bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4849"><a href="iox16c4.h.html#L4849">4849</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4850"><a href="iox16c4.h.html#L4850">4850</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVDLY_bm  <span class="hx">0x10</span>  <span class="c">/* Event Delay bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4851"><a href="iox16c4.h.html#L4851">4851</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVDLY_bp  <span class="i">4</span>  <span class="c">/* Event Delay bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4852"><a href="iox16c4.h.html#L4852">4852</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4853"><a href="iox16c4.h.html#L4853">4853</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* Event Source Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4854"><a href="iox16c4.h.html#L4854">4854</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL_gp  <span class="i">0</span>  <span class="c">/* Event Source Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4855"><a href="iox16c4.h.html#L4855">4855</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Event Source Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4856"><a href="iox16c4.h.html#L4856">4856</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL0_bp  <span class="i">0</span>  <span class="c">/* Event Source Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4857"><a href="iox16c4.h.html#L4857">4857</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Event Source Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4858"><a href="iox16c4.h.html#L4858">4858</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL1_bp  <span class="i">1</span>  <span class="c">/* Event Source Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4859"><a href="iox16c4.h.html#L4859">4859</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Event Source Select bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4860"><a href="iox16c4.h.html#L4860">4860</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL2_bp  <span class="i">2</span>  <span class="c">/* Event Source Select bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4861"><a href="iox16c4.h.html#L4861">4861</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Event Source Select bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4862"><a href="iox16c4.h.html#L4862">4862</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_EVSEL3_bp  <span class="i">3</span>  <span class="c">/* Event Source Select bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4863"><a href="iox16c4.h.html#L4863">4863</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4864"><a href="iox16c4.h.html#L4864">4864</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLE  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4865"><a href="iox16c4.h.html#L4865">4865</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_BYTEM_gm  <span class="hx">0x03</span>  <span class="c">/* Byte Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4866"><a href="iox16c4.h.html#L4866">4866</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_BYTEM_gp  <span class="i">0</span>  <span class="c">/* Byte Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4867"><a href="iox16c4.h.html#L4867">4867</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_BYTEM0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Byte Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4868"><a href="iox16c4.h.html#L4868">4868</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_BYTEM0_bp  <span class="i">0</span>  <span class="c">/* Byte Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4869"><a href="iox16c4.h.html#L4869">4869</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_BYTEM1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Byte Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4870"><a href="iox16c4.h.html#L4870">4870</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_BYTEM1_bp  <span class="i">1</span>  <span class="c">/* Byte Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4871"><a href="iox16c4.h.html#L4871">4871</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4872"><a href="iox16c4.h.html#L4872">4872</a></th><td class="line-code"><pre><span class="c">/* TC0.INTCTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4873"><a href="iox16c4.h.html#L4873">4873</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Error Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4874"><a href="iox16c4.h.html#L4874">4874</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRINTLVL_gp  <span class="i">2</span>  <span class="c">/* Error Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4875"><a href="iox16c4.h.html#L4875">4875</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Error Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4876"><a href="iox16c4.h.html#L4876">4876</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Error Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4877"><a href="iox16c4.h.html#L4877">4877</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Error Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4878"><a href="iox16c4.h.html#L4878">4878</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Error Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4879"><a href="iox16c4.h.html#L4879">4879</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4880"><a href="iox16c4.h.html#L4880">4880</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Overflow interrupt level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4881"><a href="iox16c4.h.html#L4881">4881</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFINTLVL_gp  <span class="i">0</span>  <span class="c">/* Overflow interrupt level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4882"><a href="iox16c4.h.html#L4882">4882</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Overflow interrupt level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4883"><a href="iox16c4.h.html#L4883">4883</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Overflow interrupt level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4884"><a href="iox16c4.h.html#L4884">4884</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Overflow interrupt level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4885"><a href="iox16c4.h.html#L4885">4885</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Overflow interrupt level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4886"><a href="iox16c4.h.html#L4886">4886</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4887"><a href="iox16c4.h.html#L4887">4887</a></th><td class="line-code"><pre><span class="c">/* TC0.INTCTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4888"><a href="iox16c4.h.html#L4888">4888</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDINTLVL_gm  <span class="hx">0xC0</span>  <span class="c">/* Compare or Capture D Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4889"><a href="iox16c4.h.html#L4889">4889</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDINTLVL_gp  <span class="i">6</span>  <span class="c">/* Compare or Capture D Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4890"><a href="iox16c4.h.html#L4890">4890</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Compare or Capture D Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4891"><a href="iox16c4.h.html#L4891">4891</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDINTLVL0_bp  <span class="i">6</span>  <span class="c">/* Compare or Capture D Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4892"><a href="iox16c4.h.html#L4892">4892</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Compare or Capture D Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4893"><a href="iox16c4.h.html#L4893">4893</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDINTLVL1_bp  <span class="i">7</span>  <span class="c">/* Compare or Capture D Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4894"><a href="iox16c4.h.html#L4894">4894</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4895"><a href="iox16c4.h.html#L4895">4895</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCINTLVL_gm  <span class="hx">0x30</span>  <span class="c">/* Compare or Capture C Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4896"><a href="iox16c4.h.html#L4896">4896</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCINTLVL_gp  <span class="i">4</span>  <span class="c">/* Compare or Capture C Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4897"><a href="iox16c4.h.html#L4897">4897</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Compare or Capture C Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4898"><a href="iox16c4.h.html#L4898">4898</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCINTLVL0_bp  <span class="i">4</span>  <span class="c">/* Compare or Capture C Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4899"><a href="iox16c4.h.html#L4899">4899</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Compare or Capture C Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4900"><a href="iox16c4.h.html#L4900">4900</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCINTLVL1_bp  <span class="i">5</span>  <span class="c">/* Compare or Capture C Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4901"><a href="iox16c4.h.html#L4901">4901</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4902"><a href="iox16c4.h.html#L4902">4902</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Compare or Capture B Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4903"><a href="iox16c4.h.html#L4903">4903</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBINTLVL_gp  <span class="i">2</span>  <span class="c">/* Compare or Capture B Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4904"><a href="iox16c4.h.html#L4904">4904</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Compare or Capture B Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4905"><a href="iox16c4.h.html#L4905">4905</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Compare or Capture B Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4906"><a href="iox16c4.h.html#L4906">4906</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Compare or Capture B Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4907"><a href="iox16c4.h.html#L4907">4907</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Compare or Capture B Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4908"><a href="iox16c4.h.html#L4908">4908</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4909"><a href="iox16c4.h.html#L4909">4909</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Compare or Capture A Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4910"><a href="iox16c4.h.html#L4910">4910</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAINTLVL_gp  <span class="i">0</span>  <span class="c">/* Compare or Capture A Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4911"><a href="iox16c4.h.html#L4911">4911</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Compare or Capture A Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4912"><a href="iox16c4.h.html#L4912">4912</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Compare or Capture A Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4913"><a href="iox16c4.h.html#L4913">4913</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Compare or Capture A Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4914"><a href="iox16c4.h.html#L4914">4914</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Compare or Capture A Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4915"><a href="iox16c4.h.html#L4915">4915</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4916"><a href="iox16c4.h.html#L4916">4916</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLFCLR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4917"><a href="iox16c4.h.html#L4917">4917</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMD_gm  <span class="hx">0x0C</span>  <span class="c">/* Command group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4918"><a href="iox16c4.h.html#L4918">4918</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMD_gp  <span class="i">2</span>  <span class="c">/* Command group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4919"><a href="iox16c4.h.html#L4919">4919</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Command bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4920"><a href="iox16c4.h.html#L4920">4920</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMD0_bp  <span class="i">2</span>  <span class="c">/* Command bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4921"><a href="iox16c4.h.html#L4921">4921</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Command bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4922"><a href="iox16c4.h.html#L4922">4922</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CMD1_bp  <span class="i">3</span>  <span class="c">/* Command bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4923"><a href="iox16c4.h.html#L4923">4923</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4924"><a href="iox16c4.h.html#L4924">4924</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_LUPD_bm  <span class="hx">0x02</span>  <span class="c">/* Lock Update bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4925"><a href="iox16c4.h.html#L4925">4925</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_LUPD_bp  <span class="i">1</span>  <span class="c">/* Lock Update bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4926"><a href="iox16c4.h.html#L4926">4926</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4927"><a href="iox16c4.h.html#L4927">4927</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_DIR_bm  <span class="hx">0x01</span>  <span class="c">/* Direction bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4928"><a href="iox16c4.h.html#L4928">4928</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_DIR_bp  <span class="i">0</span>  <span class="c">/* Direction bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4929"><a href="iox16c4.h.html#L4929">4929</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4930"><a href="iox16c4.h.html#L4930">4930</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLFSET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4931"><a href="iox16c4.h.html#L4931">4931</a></th><td class="line-code"><pre><span class="c">/* TC0_CMD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4932"><a href="iox16c4.h.html#L4932">4932</a></th><td class="line-code"><pre><span class="c">/* TC0_CMD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4933"><a href="iox16c4.h.html#L4933">4933</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4934"><a href="iox16c4.h.html#L4934">4934</a></th><td class="line-code"><pre><span class="c">/* TC0_LUPD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4935"><a href="iox16c4.h.html#L4935">4935</a></th><td class="line-code"><pre><span class="c">/* TC0_LUPD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4936"><a href="iox16c4.h.html#L4936">4936</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4937"><a href="iox16c4.h.html#L4937">4937</a></th><td class="line-code"><pre><span class="c">/* TC0_DIR  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4938"><a href="iox16c4.h.html#L4938">4938</a></th><td class="line-code"><pre><span class="c">/* TC0_DIR  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4939"><a href="iox16c4.h.html#L4939">4939</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4940"><a href="iox16c4.h.html#L4940">4940</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLGCLR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4941"><a href="iox16c4.h.html#L4941">4941</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDBV_bm  <span class="hx">0x10</span>  <span class="c">/* Compare or Capture D Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4942"><a href="iox16c4.h.html#L4942">4942</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDBV_bp  <span class="i">4</span>  <span class="c">/* Compare or Capture D Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4943"><a href="iox16c4.h.html#L4943">4943</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4944"><a href="iox16c4.h.html#L4944">4944</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCBV_bm  <span class="hx">0x08</span>  <span class="c">/* Compare or Capture C Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4945"><a href="iox16c4.h.html#L4945">4945</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCBV_bp  <span class="i">3</span>  <span class="c">/* Compare or Capture C Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4946"><a href="iox16c4.h.html#L4946">4946</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4947"><a href="iox16c4.h.html#L4947">4947</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBBV_bm  <span class="hx">0x04</span>  <span class="c">/* Compare or Capture B Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4948"><a href="iox16c4.h.html#L4948">4948</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBBV_bp  <span class="i">2</span>  <span class="c">/* Compare or Capture B Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4949"><a href="iox16c4.h.html#L4949">4949</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4950"><a href="iox16c4.h.html#L4950">4950</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCABV_bm  <span class="hx">0x02</span>  <span class="c">/* Compare or Capture A Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4951"><a href="iox16c4.h.html#L4951">4951</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCABV_bp  <span class="i">1</span>  <span class="c">/* Compare or Capture A Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4952"><a href="iox16c4.h.html#L4952">4952</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4953"><a href="iox16c4.h.html#L4953">4953</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_PERBV_bm  <span class="hx">0x01</span>  <span class="c">/* Period Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4954"><a href="iox16c4.h.html#L4954">4954</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_PERBV_bp  <span class="i">0</span>  <span class="c">/* Period Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4955"><a href="iox16c4.h.html#L4955">4955</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4956"><a href="iox16c4.h.html#L4956">4956</a></th><td class="line-code"><pre><span class="c">/* TC0.CTRLGSET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4957"><a href="iox16c4.h.html#L4957">4957</a></th><td class="line-code"><pre><span class="c">/* TC0_CCDBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4958"><a href="iox16c4.h.html#L4958">4958</a></th><td class="line-code"><pre><span class="c">/* TC0_CCDBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4959"><a href="iox16c4.h.html#L4959">4959</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4960"><a href="iox16c4.h.html#L4960">4960</a></th><td class="line-code"><pre><span class="c">/* TC0_CCCBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4961"><a href="iox16c4.h.html#L4961">4961</a></th><td class="line-code"><pre><span class="c">/* TC0_CCCBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4962"><a href="iox16c4.h.html#L4962">4962</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4963"><a href="iox16c4.h.html#L4963">4963</a></th><td class="line-code"><pre><span class="c">/* TC0_CCBBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4964"><a href="iox16c4.h.html#L4964">4964</a></th><td class="line-code"><pre><span class="c">/* TC0_CCBBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4965"><a href="iox16c4.h.html#L4965">4965</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4966"><a href="iox16c4.h.html#L4966">4966</a></th><td class="line-code"><pre><span class="c">/* TC0_CCABV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4967"><a href="iox16c4.h.html#L4967">4967</a></th><td class="line-code"><pre><span class="c">/* TC0_CCABV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4968"><a href="iox16c4.h.html#L4968">4968</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4969"><a href="iox16c4.h.html#L4969">4969</a></th><td class="line-code"><pre><span class="c">/* TC0_PERBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4970"><a href="iox16c4.h.html#L4970">4970</a></th><td class="line-code"><pre><span class="c">/* TC0_PERBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4971"><a href="iox16c4.h.html#L4971">4971</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4972"><a href="iox16c4.h.html#L4972">4972</a></th><td class="line-code"><pre><span class="c">/* TC0.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4973"><a href="iox16c4.h.html#L4973">4973</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDIF_bm  <span class="hx">0x80</span>  <span class="c">/* Compare or Capture D Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4974"><a href="iox16c4.h.html#L4974">4974</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCDIF_bp  <span class="i">7</span>  <span class="c">/* Compare or Capture D Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4975"><a href="iox16c4.h.html#L4975">4975</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4976"><a href="iox16c4.h.html#L4976">4976</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCIF_bm  <span class="hx">0x40</span>  <span class="c">/* Compare or Capture C Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4977"><a href="iox16c4.h.html#L4977">4977</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCCIF_bp  <span class="i">6</span>  <span class="c">/* Compare or Capture C Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4978"><a href="iox16c4.h.html#L4978">4978</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4979"><a href="iox16c4.h.html#L4979">4979</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBIF_bm  <span class="hx">0x20</span>  <span class="c">/* Compare or Capture B Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4980"><a href="iox16c4.h.html#L4980">4980</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCBIF_bp  <span class="i">5</span>  <span class="c">/* Compare or Capture B Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4981"><a href="iox16c4.h.html#L4981">4981</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4982"><a href="iox16c4.h.html#L4982">4982</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAIF_bm  <span class="hx">0x10</span>  <span class="c">/* Compare or Capture A Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4983"><a href="iox16c4.h.html#L4983">4983</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_CCAIF_bp  <span class="i">4</span>  <span class="c">/* Compare or Capture A Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4984"><a href="iox16c4.h.html#L4984">4984</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4985"><a href="iox16c4.h.html#L4985">4985</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRIF_bm  <span class="hx">0x02</span>  <span class="c">/* Error Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4986"><a href="iox16c4.h.html#L4986">4986</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_ERRIF_bp  <span class="i">1</span>  <span class="c">/* Error Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4987"><a href="iox16c4.h.html#L4987">4987</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4988"><a href="iox16c4.h.html#L4988">4988</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFIF_bm  <span class="hx">0x01</span>  <span class="c">/* Overflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4989"><a href="iox16c4.h.html#L4989">4989</a></th><td class="line-code"><pre><span class="pp">#define</span> TC0_OVFIF_bp  <span class="i">0</span>  <span class="c">/* Overflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4990"><a href="iox16c4.h.html#L4990">4990</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L4991"><a href="iox16c4.h.html#L4991">4991</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4992"><a href="iox16c4.h.html#L4992">4992</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* Clock Selection group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4993"><a href="iox16c4.h.html#L4993">4993</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL_gp  <span class="i">0</span>  <span class="c">/* Clock Selection group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4994"><a href="iox16c4.h.html#L4994">4994</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Clock Selection bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4995"><a href="iox16c4.h.html#L4995">4995</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL0_bp  <span class="i">0</span>  <span class="c">/* Clock Selection bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4996"><a href="iox16c4.h.html#L4996">4996</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Clock Selection bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4997"><a href="iox16c4.h.html#L4997">4997</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL1_bp  <span class="i">1</span>  <span class="c">/* Clock Selection bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4998"><a href="iox16c4.h.html#L4998">4998</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Clock Selection bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L4999"><a href="iox16c4.h.html#L4999">4999</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL2_bp  <span class="i">2</span>  <span class="c">/* Clock Selection bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5000"><a href="iox16c4.h.html#L5000">5000</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Clock Selection bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5001"><a href="iox16c4.h.html#L5001">5001</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CLKSEL3_bp  <span class="i">3</span>  <span class="c">/* Clock Selection bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5002"><a href="iox16c4.h.html#L5002">5002</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5003"><a href="iox16c4.h.html#L5003">5003</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5004"><a href="iox16c4.h.html#L5004">5004</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBEN_bm  <span class="hx">0x20</span>  <span class="c">/* Compare or Capture B Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5005"><a href="iox16c4.h.html#L5005">5005</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBEN_bp  <span class="i">5</span>  <span class="c">/* Compare or Capture B Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5006"><a href="iox16c4.h.html#L5006">5006</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5007"><a href="iox16c4.h.html#L5007">5007</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAEN_bm  <span class="hx">0x10</span>  <span class="c">/* Compare or Capture A Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5008"><a href="iox16c4.h.html#L5008">5008</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAEN_bp  <span class="i">4</span>  <span class="c">/* Compare or Capture A Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5009"><a href="iox16c4.h.html#L5009">5009</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5010"><a href="iox16c4.h.html#L5010">5010</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE_gm  <span class="hx">0x07</span>  <span class="c">/* Waveform generation mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5011"><a href="iox16c4.h.html#L5011">5011</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE_gp  <span class="i">0</span>  <span class="c">/* Waveform generation mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5012"><a href="iox16c4.h.html#L5012">5012</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Waveform generation mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5013"><a href="iox16c4.h.html#L5013">5013</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE0_bp  <span class="i">0</span>  <span class="c">/* Waveform generation mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5014"><a href="iox16c4.h.html#L5014">5014</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Waveform generation mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5015"><a href="iox16c4.h.html#L5015">5015</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE1_bp  <span class="i">1</span>  <span class="c">/* Waveform generation mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5016"><a href="iox16c4.h.html#L5016">5016</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Waveform generation mode bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5017"><a href="iox16c4.h.html#L5017">5017</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_WGMODE2_bp  <span class="i">2</span>  <span class="c">/* Waveform generation mode bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5018"><a href="iox16c4.h.html#L5018">5018</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5019"><a href="iox16c4.h.html#L5019">5019</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLC  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5020"><a href="iox16c4.h.html#L5020">5020</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMPB_bm  <span class="hx">0x02</span>  <span class="c">/* Compare B Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5021"><a href="iox16c4.h.html#L5021">5021</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMPB_bp  <span class="i">1</span>  <span class="c">/* Compare B Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5022"><a href="iox16c4.h.html#L5022">5022</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5023"><a href="iox16c4.h.html#L5023">5023</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMPA_bm  <span class="hx">0x01</span>  <span class="c">/* Compare A Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5024"><a href="iox16c4.h.html#L5024">5024</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMPA_bp  <span class="i">0</span>  <span class="c">/* Compare A Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5025"><a href="iox16c4.h.html#L5025">5025</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5026"><a href="iox16c4.h.html#L5026">5026</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLD  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5027"><a href="iox16c4.h.html#L5027">5027</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT_gm  <span class="hx">0xE0</span>  <span class="c">/* Event Action group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5028"><a href="iox16c4.h.html#L5028">5028</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT_gp  <span class="i">5</span>  <span class="c">/* Event Action group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5029"><a href="iox16c4.h.html#L5029">5029</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Event Action bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5030"><a href="iox16c4.h.html#L5030">5030</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT0_bp  <span class="i">5</span>  <span class="c">/* Event Action bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5031"><a href="iox16c4.h.html#L5031">5031</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Event Action bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5032"><a href="iox16c4.h.html#L5032">5032</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT1_bp  <span class="i">6</span>  <span class="c">/* Event Action bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5033"><a href="iox16c4.h.html#L5033">5033</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Event Action bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5034"><a href="iox16c4.h.html#L5034">5034</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVACT2_bp  <span class="i">7</span>  <span class="c">/* Event Action bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5035"><a href="iox16c4.h.html#L5035">5035</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5036"><a href="iox16c4.h.html#L5036">5036</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVDLY_bm  <span class="hx">0x10</span>  <span class="c">/* Event Delay bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5037"><a href="iox16c4.h.html#L5037">5037</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVDLY_bp  <span class="i">4</span>  <span class="c">/* Event Delay bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5038"><a href="iox16c4.h.html#L5038">5038</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5039"><a href="iox16c4.h.html#L5039">5039</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* Event Source Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5040"><a href="iox16c4.h.html#L5040">5040</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL_gp  <span class="i">0</span>  <span class="c">/* Event Source Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5041"><a href="iox16c4.h.html#L5041">5041</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Event Source Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5042"><a href="iox16c4.h.html#L5042">5042</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL0_bp  <span class="i">0</span>  <span class="c">/* Event Source Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5043"><a href="iox16c4.h.html#L5043">5043</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Event Source Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5044"><a href="iox16c4.h.html#L5044">5044</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL1_bp  <span class="i">1</span>  <span class="c">/* Event Source Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5045"><a href="iox16c4.h.html#L5045">5045</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Event Source Select bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5046"><a href="iox16c4.h.html#L5046">5046</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL2_bp  <span class="i">2</span>  <span class="c">/* Event Source Select bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5047"><a href="iox16c4.h.html#L5047">5047</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Event Source Select bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5048"><a href="iox16c4.h.html#L5048">5048</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_EVSEL3_bp  <span class="i">3</span>  <span class="c">/* Event Source Select bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5049"><a href="iox16c4.h.html#L5049">5049</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5050"><a href="iox16c4.h.html#L5050">5050</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLE  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5051"><a href="iox16c4.h.html#L5051">5051</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_BYTEM_bm  <span class="hx">0x01</span>  <span class="c">/* Byte Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5052"><a href="iox16c4.h.html#L5052">5052</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_BYTEM_bp  <span class="i">0</span>  <span class="c">/* Byte Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5053"><a href="iox16c4.h.html#L5053">5053</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5054"><a href="iox16c4.h.html#L5054">5054</a></th><td class="line-code"><pre><span class="c">/* TC1.INTCTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5055"><a href="iox16c4.h.html#L5055">5055</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Error Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5056"><a href="iox16c4.h.html#L5056">5056</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRINTLVL_gp  <span class="i">2</span>  <span class="c">/* Error Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5057"><a href="iox16c4.h.html#L5057">5057</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Error Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5058"><a href="iox16c4.h.html#L5058">5058</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Error Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5059"><a href="iox16c4.h.html#L5059">5059</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Error Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5060"><a href="iox16c4.h.html#L5060">5060</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Error Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5061"><a href="iox16c4.h.html#L5061">5061</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5062"><a href="iox16c4.h.html#L5062">5062</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Overflow interrupt level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5063"><a href="iox16c4.h.html#L5063">5063</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFINTLVL_gp  <span class="i">0</span>  <span class="c">/* Overflow interrupt level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5064"><a href="iox16c4.h.html#L5064">5064</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Overflow interrupt level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5065"><a href="iox16c4.h.html#L5065">5065</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Overflow interrupt level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5066"><a href="iox16c4.h.html#L5066">5066</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Overflow interrupt level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5067"><a href="iox16c4.h.html#L5067">5067</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Overflow interrupt level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5068"><a href="iox16c4.h.html#L5068">5068</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5069"><a href="iox16c4.h.html#L5069">5069</a></th><td class="line-code"><pre><span class="c">/* TC1.INTCTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5070"><a href="iox16c4.h.html#L5070">5070</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Compare or Capture B Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5071"><a href="iox16c4.h.html#L5071">5071</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBINTLVL_gp  <span class="i">2</span>  <span class="c">/* Compare or Capture B Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5072"><a href="iox16c4.h.html#L5072">5072</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Compare or Capture B Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5073"><a href="iox16c4.h.html#L5073">5073</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Compare or Capture B Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5074"><a href="iox16c4.h.html#L5074">5074</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Compare or Capture B Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5075"><a href="iox16c4.h.html#L5075">5075</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Compare or Capture B Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5076"><a href="iox16c4.h.html#L5076">5076</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5077"><a href="iox16c4.h.html#L5077">5077</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Compare or Capture A Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5078"><a href="iox16c4.h.html#L5078">5078</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAINTLVL_gp  <span class="i">0</span>  <span class="c">/* Compare or Capture A Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5079"><a href="iox16c4.h.html#L5079">5079</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Compare or Capture A Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5080"><a href="iox16c4.h.html#L5080">5080</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Compare or Capture A Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5081"><a href="iox16c4.h.html#L5081">5081</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Compare or Capture A Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5082"><a href="iox16c4.h.html#L5082">5082</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Compare or Capture A Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5083"><a href="iox16c4.h.html#L5083">5083</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5084"><a href="iox16c4.h.html#L5084">5084</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLFCLR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5085"><a href="iox16c4.h.html#L5085">5085</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMD_gm  <span class="hx">0x0C</span>  <span class="c">/* Command group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5086"><a href="iox16c4.h.html#L5086">5086</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMD_gp  <span class="i">2</span>  <span class="c">/* Command group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5087"><a href="iox16c4.h.html#L5087">5087</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Command bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5088"><a href="iox16c4.h.html#L5088">5088</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMD0_bp  <span class="i">2</span>  <span class="c">/* Command bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5089"><a href="iox16c4.h.html#L5089">5089</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Command bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5090"><a href="iox16c4.h.html#L5090">5090</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CMD1_bp  <span class="i">3</span>  <span class="c">/* Command bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5091"><a href="iox16c4.h.html#L5091">5091</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5092"><a href="iox16c4.h.html#L5092">5092</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_LUPD_bm  <span class="hx">0x02</span>  <span class="c">/* Lock Update bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5093"><a href="iox16c4.h.html#L5093">5093</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_LUPD_bp  <span class="i">1</span>  <span class="c">/* Lock Update bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5094"><a href="iox16c4.h.html#L5094">5094</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5095"><a href="iox16c4.h.html#L5095">5095</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_DIR_bm  <span class="hx">0x01</span>  <span class="c">/* Direction bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5096"><a href="iox16c4.h.html#L5096">5096</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_DIR_bp  <span class="i">0</span>  <span class="c">/* Direction bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5097"><a href="iox16c4.h.html#L5097">5097</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5098"><a href="iox16c4.h.html#L5098">5098</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLFSET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5099"><a href="iox16c4.h.html#L5099">5099</a></th><td class="line-code"><pre><span class="c">/* TC1_CMD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5100"><a href="iox16c4.h.html#L5100">5100</a></th><td class="line-code"><pre><span class="c">/* TC1_CMD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5101"><a href="iox16c4.h.html#L5101">5101</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5102"><a href="iox16c4.h.html#L5102">5102</a></th><td class="line-code"><pre><span class="c">/* TC1_LUPD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5103"><a href="iox16c4.h.html#L5103">5103</a></th><td class="line-code"><pre><span class="c">/* TC1_LUPD  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5104"><a href="iox16c4.h.html#L5104">5104</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5105"><a href="iox16c4.h.html#L5105">5105</a></th><td class="line-code"><pre><span class="c">/* TC1_DIR  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5106"><a href="iox16c4.h.html#L5106">5106</a></th><td class="line-code"><pre><span class="c">/* TC1_DIR  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5107"><a href="iox16c4.h.html#L5107">5107</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5108"><a href="iox16c4.h.html#L5108">5108</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLGCLR  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5109"><a href="iox16c4.h.html#L5109">5109</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBBV_bm  <span class="hx">0x04</span>  <span class="c">/* Compare or Capture B Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5110"><a href="iox16c4.h.html#L5110">5110</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBBV_bp  <span class="i">2</span>  <span class="c">/* Compare or Capture B Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5111"><a href="iox16c4.h.html#L5111">5111</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5112"><a href="iox16c4.h.html#L5112">5112</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCABV_bm  <span class="hx">0x02</span>  <span class="c">/* Compare or Capture A Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5113"><a href="iox16c4.h.html#L5113">5113</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCABV_bp  <span class="i">1</span>  <span class="c">/* Compare or Capture A Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5114"><a href="iox16c4.h.html#L5114">5114</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5115"><a href="iox16c4.h.html#L5115">5115</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_PERBV_bm  <span class="hx">0x01</span>  <span class="c">/* Period Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5116"><a href="iox16c4.h.html#L5116">5116</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_PERBV_bp  <span class="i">0</span>  <span class="c">/* Period Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5117"><a href="iox16c4.h.html#L5117">5117</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5118"><a href="iox16c4.h.html#L5118">5118</a></th><td class="line-code"><pre><span class="c">/* TC1.CTRLGSET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5119"><a href="iox16c4.h.html#L5119">5119</a></th><td class="line-code"><pre><span class="c">/* TC1_CCBBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5120"><a href="iox16c4.h.html#L5120">5120</a></th><td class="line-code"><pre><span class="c">/* TC1_CCBBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5121"><a href="iox16c4.h.html#L5121">5121</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5122"><a href="iox16c4.h.html#L5122">5122</a></th><td class="line-code"><pre><span class="c">/* TC1_CCABV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5123"><a href="iox16c4.h.html#L5123">5123</a></th><td class="line-code"><pre><span class="c">/* TC1_CCABV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5124"><a href="iox16c4.h.html#L5124">5124</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5125"><a href="iox16c4.h.html#L5125">5125</a></th><td class="line-code"><pre><span class="c">/* TC1_PERBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5126"><a href="iox16c4.h.html#L5126">5126</a></th><td class="line-code"><pre><span class="c">/* TC1_PERBV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5127"><a href="iox16c4.h.html#L5127">5127</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5128"><a href="iox16c4.h.html#L5128">5128</a></th><td class="line-code"><pre><span class="c">/* TC1.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5129"><a href="iox16c4.h.html#L5129">5129</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBIF_bm  <span class="hx">0x20</span>  <span class="c">/* Compare or Capture B Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5130"><a href="iox16c4.h.html#L5130">5130</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCBIF_bp  <span class="i">5</span>  <span class="c">/* Compare or Capture B Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5131"><a href="iox16c4.h.html#L5131">5131</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5132"><a href="iox16c4.h.html#L5132">5132</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAIF_bm  <span class="hx">0x10</span>  <span class="c">/* Compare or Capture A Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5133"><a href="iox16c4.h.html#L5133">5133</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_CCAIF_bp  <span class="i">4</span>  <span class="c">/* Compare or Capture A Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5134"><a href="iox16c4.h.html#L5134">5134</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5135"><a href="iox16c4.h.html#L5135">5135</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRIF_bm  <span class="hx">0x02</span>  <span class="c">/* Error Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5136"><a href="iox16c4.h.html#L5136">5136</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_ERRIF_bp  <span class="i">1</span>  <span class="c">/* Error Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5137"><a href="iox16c4.h.html#L5137">5137</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5138"><a href="iox16c4.h.html#L5138">5138</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFIF_bm  <span class="hx">0x01</span>  <span class="c">/* Overflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5139"><a href="iox16c4.h.html#L5139">5139</a></th><td class="line-code"><pre><span class="pp">#define</span> TC1_OVFIF_bp  <span class="i">0</span>  <span class="c">/* Overflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5140"><a href="iox16c4.h.html#L5140">5140</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5141"><a href="iox16c4.h.html#L5141">5141</a></th><td class="line-code"><pre><span class="c">/* TC2 - 16-bit Timer/Counter type 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5142"><a href="iox16c4.h.html#L5142">5142</a></th><td class="line-code"><pre><span class="c">/* TC2.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5143"><a href="iox16c4.h.html#L5143">5143</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* Clock Selection group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5144"><a href="iox16c4.h.html#L5144">5144</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL_gp  <span class="i">0</span>  <span class="c">/* Clock Selection group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5145"><a href="iox16c4.h.html#L5145">5145</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Clock Selection bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5146"><a href="iox16c4.h.html#L5146">5146</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL0_bp  <span class="i">0</span>  <span class="c">/* Clock Selection bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5147"><a href="iox16c4.h.html#L5147">5147</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Clock Selection bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5148"><a href="iox16c4.h.html#L5148">5148</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL1_bp  <span class="i">1</span>  <span class="c">/* Clock Selection bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5149"><a href="iox16c4.h.html#L5149">5149</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Clock Selection bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5150"><a href="iox16c4.h.html#L5150">5150</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL2_bp  <span class="i">2</span>  <span class="c">/* Clock Selection bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5151"><a href="iox16c4.h.html#L5151">5151</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Clock Selection bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5152"><a href="iox16c4.h.html#L5152">5152</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CLKSEL3_bp  <span class="i">3</span>  <span class="c">/* Clock Selection bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5153"><a href="iox16c4.h.html#L5153">5153</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5154"><a href="iox16c4.h.html#L5154">5154</a></th><td class="line-code"><pre><span class="c">/* TC2.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5155"><a href="iox16c4.h.html#L5155">5155</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPDEN_bm  <span class="hx">0x80</span>  <span class="c">/* High Byte Compare D Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5156"><a href="iox16c4.h.html#L5156">5156</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPDEN_bp  <span class="i">7</span>  <span class="c">/* High Byte Compare D Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5157"><a href="iox16c4.h.html#L5157">5157</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5158"><a href="iox16c4.h.html#L5158">5158</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPCEN_bm  <span class="hx">0x40</span>  <span class="c">/* High Byte Compare C Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5159"><a href="iox16c4.h.html#L5159">5159</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPCEN_bp  <span class="i">6</span>  <span class="c">/* High Byte Compare C Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5160"><a href="iox16c4.h.html#L5160">5160</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5161"><a href="iox16c4.h.html#L5161">5161</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPBEN_bm  <span class="hx">0x20</span>  <span class="c">/* High Byte Compare B Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5162"><a href="iox16c4.h.html#L5162">5162</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPBEN_bp  <span class="i">5</span>  <span class="c">/* High Byte Compare B Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5163"><a href="iox16c4.h.html#L5163">5163</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5164"><a href="iox16c4.h.html#L5164">5164</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPAEN_bm  <span class="hx">0x10</span>  <span class="c">/* High Byte Compare A Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5165"><a href="iox16c4.h.html#L5165">5165</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPAEN_bp  <span class="i">4</span>  <span class="c">/* High Byte Compare A Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5166"><a href="iox16c4.h.html#L5166">5166</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5167"><a href="iox16c4.h.html#L5167">5167</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDEN_bm  <span class="hx">0x08</span>  <span class="c">/* Low Byte Compare D Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5168"><a href="iox16c4.h.html#L5168">5168</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDEN_bp  <span class="i">3</span>  <span class="c">/* Low Byte Compare D Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5169"><a href="iox16c4.h.html#L5169">5169</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5170"><a href="iox16c4.h.html#L5170">5170</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCEN_bm  <span class="hx">0x04</span>  <span class="c">/* Low Byte Compare C Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5171"><a href="iox16c4.h.html#L5171">5171</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCEN_bp  <span class="i">2</span>  <span class="c">/* Low Byte Compare C Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5172"><a href="iox16c4.h.html#L5172">5172</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5173"><a href="iox16c4.h.html#L5173">5173</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBEN_bm  <span class="hx">0x02</span>  <span class="c">/* Low Byte Compare B Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5174"><a href="iox16c4.h.html#L5174">5174</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBEN_bp  <span class="i">1</span>  <span class="c">/* Low Byte Compare B Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5175"><a href="iox16c4.h.html#L5175">5175</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5176"><a href="iox16c4.h.html#L5176">5176</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAEN_bm  <span class="hx">0x01</span>  <span class="c">/* Low Byte Compare A Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5177"><a href="iox16c4.h.html#L5177">5177</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAEN_bp  <span class="i">0</span>  <span class="c">/* Low Byte Compare A Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5178"><a href="iox16c4.h.html#L5178">5178</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5179"><a href="iox16c4.h.html#L5179">5179</a></th><td class="line-code"><pre><span class="c">/* TC2.CTRLC  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5180"><a href="iox16c4.h.html#L5180">5180</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPD_bm  <span class="hx">0x80</span>  <span class="c">/* High Byte Compare D Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5181"><a href="iox16c4.h.html#L5181">5181</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPD_bp  <span class="i">7</span>  <span class="c">/* High Byte Compare D Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5182"><a href="iox16c4.h.html#L5182">5182</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5183"><a href="iox16c4.h.html#L5183">5183</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPC_bm  <span class="hx">0x40</span>  <span class="c">/* High Byte Compare C Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5184"><a href="iox16c4.h.html#L5184">5184</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPC_bp  <span class="i">6</span>  <span class="c">/* High Byte Compare C Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5185"><a href="iox16c4.h.html#L5185">5185</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5186"><a href="iox16c4.h.html#L5186">5186</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPB_bm  <span class="hx">0x20</span>  <span class="c">/* High Byte Compare B Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5187"><a href="iox16c4.h.html#L5187">5187</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPB_bp  <span class="i">5</span>  <span class="c">/* High Byte Compare B Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5188"><a href="iox16c4.h.html#L5188">5188</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5189"><a href="iox16c4.h.html#L5189">5189</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPA_bm  <span class="hx">0x10</span>  <span class="c">/* High Byte Compare A Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5190"><a href="iox16c4.h.html#L5190">5190</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HCMPA_bp  <span class="i">4</span>  <span class="c">/* High Byte Compare A Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5191"><a href="iox16c4.h.html#L5191">5191</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5192"><a href="iox16c4.h.html#L5192">5192</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPD_bm  <span class="hx">0x08</span>  <span class="c">/* Low Byte Compare D Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5193"><a href="iox16c4.h.html#L5193">5193</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPD_bp  <span class="i">3</span>  <span class="c">/* Low Byte Compare D Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5194"><a href="iox16c4.h.html#L5194">5194</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5195"><a href="iox16c4.h.html#L5195">5195</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPC_bm  <span class="hx">0x04</span>  <span class="c">/* Low Byte Compare C Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5196"><a href="iox16c4.h.html#L5196">5196</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPC_bp  <span class="i">2</span>  <span class="c">/* Low Byte Compare C Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5197"><a href="iox16c4.h.html#L5197">5197</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5198"><a href="iox16c4.h.html#L5198">5198</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPB_bm  <span class="hx">0x02</span>  <span class="c">/* Low Byte Compare B Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5199"><a href="iox16c4.h.html#L5199">5199</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPB_bp  <span class="i">1</span>  <span class="c">/* Low Byte Compare B Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5200"><a href="iox16c4.h.html#L5200">5200</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5201"><a href="iox16c4.h.html#L5201">5201</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPA_bm  <span class="hx">0x01</span>  <span class="c">/* Low Byte Compare A Output Value bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5202"><a href="iox16c4.h.html#L5202">5202</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPA_bp  <span class="i">0</span>  <span class="c">/* Low Byte Compare A Output Value bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5203"><a href="iox16c4.h.html#L5203">5203</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5204"><a href="iox16c4.h.html#L5204">5204</a></th><td class="line-code"><pre><span class="c">/* TC2.CTRLE  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5205"><a href="iox16c4.h.html#L5205">5205</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_BYTEM_gm  <span class="hx">0x03</span>  <span class="c">/* Byte Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5206"><a href="iox16c4.h.html#L5206">5206</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_BYTEM_gp  <span class="i">0</span>  <span class="c">/* Byte Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5207"><a href="iox16c4.h.html#L5207">5207</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_BYTEM0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Byte Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5208"><a href="iox16c4.h.html#L5208">5208</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_BYTEM0_bp  <span class="i">0</span>  <span class="c">/* Byte Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5209"><a href="iox16c4.h.html#L5209">5209</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_BYTEM1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Byte Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5210"><a href="iox16c4.h.html#L5210">5210</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_BYTEM1_bp  <span class="i">1</span>  <span class="c">/* Byte Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5211"><a href="iox16c4.h.html#L5211">5211</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5212"><a href="iox16c4.h.html#L5212">5212</a></th><td class="line-code"><pre><span class="c">/* TC2.INTCTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5213"><a href="iox16c4.h.html#L5213">5213</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* High Byte Underflow Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5214"><a href="iox16c4.h.html#L5214">5214</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFINTLVL_gp  <span class="i">2</span>  <span class="c">/* High Byte Underflow Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5215"><a href="iox16c4.h.html#L5215">5215</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* High Byte Underflow Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5216"><a href="iox16c4.h.html#L5216">5216</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFINTLVL0_bp  <span class="i">2</span>  <span class="c">/* High Byte Underflow Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5217"><a href="iox16c4.h.html#L5217">5217</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* High Byte Underflow Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5218"><a href="iox16c4.h.html#L5218">5218</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFINTLVL1_bp  <span class="i">3</span>  <span class="c">/* High Byte Underflow Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5219"><a href="iox16c4.h.html#L5219">5219</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5220"><a href="iox16c4.h.html#L5220">5220</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Low Byte Underflow interrupt level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5221"><a href="iox16c4.h.html#L5221">5221</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFINTLVL_gp  <span class="i">0</span>  <span class="c">/* Low Byte Underflow interrupt level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5222"><a href="iox16c4.h.html#L5222">5222</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Low Byte Underflow interrupt level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5223"><a href="iox16c4.h.html#L5223">5223</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Low Byte Underflow interrupt level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5224"><a href="iox16c4.h.html#L5224">5224</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Low Byte Underflow interrupt level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5225"><a href="iox16c4.h.html#L5225">5225</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Low Byte Underflow interrupt level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5226"><a href="iox16c4.h.html#L5226">5226</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5227"><a href="iox16c4.h.html#L5227">5227</a></th><td class="line-code"><pre><span class="c">/* TC2.INTCTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5228"><a href="iox16c4.h.html#L5228">5228</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDINTLVL_gm  <span class="hx">0xC0</span>  <span class="c">/* Low Byte Compare D Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5229"><a href="iox16c4.h.html#L5229">5229</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDINTLVL_gp  <span class="i">6</span>  <span class="c">/* Low Byte Compare D Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5230"><a href="iox16c4.h.html#L5230">5230</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Low Byte Compare D Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5231"><a href="iox16c4.h.html#L5231">5231</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDINTLVL0_bp  <span class="i">6</span>  <span class="c">/* Low Byte Compare D Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5232"><a href="iox16c4.h.html#L5232">5232</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Low Byte Compare D Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5233"><a href="iox16c4.h.html#L5233">5233</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDINTLVL1_bp  <span class="i">7</span>  <span class="c">/* Low Byte Compare D Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5234"><a href="iox16c4.h.html#L5234">5234</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5235"><a href="iox16c4.h.html#L5235">5235</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCINTLVL_gm  <span class="hx">0x30</span>  <span class="c">/* Low Byte Compare C Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5236"><a href="iox16c4.h.html#L5236">5236</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCINTLVL_gp  <span class="i">4</span>  <span class="c">/* Low Byte Compare C Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5237"><a href="iox16c4.h.html#L5237">5237</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Low Byte Compare C Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5238"><a href="iox16c4.h.html#L5238">5238</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCINTLVL0_bp  <span class="i">4</span>  <span class="c">/* Low Byte Compare C Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5239"><a href="iox16c4.h.html#L5239">5239</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Low Byte Compare C Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5240"><a href="iox16c4.h.html#L5240">5240</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCINTLVL1_bp  <span class="i">5</span>  <span class="c">/* Low Byte Compare C Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5241"><a href="iox16c4.h.html#L5241">5241</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5242"><a href="iox16c4.h.html#L5242">5242</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Low Byte Compare B Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5243"><a href="iox16c4.h.html#L5243">5243</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBINTLVL_gp  <span class="i">2</span>  <span class="c">/* Low Byte Compare B Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5244"><a href="iox16c4.h.html#L5244">5244</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Low Byte Compare B Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5245"><a href="iox16c4.h.html#L5245">5245</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Low Byte Compare B Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5246"><a href="iox16c4.h.html#L5246">5246</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Low Byte Compare B Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5247"><a href="iox16c4.h.html#L5247">5247</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Low Byte Compare B Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5248"><a href="iox16c4.h.html#L5248">5248</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5249"><a href="iox16c4.h.html#L5249">5249</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Low Byte Compare A Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5250"><a href="iox16c4.h.html#L5250">5250</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAINTLVL_gp  <span class="i">0</span>  <span class="c">/* Low Byte Compare A Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5251"><a href="iox16c4.h.html#L5251">5251</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Low Byte Compare A Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5252"><a href="iox16c4.h.html#L5252">5252</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Low Byte Compare A Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5253"><a href="iox16c4.h.html#L5253">5253</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Low Byte Compare A Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5254"><a href="iox16c4.h.html#L5254">5254</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Low Byte Compare A Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5255"><a href="iox16c4.h.html#L5255">5255</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5256"><a href="iox16c4.h.html#L5256">5256</a></th><td class="line-code"><pre><span class="c">/* TC2.CTRLF  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5257"><a href="iox16c4.h.html#L5257">5257</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMD_gm  <span class="hx">0x0C</span>  <span class="c">/* Command group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5258"><a href="iox16c4.h.html#L5258">5258</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMD_gp  <span class="i">2</span>  <span class="c">/* Command group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5259"><a href="iox16c4.h.html#L5259">5259</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Command bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5260"><a href="iox16c4.h.html#L5260">5260</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMD0_bp  <span class="i">2</span>  <span class="c">/* Command bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5261"><a href="iox16c4.h.html#L5261">5261</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Command bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5262"><a href="iox16c4.h.html#L5262">5262</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMD1_bp  <span class="i">3</span>  <span class="c">/* Command bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5263"><a href="iox16c4.h.html#L5263">5263</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5264"><a href="iox16c4.h.html#L5264">5264</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMDEN_gm  <span class="hx">0x03</span>  <span class="c">/* Command Enable group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5265"><a href="iox16c4.h.html#L5265">5265</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMDEN_gp  <span class="i">0</span>  <span class="c">/* Command Enable group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5266"><a href="iox16c4.h.html#L5266">5266</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMDEN0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Command Enable bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5267"><a href="iox16c4.h.html#L5267">5267</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMDEN0_bp  <span class="i">0</span>  <span class="c">/* Command Enable bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5268"><a href="iox16c4.h.html#L5268">5268</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMDEN1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Command Enable bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5269"><a href="iox16c4.h.html#L5269">5269</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_CMDEN1_bp  <span class="i">1</span>  <span class="c">/* Command Enable bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5270"><a href="iox16c4.h.html#L5270">5270</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5271"><a href="iox16c4.h.html#L5271">5271</a></th><td class="line-code"><pre><span class="c">/* TC2.INTFLAGS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5272"><a href="iox16c4.h.html#L5272">5272</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDIF_bm  <span class="hx">0x80</span>  <span class="c">/* Low Byte Compare D Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5273"><a href="iox16c4.h.html#L5273">5273</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPDIF_bp  <span class="i">7</span>  <span class="c">/* Low Byte Compare D Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5274"><a href="iox16c4.h.html#L5274">5274</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5275"><a href="iox16c4.h.html#L5275">5275</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCIF_bm  <span class="hx">0x40</span>  <span class="c">/* Low Byte Compare C Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5276"><a href="iox16c4.h.html#L5276">5276</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPCIF_bp  <span class="i">6</span>  <span class="c">/* Low Byte Compare C Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5277"><a href="iox16c4.h.html#L5277">5277</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5278"><a href="iox16c4.h.html#L5278">5278</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBIF_bm  <span class="hx">0x20</span>  <span class="c">/* Low Byte Compare B Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5279"><a href="iox16c4.h.html#L5279">5279</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPBIF_bp  <span class="i">5</span>  <span class="c">/* Low Byte Compare B Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5280"><a href="iox16c4.h.html#L5280">5280</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5281"><a href="iox16c4.h.html#L5281">5281</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAIF_bm  <span class="hx">0x10</span>  <span class="c">/* Low Byte Compare A Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5282"><a href="iox16c4.h.html#L5282">5282</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LCMPAIF_bp  <span class="i">4</span>  <span class="c">/* Low Byte Compare A Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5283"><a href="iox16c4.h.html#L5283">5283</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5284"><a href="iox16c4.h.html#L5284">5284</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFIF_bm  <span class="hx">0x02</span>  <span class="c">/* High Byte Underflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5285"><a href="iox16c4.h.html#L5285">5285</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_HUNFIF_bp  <span class="i">1</span>  <span class="c">/* High Byte Underflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5286"><a href="iox16c4.h.html#L5286">5286</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5287"><a href="iox16c4.h.html#L5287">5287</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFIF_bm  <span class="hx">0x01</span>  <span class="c">/* Low Byte Underflow Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5288"><a href="iox16c4.h.html#L5288">5288</a></th><td class="line-code"><pre><span class="pp">#define</span> TC2_LUNFIF_bp  <span class="i">0</span>  <span class="c">/* Low Byte Underflow Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5289"><a href="iox16c4.h.html#L5289">5289</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5290"><a href="iox16c4.h.html#L5290">5290</a></th><td class="line-code"><pre><span class="c">/* AWEX - Timer/Counter Advanced Waveform Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5291"><a href="iox16c4.h.html#L5291">5291</a></th><td class="line-code"><pre><span class="c">/* AWEX.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5292"><a href="iox16c4.h.html#L5292">5292</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_PGM_bm  <span class="hx">0x20</span>  <span class="c">/* Pattern Generation Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5293"><a href="iox16c4.h.html#L5293">5293</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_PGM_bp  <span class="i">5</span>  <span class="c">/* Pattern Generation Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5294"><a href="iox16c4.h.html#L5294">5294</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5295"><a href="iox16c4.h.html#L5295">5295</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_CWCM_bm  <span class="hx">0x10</span>  <span class="c">/* Common Waveform Channel Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5296"><a href="iox16c4.h.html#L5296">5296</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_CWCM_bp  <span class="i">4</span>  <span class="c">/* Common Waveform Channel Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5297"><a href="iox16c4.h.html#L5297">5297</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5298"><a href="iox16c4.h.html#L5298">5298</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCDEN_bm  <span class="hx">0x08</span>  <span class="c">/* Dead Time Insertion Compare Channel D Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5299"><a href="iox16c4.h.html#L5299">5299</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCDEN_bp  <span class="i">3</span>  <span class="c">/* Dead Time Insertion Compare Channel D Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5300"><a href="iox16c4.h.html#L5300">5300</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5301"><a href="iox16c4.h.html#L5301">5301</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCCEN_bm  <span class="hx">0x04</span>  <span class="c">/* Dead Time Insertion Compare Channel C Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5302"><a href="iox16c4.h.html#L5302">5302</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCCEN_bp  <span class="i">2</span>  <span class="c">/* Dead Time Insertion Compare Channel C Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5303"><a href="iox16c4.h.html#L5303">5303</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5304"><a href="iox16c4.h.html#L5304">5304</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCBEN_bm  <span class="hx">0x02</span>  <span class="c">/* Dead Time Insertion Compare Channel B Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5305"><a href="iox16c4.h.html#L5305">5305</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCBEN_bp  <span class="i">1</span>  <span class="c">/* Dead Time Insertion Compare Channel B Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5306"><a href="iox16c4.h.html#L5306">5306</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5307"><a href="iox16c4.h.html#L5307">5307</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCAEN_bm  <span class="hx">0x01</span>  <span class="c">/* Dead Time Insertion Compare Channel A Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5308"><a href="iox16c4.h.html#L5308">5308</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTICCAEN_bp  <span class="i">0</span>  <span class="c">/* Dead Time Insertion Compare Channel A Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5309"><a href="iox16c4.h.html#L5309">5309</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5310"><a href="iox16c4.h.html#L5310">5310</a></th><td class="line-code"><pre><span class="c">/* AWEX.FDCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5311"><a href="iox16c4.h.html#L5311">5311</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDDBD_bm  <span class="hx">0x10</span>  <span class="c">/* Fault Detect on Disable Break Disable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5312"><a href="iox16c4.h.html#L5312">5312</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDDBD_bp  <span class="i">4</span>  <span class="c">/* Fault Detect on Disable Break Disable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5313"><a href="iox16c4.h.html#L5313">5313</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5314"><a href="iox16c4.h.html#L5314">5314</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDMODE_bm  <span class="hx">0x04</span>  <span class="c">/* Fault Detect Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5315"><a href="iox16c4.h.html#L5315">5315</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDMODE_bp  <span class="i">2</span>  <span class="c">/* Fault Detect Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5316"><a href="iox16c4.h.html#L5316">5316</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5317"><a href="iox16c4.h.html#L5317">5317</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDACT_gm  <span class="hx">0x03</span>  <span class="c">/* Fault Detect Action group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5318"><a href="iox16c4.h.html#L5318">5318</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDACT_gp  <span class="i">0</span>  <span class="c">/* Fault Detect Action group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5319"><a href="iox16c4.h.html#L5319">5319</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDACT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Fault Detect Action bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5320"><a href="iox16c4.h.html#L5320">5320</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDACT0_bp  <span class="i">0</span>  <span class="c">/* Fault Detect Action bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5321"><a href="iox16c4.h.html#L5321">5321</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDACT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Fault Detect Action bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5322"><a href="iox16c4.h.html#L5322">5322</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDACT1_bp  <span class="i">1</span>  <span class="c">/* Fault Detect Action bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5323"><a href="iox16c4.h.html#L5323">5323</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5324"><a href="iox16c4.h.html#L5324">5324</a></th><td class="line-code"><pre><span class="c">/* AWEX.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5325"><a href="iox16c4.h.html#L5325">5325</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDF_bm  <span class="hx">0x04</span>  <span class="c">/* Fault Detect Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5326"><a href="iox16c4.h.html#L5326">5326</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_FDF_bp  <span class="i">2</span>  <span class="c">/* Fault Detect Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5327"><a href="iox16c4.h.html#L5327">5327</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5328"><a href="iox16c4.h.html#L5328">5328</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTHSBUFV_bm  <span class="hx">0x02</span>  <span class="c">/* Dead Time High Side Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5329"><a href="iox16c4.h.html#L5329">5329</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTHSBUFV_bp  <span class="i">1</span>  <span class="c">/* Dead Time High Side Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5330"><a href="iox16c4.h.html#L5330">5330</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5331"><a href="iox16c4.h.html#L5331">5331</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTLSBUFV_bm  <span class="hx">0x01</span>  <span class="c">/* Dead Time Low Side Buffer Valid bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5332"><a href="iox16c4.h.html#L5332">5332</a></th><td class="line-code"><pre><span class="pp">#define</span> AWEX_DTLSBUFV_bp  <span class="i">0</span>  <span class="c">/* Dead Time Low Side Buffer Valid bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5333"><a href="iox16c4.h.html#L5333">5333</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5334"><a href="iox16c4.h.html#L5334">5334</a></th><td class="line-code"><pre><span class="c">/* AWEX.STATUSSET  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5335"><a href="iox16c4.h.html#L5335">5335</a></th><td class="line-code"><pre><span class="c">/* AWEX_FDF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5336"><a href="iox16c4.h.html#L5336">5336</a></th><td class="line-code"><pre><span class="c">/* AWEX_FDF  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5337"><a href="iox16c4.h.html#L5337">5337</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5338"><a href="iox16c4.h.html#L5338">5338</a></th><td class="line-code"><pre><span class="c">/* AWEX_DTHSBUFV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5339"><a href="iox16c4.h.html#L5339">5339</a></th><td class="line-code"><pre><span class="c">/* AWEX_DTHSBUFV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5340"><a href="iox16c4.h.html#L5340">5340</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5341"><a href="iox16c4.h.html#L5341">5341</a></th><td class="line-code"><pre><span class="c">/* AWEX_DTLSBUFV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5342"><a href="iox16c4.h.html#L5342">5342</a></th><td class="line-code"><pre><span class="c">/* AWEX_DTLSBUFV  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5343"><a href="iox16c4.h.html#L5343">5343</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5344"><a href="iox16c4.h.html#L5344">5344</a></th><td class="line-code"><pre><span class="c">/* HIRES - Timer/Counter High-Resolution Extension */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5345"><a href="iox16c4.h.html#L5345">5345</a></th><td class="line-code"><pre><span class="c">/* HIRES.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5346"><a href="iox16c4.h.html#L5346">5346</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRES_HREN_gm  <span class="hx">0x03</span>  <span class="c">/* High Resolution Enable group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5347"><a href="iox16c4.h.html#L5347">5347</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRES_HREN_gp  <span class="i">0</span>  <span class="c">/* High Resolution Enable group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5348"><a href="iox16c4.h.html#L5348">5348</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRES_HREN0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* High Resolution Enable bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5349"><a href="iox16c4.h.html#L5349">5349</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRES_HREN0_bp  <span class="i">0</span>  <span class="c">/* High Resolution Enable bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5350"><a href="iox16c4.h.html#L5350">5350</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRES_HREN1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* High Resolution Enable bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5351"><a href="iox16c4.h.html#L5351">5351</a></th><td class="line-code"><pre><span class="pp">#define</span> HIRES_HREN1_bp  <span class="i">1</span>  <span class="c">/* High Resolution Enable bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5352"><a href="iox16c4.h.html#L5352">5352</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5353"><a href="iox16c4.h.html#L5353">5353</a></th><td class="line-code"><pre><span class="c">/* USART - Universal Asynchronous Receiver-Transmitter */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5354"><a href="iox16c4.h.html#L5354">5354</a></th><td class="line-code"><pre><span class="c">/* USART.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5355"><a href="iox16c4.h.html#L5355">5355</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCIF_bm  <span class="hx">0x80</span>  <span class="c">/* Receive Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5356"><a href="iox16c4.h.html#L5356">5356</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCIF_bp  <span class="i">7</span>  <span class="c">/* Receive Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5357"><a href="iox16c4.h.html#L5357">5357</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5358"><a href="iox16c4.h.html#L5358">5358</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCIF_bm  <span class="hx">0x40</span>  <span class="c">/* Transmit Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5359"><a href="iox16c4.h.html#L5359">5359</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCIF_bp  <span class="i">6</span>  <span class="c">/* Transmit Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5360"><a href="iox16c4.h.html#L5360">5360</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5361"><a href="iox16c4.h.html#L5361">5361</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREIF_bm  <span class="hx">0x20</span>  <span class="c">/* Data Register Empty Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5362"><a href="iox16c4.h.html#L5362">5362</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREIF_bp  <span class="i">5</span>  <span class="c">/* Data Register Empty Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5363"><a href="iox16c4.h.html#L5363">5363</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5364"><a href="iox16c4.h.html#L5364">5364</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_FERR_bm  <span class="hx">0x10</span>  <span class="c">/* Frame Error bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5365"><a href="iox16c4.h.html#L5365">5365</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_FERR_bp  <span class="i">4</span>  <span class="c">/* Frame Error bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5366"><a href="iox16c4.h.html#L5366">5366</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5367"><a href="iox16c4.h.html#L5367">5367</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BUFOVF_bm  <span class="hx">0x08</span>  <span class="c">/* Buffer Overflow bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5368"><a href="iox16c4.h.html#L5368">5368</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BUFOVF_bp  <span class="i">3</span>  <span class="c">/* Buffer Overflow bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5369"><a href="iox16c4.h.html#L5369">5369</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5370"><a href="iox16c4.h.html#L5370">5370</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PERR_bm  <span class="hx">0x04</span>  <span class="c">/* Parity Error bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5371"><a href="iox16c4.h.html#L5371">5371</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PERR_bp  <span class="i">2</span>  <span class="c">/* Parity Error bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5372"><a href="iox16c4.h.html#L5372">5372</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5373"><a href="iox16c4.h.html#L5373">5373</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXB8_bm  <span class="hx">0x01</span>  <span class="c">/* Receive Bit 8 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5374"><a href="iox16c4.h.html#L5374">5374</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXB8_bp  <span class="i">0</span>  <span class="c">/* Receive Bit 8 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5375"><a href="iox16c4.h.html#L5375">5375</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5376"><a href="iox16c4.h.html#L5376">5376</a></th><td class="line-code"><pre><span class="c">/* USART.CTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5377"><a href="iox16c4.h.html#L5377">5377</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCINTLVL_gm  <span class="hx">0x30</span>  <span class="c">/* Receive Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5378"><a href="iox16c4.h.html#L5378">5378</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCINTLVL_gp  <span class="i">4</span>  <span class="c">/* Receive Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5379"><a href="iox16c4.h.html#L5379">5379</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Receive Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5380"><a href="iox16c4.h.html#L5380">5380</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCINTLVL0_bp  <span class="i">4</span>  <span class="c">/* Receive Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5381"><a href="iox16c4.h.html#L5381">5381</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Receive Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5382"><a href="iox16c4.h.html#L5382">5382</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXCINTLVL1_bp  <span class="i">5</span>  <span class="c">/* Receive Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5383"><a href="iox16c4.h.html#L5383">5383</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5384"><a href="iox16c4.h.html#L5384">5384</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCINTLVL_gm  <span class="hx">0x0C</span>  <span class="c">/* Transmit Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5385"><a href="iox16c4.h.html#L5385">5385</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCINTLVL_gp  <span class="i">2</span>  <span class="c">/* Transmit Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5386"><a href="iox16c4.h.html#L5386">5386</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Transmit Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5387"><a href="iox16c4.h.html#L5387">5387</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCINTLVL0_bp  <span class="i">2</span>  <span class="c">/* Transmit Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5388"><a href="iox16c4.h.html#L5388">5388</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Transmit Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5389"><a href="iox16c4.h.html#L5389">5389</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXCINTLVL1_bp  <span class="i">3</span>  <span class="c">/* Transmit Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5390"><a href="iox16c4.h.html#L5390">5390</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5391"><a href="iox16c4.h.html#L5391">5391</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREINTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Data Register Empty Interrupt Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5392"><a href="iox16c4.h.html#L5392">5392</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREINTLVL_gp  <span class="i">0</span>  <span class="c">/* Data Register Empty Interrupt Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5393"><a href="iox16c4.h.html#L5393">5393</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREINTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Data Register Empty Interrupt Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5394"><a href="iox16c4.h.html#L5394">5394</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREINTLVL0_bp  <span class="i">0</span>  <span class="c">/* Data Register Empty Interrupt Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5395"><a href="iox16c4.h.html#L5395">5395</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREINTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Data Register Empty Interrupt Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5396"><a href="iox16c4.h.html#L5396">5396</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_DREINTLVL1_bp  <span class="i">1</span>  <span class="c">/* Data Register Empty Interrupt Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5397"><a href="iox16c4.h.html#L5397">5397</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5398"><a href="iox16c4.h.html#L5398">5398</a></th><td class="line-code"><pre><span class="c">/* USART.CTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5399"><a href="iox16c4.h.html#L5399">5399</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXEN_bm  <span class="hx">0x10</span>  <span class="c">/* Receiver Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5400"><a href="iox16c4.h.html#L5400">5400</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_RXEN_bp  <span class="i">4</span>  <span class="c">/* Receiver Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5401"><a href="iox16c4.h.html#L5401">5401</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5402"><a href="iox16c4.h.html#L5402">5402</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXEN_bm  <span class="hx">0x08</span>  <span class="c">/* Transmitter Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5403"><a href="iox16c4.h.html#L5403">5403</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXEN_bp  <span class="i">3</span>  <span class="c">/* Transmitter Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5404"><a href="iox16c4.h.html#L5404">5404</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5405"><a href="iox16c4.h.html#L5405">5405</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CLK2X_bm  <span class="hx">0x04</span>  <span class="c">/* Double transmission speed bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5406"><a href="iox16c4.h.html#L5406">5406</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CLK2X_bp  <span class="i">2</span>  <span class="c">/* Double transmission speed bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5407"><a href="iox16c4.h.html#L5407">5407</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5408"><a href="iox16c4.h.html#L5408">5408</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_MPCM_bm  <span class="hx">0x02</span>  <span class="c">/* Multi-processor Communication Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5409"><a href="iox16c4.h.html#L5409">5409</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_MPCM_bp  <span class="i">1</span>  <span class="c">/* Multi-processor Communication Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5410"><a href="iox16c4.h.html#L5410">5410</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5411"><a href="iox16c4.h.html#L5411">5411</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXB8_bm  <span class="hx">0x01</span>  <span class="c">/* Transmit bit 8 bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5412"><a href="iox16c4.h.html#L5412">5412</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_TXB8_bp  <span class="i">0</span>  <span class="c">/* Transmit bit 8 bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5413"><a href="iox16c4.h.html#L5413">5413</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5414"><a href="iox16c4.h.html#L5414">5414</a></th><td class="line-code"><pre><span class="c">/* USART.CTRLC  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5415"><a href="iox16c4.h.html#L5415">5415</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CMODE_gm  <span class="hx">0xC0</span>  <span class="c">/* Communication Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5416"><a href="iox16c4.h.html#L5416">5416</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CMODE_gp  <span class="i">6</span>  <span class="c">/* Communication Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5417"><a href="iox16c4.h.html#L5417">5417</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Communication Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5418"><a href="iox16c4.h.html#L5418">5418</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CMODE0_bp  <span class="i">6</span>  <span class="c">/* Communication Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5419"><a href="iox16c4.h.html#L5419">5419</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Communication Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5420"><a href="iox16c4.h.html#L5420">5420</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CMODE1_bp  <span class="i">7</span>  <span class="c">/* Communication Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5421"><a href="iox16c4.h.html#L5421">5421</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5422"><a href="iox16c4.h.html#L5422">5422</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PMODE_gm  <span class="hx">0x30</span>  <span class="c">/* Parity Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5423"><a href="iox16c4.h.html#L5423">5423</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PMODE_gp  <span class="i">4</span>  <span class="c">/* Parity Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5424"><a href="iox16c4.h.html#L5424">5424</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PMODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Parity Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5425"><a href="iox16c4.h.html#L5425">5425</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PMODE0_bp  <span class="i">4</span>  <span class="c">/* Parity Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5426"><a href="iox16c4.h.html#L5426">5426</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PMODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Parity Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5427"><a href="iox16c4.h.html#L5427">5427</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_PMODE1_bp  <span class="i">5</span>  <span class="c">/* Parity Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5428"><a href="iox16c4.h.html#L5428">5428</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5429"><a href="iox16c4.h.html#L5429">5429</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_SBMODE_bm  <span class="hx">0x08</span>  <span class="c">/* Stop Bit Mode bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5430"><a href="iox16c4.h.html#L5430">5430</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_SBMODE_bp  <span class="i">3</span>  <span class="c">/* Stop Bit Mode bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5431"><a href="iox16c4.h.html#L5431">5431</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5432"><a href="iox16c4.h.html#L5432">5432</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE_gm  <span class="hx">0x07</span>  <span class="c">/* Character Size group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5433"><a href="iox16c4.h.html#L5433">5433</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE_gp  <span class="i">0</span>  <span class="c">/* Character Size group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5434"><a href="iox16c4.h.html#L5434">5434</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Character Size bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5435"><a href="iox16c4.h.html#L5435">5435</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE0_bp  <span class="i">0</span>  <span class="c">/* Character Size bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5436"><a href="iox16c4.h.html#L5436">5436</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Character Size bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5437"><a href="iox16c4.h.html#L5437">5437</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE1_bp  <span class="i">1</span>  <span class="c">/* Character Size bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5438"><a href="iox16c4.h.html#L5438">5438</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Character Size bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5439"><a href="iox16c4.h.html#L5439">5439</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_CHSIZE2_bp  <span class="i">2</span>  <span class="c">/* Character Size bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5440"><a href="iox16c4.h.html#L5440">5440</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5441"><a href="iox16c4.h.html#L5441">5441</a></th><td class="line-code"><pre><span class="c">/* USART.BAUDCTRLA  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5442"><a href="iox16c4.h.html#L5442">5442</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL_gm  <span class="hx">0xFF</span>  <span class="c">/* Baud Rate Selection Bits [7:0] group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5443"><a href="iox16c4.h.html#L5443">5443</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL_gp  <span class="i">0</span>  <span class="c">/* Baud Rate Selection Bits [7:0] group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5444"><a href="iox16c4.h.html#L5444">5444</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5445"><a href="iox16c4.h.html#L5445">5445</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL0_bp  <span class="i">0</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5446"><a href="iox16c4.h.html#L5446">5446</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5447"><a href="iox16c4.h.html#L5447">5447</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL1_bp  <span class="i">1</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5448"><a href="iox16c4.h.html#L5448">5448</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5449"><a href="iox16c4.h.html#L5449">5449</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL2_bp  <span class="i">2</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5450"><a href="iox16c4.h.html#L5450">5450</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5451"><a href="iox16c4.h.html#L5451">5451</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL3_bp  <span class="i">3</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5452"><a href="iox16c4.h.html#L5452">5452</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL4_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 4 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5453"><a href="iox16c4.h.html#L5453">5453</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL4_bp  <span class="i">4</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 4 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5454"><a href="iox16c4.h.html#L5454">5454</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL5_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 5 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5455"><a href="iox16c4.h.html#L5455">5455</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL5_bp  <span class="i">5</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 5 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5456"><a href="iox16c4.h.html#L5456">5456</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL6_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 6 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5457"><a href="iox16c4.h.html#L5457">5457</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL6_bp  <span class="i">6</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 6 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5458"><a href="iox16c4.h.html#L5458">5458</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL7_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Baud Rate Selection Bits [7:0] bit 7 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5459"><a href="iox16c4.h.html#L5459">5459</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSEL7_bp  <span class="i">7</span>  <span class="c">/* Baud Rate Selection Bits [7:0] bit 7 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5460"><a href="iox16c4.h.html#L5460">5460</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5461"><a href="iox16c4.h.html#L5461">5461</a></th><td class="line-code"><pre><span class="c">/* USART.BAUDCTRLB  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5462"><a href="iox16c4.h.html#L5462">5462</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE_gm  <span class="hx">0xF0</span>  <span class="c">/* Baud Rate Scale group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5463"><a href="iox16c4.h.html#L5463">5463</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE_gp  <span class="i">4</span>  <span class="c">/* Baud Rate Scale group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5464"><a href="iox16c4.h.html#L5464">5464</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Baud Rate Scale bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5465"><a href="iox16c4.h.html#L5465">5465</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE0_bp  <span class="i">4</span>  <span class="c">/* Baud Rate Scale bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5466"><a href="iox16c4.h.html#L5466">5466</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Baud Rate Scale bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5467"><a href="iox16c4.h.html#L5467">5467</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE1_bp  <span class="i">5</span>  <span class="c">/* Baud Rate Scale bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5468"><a href="iox16c4.h.html#L5468">5468</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Baud Rate Scale bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5469"><a href="iox16c4.h.html#L5469">5469</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE2_bp  <span class="i">6</span>  <span class="c">/* Baud Rate Scale bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5470"><a href="iox16c4.h.html#L5470">5470</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Baud Rate Scale bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5471"><a href="iox16c4.h.html#L5471">5471</a></th><td class="line-code"><pre><span class="pp">#define</span> USART_BSCALE3_bp  <span class="i">7</span>  <span class="c">/* Baud Rate Scale bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5472"><a href="iox16c4.h.html#L5472">5472</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5473"><a href="iox16c4.h.html#L5473">5473</a></th><td class="line-code"><pre><span class="c">/* USART_BSEL  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5474"><a href="iox16c4.h.html#L5474">5474</a></th><td class="line-code"><pre><span class="c">/* USART_BSEL  Predefined. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5475"><a href="iox16c4.h.html#L5475">5475</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5476"><a href="iox16c4.h.html#L5476">5476</a></th><td class="line-code"><pre><span class="c">/* SPI - Serial Peripheral Interface */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5477"><a href="iox16c4.h.html#L5477">5477</a></th><td class="line-code"><pre><span class="c">/* SPI.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5478"><a href="iox16c4.h.html#L5478">5478</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_CLK2X_bm  <span class="hx">0x80</span>  <span class="c">/* Enable Double Speed bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5479"><a href="iox16c4.h.html#L5479">5479</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_CLK2X_bp  <span class="i">7</span>  <span class="c">/* Enable Double Speed bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5480"><a href="iox16c4.h.html#L5480">5480</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5481"><a href="iox16c4.h.html#L5481">5481</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_ENABLE_bm  <span class="hx">0x40</span>  <span class="c">/* Enable Module bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5482"><a href="iox16c4.h.html#L5482">5482</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_ENABLE_bp  <span class="i">6</span>  <span class="c">/* Enable Module bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5483"><a href="iox16c4.h.html#L5483">5483</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5484"><a href="iox16c4.h.html#L5484">5484</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_DORD_bm  <span class="hx">0x20</span>  <span class="c">/* Data Order Setting bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5485"><a href="iox16c4.h.html#L5485">5485</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_DORD_bp  <span class="i">5</span>  <span class="c">/* Data Order Setting bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5486"><a href="iox16c4.h.html#L5486">5486</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5487"><a href="iox16c4.h.html#L5487">5487</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MASTER_bm  <span class="hx">0x10</span>  <span class="c">/* Master Operation Enable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5488"><a href="iox16c4.h.html#L5488">5488</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MASTER_bp  <span class="i">4</span>  <span class="c">/* Master Operation Enable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5489"><a href="iox16c4.h.html#L5489">5489</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5490"><a href="iox16c4.h.html#L5490">5490</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MODE_gm  <span class="hx">0x0C</span>  <span class="c">/* SPI Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5491"><a href="iox16c4.h.html#L5491">5491</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MODE_gp  <span class="i">2</span>  <span class="c">/* SPI Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5492"><a href="iox16c4.h.html#L5492">5492</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MODE0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* SPI Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5493"><a href="iox16c4.h.html#L5493">5493</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MODE0_bp  <span class="i">2</span>  <span class="c">/* SPI Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5494"><a href="iox16c4.h.html#L5494">5494</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MODE1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* SPI Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5495"><a href="iox16c4.h.html#L5495">5495</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_MODE1_bp  <span class="i">3</span>  <span class="c">/* SPI Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5496"><a href="iox16c4.h.html#L5496">5496</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5497"><a href="iox16c4.h.html#L5497">5497</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_PRESCALER_gm  <span class="hx">0x03</span>  <span class="c">/* Prescaler group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5498"><a href="iox16c4.h.html#L5498">5498</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_PRESCALER_gp  <span class="i">0</span>  <span class="c">/* Prescaler group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5499"><a href="iox16c4.h.html#L5499">5499</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_PRESCALER0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Prescaler bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5500"><a href="iox16c4.h.html#L5500">5500</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_PRESCALER0_bp  <span class="i">0</span>  <span class="c">/* Prescaler bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5501"><a href="iox16c4.h.html#L5501">5501</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_PRESCALER1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Prescaler bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5502"><a href="iox16c4.h.html#L5502">5502</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_PRESCALER1_bp  <span class="i">1</span>  <span class="c">/* Prescaler bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5503"><a href="iox16c4.h.html#L5503">5503</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5504"><a href="iox16c4.h.html#L5504">5504</a></th><td class="line-code"><pre><span class="c">/* SPI.INTCTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5505"><a href="iox16c4.h.html#L5505">5505</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_INTLVL_gm  <span class="hx">0x03</span>  <span class="c">/* Interrupt level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5506"><a href="iox16c4.h.html#L5506">5506</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_INTLVL_gp  <span class="i">0</span>  <span class="c">/* Interrupt level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5507"><a href="iox16c4.h.html#L5507">5507</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_INTLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Interrupt level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5508"><a href="iox16c4.h.html#L5508">5508</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_INTLVL0_bp  <span class="i">0</span>  <span class="c">/* Interrupt level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5509"><a href="iox16c4.h.html#L5509">5509</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_INTLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Interrupt level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5510"><a href="iox16c4.h.html#L5510">5510</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_INTLVL1_bp  <span class="i">1</span>  <span class="c">/* Interrupt level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5511"><a href="iox16c4.h.html#L5511">5511</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5512"><a href="iox16c4.h.html#L5512">5512</a></th><td class="line-code"><pre><span class="c">/* SPI.STATUS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5513"><a href="iox16c4.h.html#L5513">5513</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_IF_bm  <span class="hx">0x80</span>  <span class="c">/* Interrupt Flag bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5514"><a href="iox16c4.h.html#L5514">5514</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_IF_bp  <span class="i">7</span>  <span class="c">/* Interrupt Flag bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5515"><a href="iox16c4.h.html#L5515">5515</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5516"><a href="iox16c4.h.html#L5516">5516</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_WRCOL_bm  <span class="hx">0x40</span>  <span class="c">/* Write Collision bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5517"><a href="iox16c4.h.html#L5517">5517</a></th><td class="line-code"><pre><span class="pp">#define</span> SPI_WRCOL_bp  <span class="i">6</span>  <span class="c">/* Write Collision bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5518"><a href="iox16c4.h.html#L5518">5518</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5519"><a href="iox16c4.h.html#L5519">5519</a></th><td class="line-code"><pre><span class="c">/* IRCOM - IR Communication Module */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5520"><a href="iox16c4.h.html#L5520">5520</a></th><td class="line-code"><pre><span class="c">/* IRCOM.CTRL  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5521"><a href="iox16c4.h.html#L5521">5521</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL_gm  <span class="hx">0x0F</span>  <span class="c">/* Event Channel Select group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5522"><a href="iox16c4.h.html#L5522">5522</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL_gp  <span class="i">0</span>  <span class="c">/* Event Channel Select group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5523"><a href="iox16c4.h.html#L5523">5523</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Event Channel Select bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5524"><a href="iox16c4.h.html#L5524">5524</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL0_bp  <span class="i">0</span>  <span class="c">/* Event Channel Select bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5525"><a href="iox16c4.h.html#L5525">5525</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Event Channel Select bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5526"><a href="iox16c4.h.html#L5526">5526</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL1_bp  <span class="i">1</span>  <span class="c">/* Event Channel Select bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5527"><a href="iox16c4.h.html#L5527">5527</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Event Channel Select bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5528"><a href="iox16c4.h.html#L5528">5528</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL2_bp  <span class="i">2</span>  <span class="c">/* Event Channel Select bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5529"><a href="iox16c4.h.html#L5529">5529</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Event Channel Select bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5530"><a href="iox16c4.h.html#L5530">5530</a></th><td class="line-code"><pre><span class="pp">#define</span> IRCOM_EVSEL3_bp  <span class="i">3</span>  <span class="c">/* Event Channel Select bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5531"><a href="iox16c4.h.html#L5531">5531</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5532"><a href="iox16c4.h.html#L5532">5532</a></th><td class="line-code"><pre><span class="c">/* FUSE - Fuses and Lockbits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5533"><a href="iox16c4.h.html#L5533">5533</a></th><td class="line-code"><pre><span class="c">/* NVM_FUSES.FUSEBYTE1  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5534"><a href="iox16c4.h.html#L5534">5534</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP_gm  <span class="hx">0xF0</span>  <span class="c">/* Watchdog Window Timeout Period group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5535"><a href="iox16c4.h.html#L5535">5535</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP_gp  <span class="i">4</span>  <span class="c">/* Watchdog Window Timeout Period group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5536"><a href="iox16c4.h.html#L5536">5536</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Watchdog Window Timeout Period bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5537"><a href="iox16c4.h.html#L5537">5537</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP0_bp  <span class="i">4</span>  <span class="c">/* Watchdog Window Timeout Period bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5538"><a href="iox16c4.h.html#L5538">5538</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Watchdog Window Timeout Period bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5539"><a href="iox16c4.h.html#L5539">5539</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP1_bp  <span class="i">5</span>  <span class="c">/* Watchdog Window Timeout Period bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5540"><a href="iox16c4.h.html#L5540">5540</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Watchdog Window Timeout Period bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5541"><a href="iox16c4.h.html#L5541">5541</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP2_bp  <span class="i">6</span>  <span class="c">/* Watchdog Window Timeout Period bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5542"><a href="iox16c4.h.html#L5542">5542</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Watchdog Window Timeout Period bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5543"><a href="iox16c4.h.html#L5543">5543</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDWP3_bp  <span class="i">7</span>  <span class="c">/* Watchdog Window Timeout Period bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5544"><a href="iox16c4.h.html#L5544">5544</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5545"><a href="iox16c4.h.html#L5545">5545</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP_gm  <span class="hx">0x0F</span>  <span class="c">/* Watchdog Timeout Period group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5546"><a href="iox16c4.h.html#L5546">5546</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP_gp  <span class="i">0</span>  <span class="c">/* Watchdog Timeout Period group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5547"><a href="iox16c4.h.html#L5547">5547</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Watchdog Timeout Period bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5548"><a href="iox16c4.h.html#L5548">5548</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP0_bp  <span class="i">0</span>  <span class="c">/* Watchdog Timeout Period bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5549"><a href="iox16c4.h.html#L5549">5549</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Watchdog Timeout Period bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5550"><a href="iox16c4.h.html#L5550">5550</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP1_bp  <span class="i">1</span>  <span class="c">/* Watchdog Timeout Period bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5551"><a href="iox16c4.h.html#L5551">5551</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Watchdog Timeout Period bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5552"><a href="iox16c4.h.html#L5552">5552</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP2_bp  <span class="i">2</span>  <span class="c">/* Watchdog Timeout Period bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5553"><a href="iox16c4.h.html#L5553">5553</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP3_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Watchdog Timeout Period bit 3 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5554"><a href="iox16c4.h.html#L5554">5554</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDP3_bp  <span class="i">3</span>  <span class="c">/* Watchdog Timeout Period bit 3 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5555"><a href="iox16c4.h.html#L5555">5555</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5556"><a href="iox16c4.h.html#L5556">5556</a></th><td class="line-code"><pre><span class="c">/* NVM_FUSES.FUSEBYTE2  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5557"><a href="iox16c4.h.html#L5557">5557</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BOOTRST_bm  <span class="hx">0x40</span>  <span class="c">/* Boot Loader Section Reset Vector bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5558"><a href="iox16c4.h.html#L5558">5558</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BOOTRST_bp  <span class="i">6</span>  <span class="c">/* Boot Loader Section Reset Vector bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5559"><a href="iox16c4.h.html#L5559">5559</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5560"><a href="iox16c4.h.html#L5560">5560</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_TOSCSEL_bm  <span class="hx">0x20</span>  <span class="c">/* Timer Oscillator pin location bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5561"><a href="iox16c4.h.html#L5561">5561</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_TOSCSEL_bp  <span class="i">5</span>  <span class="c">/* Timer Oscillator pin location bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5562"><a href="iox16c4.h.html#L5562">5562</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5563"><a href="iox16c4.h.html#L5563">5563</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODPD_gm  <span class="hx">0x03</span>  <span class="c">/* BOD Operation in Power-Down Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5564"><a href="iox16c4.h.html#L5564">5564</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODPD_gp  <span class="i">0</span>  <span class="c">/* BOD Operation in Power-Down Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5565"><a href="iox16c4.h.html#L5565">5565</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODPD0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* BOD Operation in Power-Down Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5566"><a href="iox16c4.h.html#L5566">5566</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODPD0_bp  <span class="i">0</span>  <span class="c">/* BOD Operation in Power-Down Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5567"><a href="iox16c4.h.html#L5567">5567</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODPD1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* BOD Operation in Power-Down Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5568"><a href="iox16c4.h.html#L5568">5568</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODPD1_bp  <span class="i">1</span>  <span class="c">/* BOD Operation in Power-Down Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5569"><a href="iox16c4.h.html#L5569">5569</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5570"><a href="iox16c4.h.html#L5570">5570</a></th><td class="line-code"><pre><span class="c">/* NVM_FUSES.FUSEBYTE4  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5571"><a href="iox16c4.h.html#L5571">5571</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_RSTDISBL_bm  <span class="hx">0x10</span>  <span class="c">/* External Reset Disable bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5572"><a href="iox16c4.h.html#L5572">5572</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_RSTDISBL_bp  <span class="i">4</span>  <span class="c">/* External Reset Disable bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5573"><a href="iox16c4.h.html#L5573">5573</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5574"><a href="iox16c4.h.html#L5574">5574</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_SUT_gm  <span class="hx">0x0C</span>  <span class="c">/* Start-up Time group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5575"><a href="iox16c4.h.html#L5575">5575</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_SUT_gp  <span class="i">2</span>  <span class="c">/* Start-up Time group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5576"><a href="iox16c4.h.html#L5576">5576</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_SUT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Start-up Time bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5577"><a href="iox16c4.h.html#L5577">5577</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_SUT0_bp  <span class="i">2</span>  <span class="c">/* Start-up Time bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5578"><a href="iox16c4.h.html#L5578">5578</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_SUT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Start-up Time bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5579"><a href="iox16c4.h.html#L5579">5579</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_SUT1_bp  <span class="i">3</span>  <span class="c">/* Start-up Time bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5580"><a href="iox16c4.h.html#L5580">5580</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5581"><a href="iox16c4.h.html#L5581">5581</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDLOCK_bm  <span class="hx">0x02</span>  <span class="c">/* Watchdog Timer Lock bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5582"><a href="iox16c4.h.html#L5582">5582</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_WDLOCK_bp  <span class="i">1</span>  <span class="c">/* Watchdog Timer Lock bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5583"><a href="iox16c4.h.html#L5583">5583</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5584"><a href="iox16c4.h.html#L5584">5584</a></th><td class="line-code"><pre><span class="c">/* NVM_FUSES.FUSEBYTE5  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5585"><a href="iox16c4.h.html#L5585">5585</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODACT_gm  <span class="hx">0x30</span>  <span class="c">/* BOD Operation in Active Mode group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5586"><a href="iox16c4.h.html#L5586">5586</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODACT_gp  <span class="i">4</span>  <span class="c">/* BOD Operation in Active Mode group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5587"><a href="iox16c4.h.html#L5587">5587</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODACT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* BOD Operation in Active Mode bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5588"><a href="iox16c4.h.html#L5588">5588</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODACT0_bp  <span class="i">4</span>  <span class="c">/* BOD Operation in Active Mode bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5589"><a href="iox16c4.h.html#L5589">5589</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODACT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* BOD Operation in Active Mode bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5590"><a href="iox16c4.h.html#L5590">5590</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODACT1_bp  <span class="i">5</span>  <span class="c">/* BOD Operation in Active Mode bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5591"><a href="iox16c4.h.html#L5591">5591</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5592"><a href="iox16c4.h.html#L5592">5592</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_EESAVE_bm  <span class="hx">0x08</span>  <span class="c">/* Preserve EEPROM Through Chip Erase bit mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5593"><a href="iox16c4.h.html#L5593">5593</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_EESAVE_bp  <span class="i">3</span>  <span class="c">/* Preserve EEPROM Through Chip Erase bit position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5594"><a href="iox16c4.h.html#L5594">5594</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5595"><a href="iox16c4.h.html#L5595">5595</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL_gm  <span class="hx">0x07</span>  <span class="c">/* Brownout Detection Voltage Level group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5596"><a href="iox16c4.h.html#L5596">5596</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL_gp  <span class="i">0</span>  <span class="c">/* Brownout Detection Voltage Level group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5597"><a href="iox16c4.h.html#L5597">5597</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Brownout Detection Voltage Level bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5598"><a href="iox16c4.h.html#L5598">5598</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL0_bp  <span class="i">0</span>  <span class="c">/* Brownout Detection Voltage Level bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5599"><a href="iox16c4.h.html#L5599">5599</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Brownout Detection Voltage Level bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5600"><a href="iox16c4.h.html#L5600">5600</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL1_bp  <span class="i">1</span>  <span class="c">/* Brownout Detection Voltage Level bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5601"><a href="iox16c4.h.html#L5601">5601</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL2_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Brownout Detection Voltage Level bit 2 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5602"><a href="iox16c4.h.html#L5602">5602</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_FUSES_BODLVL2_bp  <span class="i">2</span>  <span class="c">/* Brownout Detection Voltage Level bit 2 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5603"><a href="iox16c4.h.html#L5603">5603</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5604"><a href="iox16c4.h.html#L5604">5604</a></th><td class="line-code"><pre><span class="c">/* LOCKBIT - Fuses and Lockbits */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5605"><a href="iox16c4.h.html#L5605">5605</a></th><td class="line-code"><pre><span class="c">/* NVM_LOCKBITS.LOCKBITS  bit masks and bit positions */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5606"><a href="iox16c4.h.html#L5606">5606</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBB_gm  <span class="hx">0xC0</span>  <span class="c">/* Boot Lock Bits - Boot Section group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5607"><a href="iox16c4.h.html#L5607">5607</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBB_gp  <span class="i">6</span>  <span class="c">/* Boot Lock Bits - Boot Section group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5608"><a href="iox16c4.h.html#L5608">5608</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBB0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">6</span>)  <span class="c">/* Boot Lock Bits - Boot Section bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5609"><a href="iox16c4.h.html#L5609">5609</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBB0_bp  <span class="i">6</span>  <span class="c">/* Boot Lock Bits - Boot Section bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5610"><a href="iox16c4.h.html#L5610">5610</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBB1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">7</span>)  <span class="c">/* Boot Lock Bits - Boot Section bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5611"><a href="iox16c4.h.html#L5611">5611</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBB1_bp  <span class="i">7</span>  <span class="c">/* Boot Lock Bits - Boot Section bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5612"><a href="iox16c4.h.html#L5612">5612</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5613"><a href="iox16c4.h.html#L5613">5613</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBA_gm  <span class="hx">0x30</span>  <span class="c">/* Boot Lock Bits - Application Section group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5614"><a href="iox16c4.h.html#L5614">5614</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBA_gp  <span class="i">4</span>  <span class="c">/* Boot Lock Bits - Application Section group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5615"><a href="iox16c4.h.html#L5615">5615</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBA0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">4</span>)  <span class="c">/* Boot Lock Bits - Application Section bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5616"><a href="iox16c4.h.html#L5616">5616</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBA0_bp  <span class="i">4</span>  <span class="c">/* Boot Lock Bits - Application Section bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5617"><a href="iox16c4.h.html#L5617">5617</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBA1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">5</span>)  <span class="c">/* Boot Lock Bits - Application Section bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5618"><a href="iox16c4.h.html#L5618">5618</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBA1_bp  <span class="i">5</span>  <span class="c">/* Boot Lock Bits - Application Section bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5619"><a href="iox16c4.h.html#L5619">5619</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5620"><a href="iox16c4.h.html#L5620">5620</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBAT_gm  <span class="hx">0x0C</span>  <span class="c">/* Boot Lock Bits - Application Table group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5621"><a href="iox16c4.h.html#L5621">5621</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBAT_gp  <span class="i">2</span>  <span class="c">/* Boot Lock Bits - Application Table group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5622"><a href="iox16c4.h.html#L5622">5622</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBAT0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">2</span>)  <span class="c">/* Boot Lock Bits - Application Table bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5623"><a href="iox16c4.h.html#L5623">5623</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBAT0_bp  <span class="i">2</span>  <span class="c">/* Boot Lock Bits - Application Table bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5624"><a href="iox16c4.h.html#L5624">5624</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBAT1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">3</span>)  <span class="c">/* Boot Lock Bits - Application Table bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5625"><a href="iox16c4.h.html#L5625">5625</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_BLBAT1_bp  <span class="i">3</span>  <span class="c">/* Boot Lock Bits - Application Table bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5626"><a href="iox16c4.h.html#L5626">5626</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5627"><a href="iox16c4.h.html#L5627">5627</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_LB_gm  <span class="hx">0x03</span>  <span class="c">/* Lock Bits group mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5628"><a href="iox16c4.h.html#L5628">5628</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_LB_gp  <span class="i">0</span>  <span class="c">/* Lock Bits group position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5629"><a href="iox16c4.h.html#L5629">5629</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_LB0_bm  (<span class="i">1</span>&lt;&lt;<span class="i">0</span>)  <span class="c">/* Lock Bits bit 0 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5630"><a href="iox16c4.h.html#L5630">5630</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_LB0_bp  <span class="i">0</span>  <span class="c">/* Lock Bits bit 0 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5631"><a href="iox16c4.h.html#L5631">5631</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_LB1_bm  (<span class="i">1</span>&lt;&lt;<span class="i">1</span>)  <span class="c">/* Lock Bits bit 1 mask. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5632"><a href="iox16c4.h.html#L5632">5632</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_LOCKBITS_LB1_bp  <span class="i">1</span>  <span class="c">/* Lock Bits bit 1 position. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5633"><a href="iox16c4.h.html#L5633">5633</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5634"><a href="iox16c4.h.html#L5634">5634</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5635"><a href="iox16c4.h.html#L5635">5635</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5636"><a href="iox16c4.h.html#L5636">5636</a></th><td class="line-code"><pre><span class="c">// Generic Port Pins</span>
</pre></td></tr>


<tr><th class="line-num" id="L5637"><a href="iox16c4.h.html#L5637">5637</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5638"><a href="iox16c4.h.html#L5638">5638</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN0_bm <span class="hx">0x01</span>
</pre></td></tr>


<tr><th class="line-num" id="L5639"><a href="iox16c4.h.html#L5639">5639</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN0_bp <span class="i">0</span>
</pre></td></tr>


<tr><th class="line-num" id="L5640"><a href="iox16c4.h.html#L5640">5640</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN1_bm <span class="hx">0x02</span>
</pre></td></tr>


<tr><th class="line-num" id="L5641"><a href="iox16c4.h.html#L5641">5641</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN1_bp <span class="i">1</span>
</pre></td></tr>


<tr><th class="line-num" id="L5642"><a href="iox16c4.h.html#L5642">5642</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN2_bm <span class="hx">0x04</span>
</pre></td></tr>


<tr><th class="line-num" id="L5643"><a href="iox16c4.h.html#L5643">5643</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN2_bp <span class="i">2</span>
</pre></td></tr>


<tr><th class="line-num" id="L5644"><a href="iox16c4.h.html#L5644">5644</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN3_bm <span class="hx">0x08</span>
</pre></td></tr>


<tr><th class="line-num" id="L5645"><a href="iox16c4.h.html#L5645">5645</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN3_bp <span class="i">3</span>
</pre></td></tr>


<tr><th class="line-num" id="L5646"><a href="iox16c4.h.html#L5646">5646</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN4_bm <span class="hx">0x10</span>
</pre></td></tr>


<tr><th class="line-num" id="L5647"><a href="iox16c4.h.html#L5647">5647</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN4_bp <span class="i">4</span>
</pre></td></tr>


<tr><th class="line-num" id="L5648"><a href="iox16c4.h.html#L5648">5648</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN5_bm <span class="hx">0x20</span>
</pre></td></tr>


<tr><th class="line-num" id="L5649"><a href="iox16c4.h.html#L5649">5649</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN5_bp <span class="i">5</span>
</pre></td></tr>


<tr><th class="line-num" id="L5650"><a href="iox16c4.h.html#L5650">5650</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN6_bm <span class="hx">0x40</span>
</pre></td></tr>


<tr><th class="line-num" id="L5651"><a href="iox16c4.h.html#L5651">5651</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN6_bp <span class="i">6</span>
</pre></td></tr>


<tr><th class="line-num" id="L5652"><a href="iox16c4.h.html#L5652">5652</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN7_bm <span class="hx">0x80</span>
</pre></td></tr>


<tr><th class="line-num" id="L5653"><a href="iox16c4.h.html#L5653">5653</a></th><td class="line-code"><pre><span class="pp">#define</span> PIN7_bp <span class="i">7</span>
</pre></td></tr>


<tr><th class="line-num" id="L5654"><a href="iox16c4.h.html#L5654">5654</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5655"><a href="iox16c4.h.html#L5655">5655</a></th><td class="line-code"><pre><span class="c">/* ========== Interrupt Vector Definitions ========== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5656"><a href="iox16c4.h.html#L5656">5656</a></th><td class="line-code"><pre><span class="c">/* Vector 0 is the reset vector */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5657"><a href="iox16c4.h.html#L5657">5657</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5658"><a href="iox16c4.h.html#L5658">5658</a></th><td class="line-code"><pre><span class="c">/* OSC interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5659"><a href="iox16c4.h.html#L5659">5659</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_OSCF_vect_num  <span class="i">1</span>
</pre></td></tr>


<tr><th class="line-num" id="L5660"><a href="iox16c4.h.html#L5660">5660</a></th><td class="line-code"><pre><span class="pp">#define</span> OSC_OSCF_vect      _VECTOR(<span class="i">1</span>)  <span class="c">/* Oscillator Failure Interrupt (NMI) */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5661"><a href="iox16c4.h.html#L5661">5661</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5662"><a href="iox16c4.h.html#L5662">5662</a></th><td class="line-code"><pre><span class="c">/* PORTC interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5663"><a href="iox16c4.h.html#L5663">5663</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INT0_vect_num  <span class="i">2</span>
</pre></td></tr>


<tr><th class="line-num" id="L5664"><a href="iox16c4.h.html#L5664">5664</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INT0_vect      _VECTOR(<span class="i">2</span>)  <span class="c">/* External Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5665"><a href="iox16c4.h.html#L5665">5665</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INT1_vect_num  <span class="i">3</span>
</pre></td></tr>


<tr><th class="line-num" id="L5666"><a href="iox16c4.h.html#L5666">5666</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTC_INT1_vect      _VECTOR(<span class="i">3</span>)  <span class="c">/* External Interrupt 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5667"><a href="iox16c4.h.html#L5667">5667</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5668"><a href="iox16c4.h.html#L5668">5668</a></th><td class="line-code"><pre><span class="c">/* PORTR interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5669"><a href="iox16c4.h.html#L5669">5669</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INT0_vect_num  <span class="i">4</span>
</pre></td></tr>


<tr><th class="line-num" id="L5670"><a href="iox16c4.h.html#L5670">5670</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INT0_vect      _VECTOR(<span class="i">4</span>)  <span class="c">/* External Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5671"><a href="iox16c4.h.html#L5671">5671</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INT1_vect_num  <span class="i">5</span>
</pre></td></tr>


<tr><th class="line-num" id="L5672"><a href="iox16c4.h.html#L5672">5672</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTR_INT1_vect      _VECTOR(<span class="i">5</span>)  <span class="c">/* External Interrupt 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5673"><a href="iox16c4.h.html#L5673">5673</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5674"><a href="iox16c4.h.html#L5674">5674</a></th><td class="line-code"><pre><span class="c">/* RTC interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5675"><a href="iox16c4.h.html#L5675">5675</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVF_vect_num  <span class="i">10</span>
</pre></td></tr>


<tr><th class="line-num" id="L5676"><a href="iox16c4.h.html#L5676">5676</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_OVF_vect      _VECTOR(<span class="i">10</span>)  <span class="c">/* Overflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5677"><a href="iox16c4.h.html#L5677">5677</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMP_vect_num  <span class="i">11</span>
</pre></td></tr>


<tr><th class="line-num" id="L5678"><a href="iox16c4.h.html#L5678">5678</a></th><td class="line-code"><pre><span class="pp">#define</span> RTC_COMP_vect      _VECTOR(<span class="i">11</span>)  <span class="c">/* Compare Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5679"><a href="iox16c4.h.html#L5679">5679</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5680"><a href="iox16c4.h.html#L5680">5680</a></th><td class="line-code"><pre><span class="c">/* TWIC interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5681"><a href="iox16c4.h.html#L5681">5681</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_TWIS_vect_num  <span class="i">12</span>
</pre></td></tr>


<tr><th class="line-num" id="L5682"><a href="iox16c4.h.html#L5682">5682</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_TWIS_vect      _VECTOR(<span class="i">12</span>)  <span class="c">/* TWI Slave Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5683"><a href="iox16c4.h.html#L5683">5683</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_TWIM_vect_num  <span class="i">13</span>
</pre></td></tr>


<tr><th class="line-num" id="L5684"><a href="iox16c4.h.html#L5684">5684</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIC_TWIM_vect      _VECTOR(<span class="i">13</span>)  <span class="c">/* TWI Master Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5685"><a href="iox16c4.h.html#L5685">5685</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5686"><a href="iox16c4.h.html#L5686">5686</a></th><td class="line-code"><pre><span class="c">/* TCC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5687"><a href="iox16c4.h.html#L5687">5687</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_OVF_vect_num  <span class="i">14</span>
</pre></td></tr>


<tr><th class="line-num" id="L5688"><a href="iox16c4.h.html#L5688">5688</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_OVF_vect      _VECTOR(<span class="i">14</span>)  <span class="c">/* Overflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5689"><a href="iox16c4.h.html#L5689">5689</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5690"><a href="iox16c4.h.html#L5690">5690</a></th><td class="line-code"><pre><span class="c">/* TCC2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5691"><a href="iox16c4.h.html#L5691">5691</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LUNF_vect_num  <span class="i">14</span>
</pre></td></tr>


<tr><th class="line-num" id="L5692"><a href="iox16c4.h.html#L5692">5692</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LUNF_vect      _VECTOR(<span class="i">14</span>)  <span class="c">/* Low Byte Underflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5693"><a href="iox16c4.h.html#L5693">5693</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5694"><a href="iox16c4.h.html#L5694">5694</a></th><td class="line-code"><pre><span class="c">/* TCC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5695"><a href="iox16c4.h.html#L5695">5695</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_ERR_vect_num  <span class="i">15</span>
</pre></td></tr>


<tr><th class="line-num" id="L5696"><a href="iox16c4.h.html#L5696">5696</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_ERR_vect      _VECTOR(<span class="i">15</span>)  <span class="c">/* Error Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5697"><a href="iox16c4.h.html#L5697">5697</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5698"><a href="iox16c4.h.html#L5698">5698</a></th><td class="line-code"><pre><span class="c">/* TCC2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5699"><a href="iox16c4.h.html#L5699">5699</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HUNF_vect_num  <span class="i">15</span>
</pre></td></tr>


<tr><th class="line-num" id="L5700"><a href="iox16c4.h.html#L5700">5700</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_HUNF_vect      _VECTOR(<span class="i">15</span>)  <span class="c">/* High Byte Underflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5701"><a href="iox16c4.h.html#L5701">5701</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5702"><a href="iox16c4.h.html#L5702">5702</a></th><td class="line-code"><pre><span class="c">/* TCC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5703"><a href="iox16c4.h.html#L5703">5703</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCA_vect_num  <span class="i">16</span>
</pre></td></tr>


<tr><th class="line-num" id="L5704"><a href="iox16c4.h.html#L5704">5704</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCA_vect      _VECTOR(<span class="i">16</span>)  <span class="c">/* Compare or Capture A Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5705"><a href="iox16c4.h.html#L5705">5705</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5706"><a href="iox16c4.h.html#L5706">5706</a></th><td class="line-code"><pre><span class="c">/* TCC2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5707"><a href="iox16c4.h.html#L5707">5707</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPA_vect_num  <span class="i">16</span>
</pre></td></tr>


<tr><th class="line-num" id="L5708"><a href="iox16c4.h.html#L5708">5708</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPA_vect      _VECTOR(<span class="i">16</span>)  <span class="c">/* Low Byte Compare A Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5709"><a href="iox16c4.h.html#L5709">5709</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5710"><a href="iox16c4.h.html#L5710">5710</a></th><td class="line-code"><pre><span class="c">/* TCC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5711"><a href="iox16c4.h.html#L5711">5711</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCB_vect_num  <span class="i">17</span>
</pre></td></tr>


<tr><th class="line-num" id="L5712"><a href="iox16c4.h.html#L5712">5712</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCB_vect      _VECTOR(<span class="i">17</span>)  <span class="c">/* Compare or Capture B Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5713"><a href="iox16c4.h.html#L5713">5713</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5714"><a href="iox16c4.h.html#L5714">5714</a></th><td class="line-code"><pre><span class="c">/* TCC2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5715"><a href="iox16c4.h.html#L5715">5715</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPB_vect_num  <span class="i">17</span>
</pre></td></tr>


<tr><th class="line-num" id="L5716"><a href="iox16c4.h.html#L5716">5716</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPB_vect      _VECTOR(<span class="i">17</span>)  <span class="c">/* Low Byte Compare B Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5717"><a href="iox16c4.h.html#L5717">5717</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5718"><a href="iox16c4.h.html#L5718">5718</a></th><td class="line-code"><pre><span class="c">/* TCC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5719"><a href="iox16c4.h.html#L5719">5719</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCC_vect_num  <span class="i">18</span>
</pre></td></tr>


<tr><th class="line-num" id="L5720"><a href="iox16c4.h.html#L5720">5720</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCC_vect      _VECTOR(<span class="i">18</span>)  <span class="c">/* Compare or Capture C Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5721"><a href="iox16c4.h.html#L5721">5721</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5722"><a href="iox16c4.h.html#L5722">5722</a></th><td class="line-code"><pre><span class="c">/* TCC2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5723"><a href="iox16c4.h.html#L5723">5723</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPC_vect_num  <span class="i">18</span>
</pre></td></tr>


<tr><th class="line-num" id="L5724"><a href="iox16c4.h.html#L5724">5724</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPC_vect      _VECTOR(<span class="i">18</span>)  <span class="c">/* Low Byte Compare C Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5725"><a href="iox16c4.h.html#L5725">5725</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5726"><a href="iox16c4.h.html#L5726">5726</a></th><td class="line-code"><pre><span class="c">/* TCC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5727"><a href="iox16c4.h.html#L5727">5727</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCD_vect_num  <span class="i">19</span>
</pre></td></tr>


<tr><th class="line-num" id="L5728"><a href="iox16c4.h.html#L5728">5728</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC0_CCD_vect      _VECTOR(<span class="i">19</span>)  <span class="c">/* Compare or Capture D Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5729"><a href="iox16c4.h.html#L5729">5729</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5730"><a href="iox16c4.h.html#L5730">5730</a></th><td class="line-code"><pre><span class="c">/* TCC2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5731"><a href="iox16c4.h.html#L5731">5731</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPD_vect_num  <span class="i">19</span>
</pre></td></tr>


<tr><th class="line-num" id="L5732"><a href="iox16c4.h.html#L5732">5732</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC2_LCMPD_vect      _VECTOR(<span class="i">19</span>)  <span class="c">/* Low Byte Compare D Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5733"><a href="iox16c4.h.html#L5733">5733</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5734"><a href="iox16c4.h.html#L5734">5734</a></th><td class="line-code"><pre><span class="c">/* TCC1 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5735"><a href="iox16c4.h.html#L5735">5735</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_OVF_vect_num  <span class="i">20</span>
</pre></td></tr>


<tr><th class="line-num" id="L5736"><a href="iox16c4.h.html#L5736">5736</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_OVF_vect      _VECTOR(<span class="i">20</span>)  <span class="c">/* Overflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5737"><a href="iox16c4.h.html#L5737">5737</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_ERR_vect_num  <span class="i">21</span>
</pre></td></tr>


<tr><th class="line-num" id="L5738"><a href="iox16c4.h.html#L5738">5738</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_ERR_vect      _VECTOR(<span class="i">21</span>)  <span class="c">/* Error Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5739"><a href="iox16c4.h.html#L5739">5739</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCA_vect_num  <span class="i">22</span>
</pre></td></tr>


<tr><th class="line-num" id="L5740"><a href="iox16c4.h.html#L5740">5740</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCA_vect      _VECTOR(<span class="i">22</span>)  <span class="c">/* Compare or Capture A Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5741"><a href="iox16c4.h.html#L5741">5741</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCB_vect_num  <span class="i">23</span>
</pre></td></tr>


<tr><th class="line-num" id="L5742"><a href="iox16c4.h.html#L5742">5742</a></th><td class="line-code"><pre><span class="pp">#define</span> TCC1_CCB_vect      _VECTOR(<span class="i">23</span>)  <span class="c">/* Compare or Capture B Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5743"><a href="iox16c4.h.html#L5743">5743</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5744"><a href="iox16c4.h.html#L5744">5744</a></th><td class="line-code"><pre><span class="c">/* SPIC interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5745"><a href="iox16c4.h.html#L5745">5745</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC_INT_vect_num  <span class="i">24</span>
</pre></td></tr>


<tr><th class="line-num" id="L5746"><a href="iox16c4.h.html#L5746">5746</a></th><td class="line-code"><pre><span class="pp">#define</span> SPIC_INT_vect      _VECTOR(<span class="i">24</span>)  <span class="c">/* SPI Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5747"><a href="iox16c4.h.html#L5747">5747</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5748"><a href="iox16c4.h.html#L5748">5748</a></th><td class="line-code"><pre><span class="c">/* USARTC0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5749"><a href="iox16c4.h.html#L5749">5749</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_RXC_vect_num  <span class="i">25</span>
</pre></td></tr>


<tr><th class="line-num" id="L5750"><a href="iox16c4.h.html#L5750">5750</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_RXC_vect      _VECTOR(<span class="i">25</span>)  <span class="c">/* Reception Complete Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5751"><a href="iox16c4.h.html#L5751">5751</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_DRE_vect_num  <span class="i">26</span>
</pre></td></tr>


<tr><th class="line-num" id="L5752"><a href="iox16c4.h.html#L5752">5752</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_DRE_vect      _VECTOR(<span class="i">26</span>)  <span class="c">/* Data Register Empty Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5753"><a href="iox16c4.h.html#L5753">5753</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_TXC_vect_num  <span class="i">27</span>
</pre></td></tr>


<tr><th class="line-num" id="L5754"><a href="iox16c4.h.html#L5754">5754</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC0_TXC_vect      _VECTOR(<span class="i">27</span>)  <span class="c">/* Transmission Complete Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5755"><a href="iox16c4.h.html#L5755">5755</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5756"><a href="iox16c4.h.html#L5756">5756</a></th><td class="line-code"><pre><span class="c">/* USARTC1 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5757"><a href="iox16c4.h.html#L5757">5757</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_RXC_vect_num  <span class="i">28</span>
</pre></td></tr>


<tr><th class="line-num" id="L5758"><a href="iox16c4.h.html#L5758">5758</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_RXC_vect      _VECTOR(<span class="i">28</span>)  <span class="c">/* Reception Complete Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5759"><a href="iox16c4.h.html#L5759">5759</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_DRE_vect_num  <span class="i">29</span>
</pre></td></tr>


<tr><th class="line-num" id="L5760"><a href="iox16c4.h.html#L5760">5760</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_DRE_vect      _VECTOR(<span class="i">29</span>)  <span class="c">/* Data Register Empty Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5761"><a href="iox16c4.h.html#L5761">5761</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_TXC_vect_num  <span class="i">30</span>
</pre></td></tr>


<tr><th class="line-num" id="L5762"><a href="iox16c4.h.html#L5762">5762</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTC1_TXC_vect      _VECTOR(<span class="i">30</span>)  <span class="c">/* Transmission Complete Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5763"><a href="iox16c4.h.html#L5763">5763</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5764"><a href="iox16c4.h.html#L5764">5764</a></th><td class="line-code"><pre><span class="c">/* NVM interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5765"><a href="iox16c4.h.html#L5765">5765</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EE_vect_num  <span class="i">32</span>
</pre></td></tr>


<tr><th class="line-num" id="L5766"><a href="iox16c4.h.html#L5766">5766</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_EE_vect      _VECTOR(<span class="i">32</span>)  <span class="c">/* EE Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5767"><a href="iox16c4.h.html#L5767">5767</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPM_vect_num  <span class="i">33</span>
</pre></td></tr>


<tr><th class="line-num" id="L5768"><a href="iox16c4.h.html#L5768">5768</a></th><td class="line-code"><pre><span class="pp">#define</span> NVM_SPM_vect      _VECTOR(<span class="i">33</span>)  <span class="c">/* SPM Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5769"><a href="iox16c4.h.html#L5769">5769</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5770"><a href="iox16c4.h.html#L5770">5770</a></th><td class="line-code"><pre><span class="c">/* PORTB interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5771"><a href="iox16c4.h.html#L5771">5771</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INT0_vect_num  <span class="i">34</span>
</pre></td></tr>


<tr><th class="line-num" id="L5772"><a href="iox16c4.h.html#L5772">5772</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INT0_vect      _VECTOR(<span class="i">34</span>)  <span class="c">/* External Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5773"><a href="iox16c4.h.html#L5773">5773</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INT1_vect_num  <span class="i">35</span>
</pre></td></tr>


<tr><th class="line-num" id="L5774"><a href="iox16c4.h.html#L5774">5774</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTB_INT1_vect      _VECTOR(<span class="i">35</span>)  <span class="c">/* External Interrupt 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5775"><a href="iox16c4.h.html#L5775">5775</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5776"><a href="iox16c4.h.html#L5776">5776</a></th><td class="line-code"><pre><span class="c">/* PORTE interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5777"><a href="iox16c4.h.html#L5777">5777</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INT0_vect_num  <span class="i">43</span>
</pre></td></tr>


<tr><th class="line-num" id="L5778"><a href="iox16c4.h.html#L5778">5778</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INT0_vect      _VECTOR(<span class="i">43</span>)  <span class="c">/* External Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5779"><a href="iox16c4.h.html#L5779">5779</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INT1_vect_num  <span class="i">44</span>
</pre></td></tr>


<tr><th class="line-num" id="L5780"><a href="iox16c4.h.html#L5780">5780</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTE_INT1_vect      _VECTOR(<span class="i">44</span>)  <span class="c">/* External Interrupt 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5781"><a href="iox16c4.h.html#L5781">5781</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5782"><a href="iox16c4.h.html#L5782">5782</a></th><td class="line-code"><pre><span class="c">/* TWIE interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5783"><a href="iox16c4.h.html#L5783">5783</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_TWIS_vect_num  <span class="i">45</span>
</pre></td></tr>


<tr><th class="line-num" id="L5784"><a href="iox16c4.h.html#L5784">5784</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_TWIS_vect      _VECTOR(<span class="i">45</span>)  <span class="c">/* TWI Slave Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5785"><a href="iox16c4.h.html#L5785">5785</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_TWIM_vect_num  <span class="i">46</span>
</pre></td></tr>


<tr><th class="line-num" id="L5786"><a href="iox16c4.h.html#L5786">5786</a></th><td class="line-code"><pre><span class="pp">#define</span> TWIE_TWIM_vect      _VECTOR(<span class="i">46</span>)  <span class="c">/* TWI Master Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5787"><a href="iox16c4.h.html#L5787">5787</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5788"><a href="iox16c4.h.html#L5788">5788</a></th><td class="line-code"><pre><span class="c">/* TCE0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5789"><a href="iox16c4.h.html#L5789">5789</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_OVF_vect_num  <span class="i">47</span>
</pre></td></tr>


<tr><th class="line-num" id="L5790"><a href="iox16c4.h.html#L5790">5790</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_OVF_vect      _VECTOR(<span class="i">47</span>)  <span class="c">/* Overflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5791"><a href="iox16c4.h.html#L5791">5791</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_ERR_vect_num  <span class="i">48</span>
</pre></td></tr>


<tr><th class="line-num" id="L5792"><a href="iox16c4.h.html#L5792">5792</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_ERR_vect      _VECTOR(<span class="i">48</span>)  <span class="c">/* Error Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5793"><a href="iox16c4.h.html#L5793">5793</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCA_vect_num  <span class="i">49</span>
</pre></td></tr>


<tr><th class="line-num" id="L5794"><a href="iox16c4.h.html#L5794">5794</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCA_vect      _VECTOR(<span class="i">49</span>)  <span class="c">/* Compare or Capture A Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5795"><a href="iox16c4.h.html#L5795">5795</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCB_vect_num  <span class="i">50</span>
</pre></td></tr>


<tr><th class="line-num" id="L5796"><a href="iox16c4.h.html#L5796">5796</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCB_vect      _VECTOR(<span class="i">50</span>)  <span class="c">/* Compare or Capture B Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5797"><a href="iox16c4.h.html#L5797">5797</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCC_vect_num  <span class="i">51</span>
</pre></td></tr>


<tr><th class="line-num" id="L5798"><a href="iox16c4.h.html#L5798">5798</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCC_vect      _VECTOR(<span class="i">51</span>)  <span class="c">/* Compare or Capture C Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5799"><a href="iox16c4.h.html#L5799">5799</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCD_vect_num  <span class="i">52</span>
</pre></td></tr>


<tr><th class="line-num" id="L5800"><a href="iox16c4.h.html#L5800">5800</a></th><td class="line-code"><pre><span class="pp">#define</span> TCE0_CCD_vect      _VECTOR(<span class="i">52</span>)  <span class="c">/* Compare or Capture D Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5801"><a href="iox16c4.h.html#L5801">5801</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5802"><a href="iox16c4.h.html#L5802">5802</a></th><td class="line-code"><pre><span class="c">/* PORTD interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5803"><a href="iox16c4.h.html#L5803">5803</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INT0_vect_num  <span class="i">64</span>
</pre></td></tr>


<tr><th class="line-num" id="L5804"><a href="iox16c4.h.html#L5804">5804</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INT0_vect      _VECTOR(<span class="i">64</span>)  <span class="c">/* External Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5805"><a href="iox16c4.h.html#L5805">5805</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INT1_vect_num  <span class="i">65</span>
</pre></td></tr>


<tr><th class="line-num" id="L5806"><a href="iox16c4.h.html#L5806">5806</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTD_INT1_vect      _VECTOR(<span class="i">65</span>)  <span class="c">/* External Interrupt 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5807"><a href="iox16c4.h.html#L5807">5807</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5808"><a href="iox16c4.h.html#L5808">5808</a></th><td class="line-code"><pre><span class="c">/* PORTA interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5809"><a href="iox16c4.h.html#L5809">5809</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INT0_vect_num  <span class="i">66</span>
</pre></td></tr>


<tr><th class="line-num" id="L5810"><a href="iox16c4.h.html#L5810">5810</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INT0_vect      _VECTOR(<span class="i">66</span>)  <span class="c">/* External Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5811"><a href="iox16c4.h.html#L5811">5811</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INT1_vect_num  <span class="i">67</span>
</pre></td></tr>


<tr><th class="line-num" id="L5812"><a href="iox16c4.h.html#L5812">5812</a></th><td class="line-code"><pre><span class="pp">#define</span> PORTA_INT1_vect      _VECTOR(<span class="i">67</span>)  <span class="c">/* External Interrupt 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5813"><a href="iox16c4.h.html#L5813">5813</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5814"><a href="iox16c4.h.html#L5814">5814</a></th><td class="line-code"><pre><span class="c">/* ACA interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5815"><a href="iox16c4.h.html#L5815">5815</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC0_vect_num  <span class="i">68</span>
</pre></td></tr>


<tr><th class="line-num" id="L5816"><a href="iox16c4.h.html#L5816">5816</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC0_vect      _VECTOR(<span class="i">68</span>)  <span class="c">/* AC0 Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5817"><a href="iox16c4.h.html#L5817">5817</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC1_vect_num  <span class="i">69</span>
</pre></td></tr>


<tr><th class="line-num" id="L5818"><a href="iox16c4.h.html#L5818">5818</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_AC1_vect      _VECTOR(<span class="i">69</span>)  <span class="c">/* AC1 Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5819"><a href="iox16c4.h.html#L5819">5819</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_ACW_vect_num  <span class="i">70</span>
</pre></td></tr>


<tr><th class="line-num" id="L5820"><a href="iox16c4.h.html#L5820">5820</a></th><td class="line-code"><pre><span class="pp">#define</span> ACA_ACW_vect      _VECTOR(<span class="i">70</span>)  <span class="c">/* ACW Window Mode Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5821"><a href="iox16c4.h.html#L5821">5821</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5822"><a href="iox16c4.h.html#L5822">5822</a></th><td class="line-code"><pre><span class="c">/* ADCA interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5823"><a href="iox16c4.h.html#L5823">5823</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_vect_num  <span class="i">71</span>
</pre></td></tr>


<tr><th class="line-num" id="L5824"><a href="iox16c4.h.html#L5824">5824</a></th><td class="line-code"><pre><span class="pp">#define</span> ADCA_CH0_vect      _VECTOR(<span class="i">71</span>)  <span class="c">/* Interrupt 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5825"><a href="iox16c4.h.html#L5825">5825</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5826"><a href="iox16c4.h.html#L5826">5826</a></th><td class="line-code"><pre><span class="c">/* TCD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5827"><a href="iox16c4.h.html#L5827">5827</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_OVF_vect_num  <span class="i">77</span>
</pre></td></tr>


<tr><th class="line-num" id="L5828"><a href="iox16c4.h.html#L5828">5828</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_OVF_vect      _VECTOR(<span class="i">77</span>)  <span class="c">/* Overflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5829"><a href="iox16c4.h.html#L5829">5829</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5830"><a href="iox16c4.h.html#L5830">5830</a></th><td class="line-code"><pre><span class="c">/* TCD2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5831"><a href="iox16c4.h.html#L5831">5831</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LUNF_vect_num  <span class="i">77</span>
</pre></td></tr>


<tr><th class="line-num" id="L5832"><a href="iox16c4.h.html#L5832">5832</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LUNF_vect      _VECTOR(<span class="i">77</span>)  <span class="c">/* Low Byte Underflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5833"><a href="iox16c4.h.html#L5833">5833</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5834"><a href="iox16c4.h.html#L5834">5834</a></th><td class="line-code"><pre><span class="c">/* TCD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5835"><a href="iox16c4.h.html#L5835">5835</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_ERR_vect_num  <span class="i">78</span>
</pre></td></tr>


<tr><th class="line-num" id="L5836"><a href="iox16c4.h.html#L5836">5836</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_ERR_vect      _VECTOR(<span class="i">78</span>)  <span class="c">/* Error Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5837"><a href="iox16c4.h.html#L5837">5837</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5838"><a href="iox16c4.h.html#L5838">5838</a></th><td class="line-code"><pre><span class="c">/* TCD2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5839"><a href="iox16c4.h.html#L5839">5839</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HUNF_vect_num  <span class="i">78</span>
</pre></td></tr>


<tr><th class="line-num" id="L5840"><a href="iox16c4.h.html#L5840">5840</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_HUNF_vect      _VECTOR(<span class="i">78</span>)  <span class="c">/* High Byte Underflow Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5841"><a href="iox16c4.h.html#L5841">5841</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5842"><a href="iox16c4.h.html#L5842">5842</a></th><td class="line-code"><pre><span class="c">/* TCD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5843"><a href="iox16c4.h.html#L5843">5843</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCA_vect_num  <span class="i">79</span>
</pre></td></tr>


<tr><th class="line-num" id="L5844"><a href="iox16c4.h.html#L5844">5844</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCA_vect      _VECTOR(<span class="i">79</span>)  <span class="c">/* Compare or Capture A Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5845"><a href="iox16c4.h.html#L5845">5845</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5846"><a href="iox16c4.h.html#L5846">5846</a></th><td class="line-code"><pre><span class="c">/* TCD2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5847"><a href="iox16c4.h.html#L5847">5847</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPA_vect_num  <span class="i">79</span>
</pre></td></tr>


<tr><th class="line-num" id="L5848"><a href="iox16c4.h.html#L5848">5848</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPA_vect      _VECTOR(<span class="i">79</span>)  <span class="c">/* Low Byte Compare A Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5849"><a href="iox16c4.h.html#L5849">5849</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5850"><a href="iox16c4.h.html#L5850">5850</a></th><td class="line-code"><pre><span class="c">/* TCD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5851"><a href="iox16c4.h.html#L5851">5851</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCB_vect_num  <span class="i">80</span>
</pre></td></tr>


<tr><th class="line-num" id="L5852"><a href="iox16c4.h.html#L5852">5852</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCB_vect      _VECTOR(<span class="i">80</span>)  <span class="c">/* Compare or Capture B Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5853"><a href="iox16c4.h.html#L5853">5853</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5854"><a href="iox16c4.h.html#L5854">5854</a></th><td class="line-code"><pre><span class="c">/* TCD2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5855"><a href="iox16c4.h.html#L5855">5855</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPB_vect_num  <span class="i">80</span>
</pre></td></tr>


<tr><th class="line-num" id="L5856"><a href="iox16c4.h.html#L5856">5856</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPB_vect      _VECTOR(<span class="i">80</span>)  <span class="c">/* Low Byte Compare B Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5857"><a href="iox16c4.h.html#L5857">5857</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5858"><a href="iox16c4.h.html#L5858">5858</a></th><td class="line-code"><pre><span class="c">/* TCD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5859"><a href="iox16c4.h.html#L5859">5859</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCC_vect_num  <span class="i">81</span>
</pre></td></tr>


<tr><th class="line-num" id="L5860"><a href="iox16c4.h.html#L5860">5860</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCC_vect      _VECTOR(<span class="i">81</span>)  <span class="c">/* Compare or Capture C Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5861"><a href="iox16c4.h.html#L5861">5861</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5862"><a href="iox16c4.h.html#L5862">5862</a></th><td class="line-code"><pre><span class="c">/* TCD2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5863"><a href="iox16c4.h.html#L5863">5863</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPC_vect_num  <span class="i">81</span>
</pre></td></tr>


<tr><th class="line-num" id="L5864"><a href="iox16c4.h.html#L5864">5864</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPC_vect      _VECTOR(<span class="i">81</span>)  <span class="c">/* Low Byte Compare C Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5865"><a href="iox16c4.h.html#L5865">5865</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5866"><a href="iox16c4.h.html#L5866">5866</a></th><td class="line-code"><pre><span class="c">/* TCD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5867"><a href="iox16c4.h.html#L5867">5867</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCD_vect_num  <span class="i">82</span>
</pre></td></tr>


<tr><th class="line-num" id="L5868"><a href="iox16c4.h.html#L5868">5868</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD0_CCD_vect      _VECTOR(<span class="i">82</span>)  <span class="c">/* Compare or Capture D Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5869"><a href="iox16c4.h.html#L5869">5869</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5870"><a href="iox16c4.h.html#L5870">5870</a></th><td class="line-code"><pre><span class="c">/* TCD2 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5871"><a href="iox16c4.h.html#L5871">5871</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPD_vect_num  <span class="i">82</span>
</pre></td></tr>


<tr><th class="line-num" id="L5872"><a href="iox16c4.h.html#L5872">5872</a></th><td class="line-code"><pre><span class="pp">#define</span> TCD2_LCMPD_vect      _VECTOR(<span class="i">82</span>)  <span class="c">/* Low Byte Compare D Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5873"><a href="iox16c4.h.html#L5873">5873</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5874"><a href="iox16c4.h.html#L5874">5874</a></th><td class="line-code"><pre><span class="c">/* SPID interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5875"><a href="iox16c4.h.html#L5875">5875</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID_INT_vect_num  <span class="i">87</span>
</pre></td></tr>


<tr><th class="line-num" id="L5876"><a href="iox16c4.h.html#L5876">5876</a></th><td class="line-code"><pre><span class="pp">#define</span> SPID_INT_vect      _VECTOR(<span class="i">87</span>)  <span class="c">/* SPI Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5877"><a href="iox16c4.h.html#L5877">5877</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5878"><a href="iox16c4.h.html#L5878">5878</a></th><td class="line-code"><pre><span class="c">/* USARTD0 interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5879"><a href="iox16c4.h.html#L5879">5879</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_RXC_vect_num  <span class="i">88</span>
</pre></td></tr>


<tr><th class="line-num" id="L5880"><a href="iox16c4.h.html#L5880">5880</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_RXC_vect      _VECTOR(<span class="i">88</span>)  <span class="c">/* Reception Complete Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5881"><a href="iox16c4.h.html#L5881">5881</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_DRE_vect_num  <span class="i">89</span>
</pre></td></tr>


<tr><th class="line-num" id="L5882"><a href="iox16c4.h.html#L5882">5882</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_DRE_vect      _VECTOR(<span class="i">89</span>)  <span class="c">/* Data Register Empty Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5883"><a href="iox16c4.h.html#L5883">5883</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_TXC_vect_num  <span class="i">90</span>
</pre></td></tr>


<tr><th class="line-num" id="L5884"><a href="iox16c4.h.html#L5884">5884</a></th><td class="line-code"><pre><span class="pp">#define</span> USARTD0_TXC_vect      _VECTOR(<span class="i">90</span>)  <span class="c">/* Transmission Complete Interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5885"><a href="iox16c4.h.html#L5885">5885</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5886"><a href="iox16c4.h.html#L5886">5886</a></th><td class="line-code"><pre><span class="c">/* USB interrupt vectors */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5887"><a href="iox16c4.h.html#L5887">5887</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSEVENT_vect_num  <span class="i">125</span>
</pre></td></tr>


<tr><th class="line-num" id="L5888"><a href="iox16c4.h.html#L5888">5888</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_BUSEVENT_vect      _VECTOR(<span class="i">125</span>)  <span class="c">/* SOF, suspend, resume, reset bus event interrupts, crc, underflow, overflow and stall error interrupts */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5889"><a href="iox16c4.h.html#L5889">5889</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_TRNCOMPL_vect_num  <span class="i">126</span>
</pre></td></tr>


<tr><th class="line-num" id="L5890"><a href="iox16c4.h.html#L5890">5890</a></th><td class="line-code"><pre><span class="pp">#define</span> USB_TRNCOMPL_vect      _VECTOR(<span class="i">126</span>)  <span class="c">/* Transaction complete interrupt */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5891"><a href="iox16c4.h.html#L5891">5891</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5892"><a href="iox16c4.h.html#L5892">5892</a></th><td class="line-code"><pre><span class="pp">#define</span> _VECTOR_SIZE <span class="i">4</span> <span class="c">/* Size of individual vector. */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5893"><a href="iox16c4.h.html#L5893">5893</a></th><td class="line-code"><pre><span class="pp">#define</span> _VECTORS_SIZE (<span class="i">127</span> * _VECTOR_SIZE)
</pre></td></tr>


<tr><th class="line-num" id="L5894"><a href="iox16c4.h.html#L5894">5894</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5895"><a href="iox16c4.h.html#L5895">5895</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5896"><a href="iox16c4.h.html#L5896">5896</a></th><td class="line-code"><pre><span class="c">/* ========== Constants ========== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5897"><a href="iox16c4.h.html#L5897">5897</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5898"><a href="iox16c4.h.html#L5898">5898</a></th><td class="line-code"><pre><span class="pp">#define</span> PROGMEM_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5899"><a href="iox16c4.h.html#L5899">5899</a></th><td class="line-code"><pre><span class="pp">#define</span> PROGMEM_SIZE      (<span class="i">20480</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5900"><a href="iox16c4.h.html#L5900">5900</a></th><td class="line-code"><pre><span class="pp">#define</span> PROGMEM_END       (PROGMEM_START + PROGMEM_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5901"><a href="iox16c4.h.html#L5901">5901</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5902"><a href="iox16c4.h.html#L5902">5902</a></th><td class="line-code"><pre><span class="pp">#define</span> APP_SECTION_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5903"><a href="iox16c4.h.html#L5903">5903</a></th><td class="line-code"><pre><span class="pp">#define</span> APP_SECTION_SIZE      (<span class="i">16384</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5904"><a href="iox16c4.h.html#L5904">5904</a></th><td class="line-code"><pre><span class="pp">#define</span> APP_SECTION_PAGE_SIZE (<span class="i">256</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5905"><a href="iox16c4.h.html#L5905">5905</a></th><td class="line-code"><pre><span class="pp">#define</span> APP_SECTION_END       (APP_SECTION_START + APP_SECTION_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5906"><a href="iox16c4.h.html#L5906">5906</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5907"><a href="iox16c4.h.html#L5907">5907</a></th><td class="line-code"><pre><span class="pp">#define</span> APPTABLE_SECTION_START     (<span class="hx">0x3000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5908"><a href="iox16c4.h.html#L5908">5908</a></th><td class="line-code"><pre><span class="pp">#define</span> APPTABLE_SECTION_SIZE      (<span class="i">4096</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5909"><a href="iox16c4.h.html#L5909">5909</a></th><td class="line-code"><pre><span class="pp">#define</span> APPTABLE_SECTION_PAGE_SIZE (<span class="i">256</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5910"><a href="iox16c4.h.html#L5910">5910</a></th><td class="line-code"><pre><span class="pp">#define</span> APPTABLE_SECTION_END       (APPTABLE_SECTION_START + APPTABLE_SECTION_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5911"><a href="iox16c4.h.html#L5911">5911</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5912"><a href="iox16c4.h.html#L5912">5912</a></th><td class="line-code"><pre><span class="pp">#define</span> BOOT_SECTION_START     (<span class="hx">0x4000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5913"><a href="iox16c4.h.html#L5913">5913</a></th><td class="line-code"><pre><span class="pp">#define</span> BOOT_SECTION_SIZE      (<span class="i">4096</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5914"><a href="iox16c4.h.html#L5914">5914</a></th><td class="line-code"><pre><span class="pp">#define</span> BOOT_SECTION_PAGE_SIZE (<span class="i">256</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5915"><a href="iox16c4.h.html#L5915">5915</a></th><td class="line-code"><pre><span class="pp">#define</span> BOOT_SECTION_END       (BOOT_SECTION_START + BOOT_SECTION_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5916"><a href="iox16c4.h.html#L5916">5916</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5917"><a href="iox16c4.h.html#L5917">5917</a></th><td class="line-code"><pre><span class="pp">#define</span> DATAMEM_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5918"><a href="iox16c4.h.html#L5918">5918</a></th><td class="line-code"><pre><span class="pp">#define</span> DATAMEM_SIZE      (<span class="i">10240</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5919"><a href="iox16c4.h.html#L5919">5919</a></th><td class="line-code"><pre><span class="pp">#define</span> DATAMEM_END       (DATAMEM_START + DATAMEM_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5920"><a href="iox16c4.h.html#L5920">5920</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5921"><a href="iox16c4.h.html#L5921">5921</a></th><td class="line-code"><pre><span class="pp">#define</span> IO_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5922"><a href="iox16c4.h.html#L5922">5922</a></th><td class="line-code"><pre><span class="pp">#define</span> IO_SIZE      (<span class="i">4096</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5923"><a href="iox16c4.h.html#L5923">5923</a></th><td class="line-code"><pre><span class="pp">#define</span> IO_PAGE_SIZE (<span class="i">0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5924"><a href="iox16c4.h.html#L5924">5924</a></th><td class="line-code"><pre><span class="pp">#define</span> IO_END       (IO_START + IO_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5925"><a href="iox16c4.h.html#L5925">5925</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5926"><a href="iox16c4.h.html#L5926">5926</a></th><td class="line-code"><pre><span class="pp">#define</span> MAPPED_EEPROM_START     (<span class="hx">0x1000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5927"><a href="iox16c4.h.html#L5927">5927</a></th><td class="line-code"><pre><span class="pp">#define</span> MAPPED_EEPROM_SIZE      (<span class="i">1024</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5928"><a href="iox16c4.h.html#L5928">5928</a></th><td class="line-code"><pre><span class="pp">#define</span> MAPPED_EEPROM_PAGE_SIZE (<span class="i">0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5929"><a href="iox16c4.h.html#L5929">5929</a></th><td class="line-code"><pre><span class="pp">#define</span> MAPPED_EEPROM_END       (MAPPED_EEPROM_START + MAPPED_EEPROM_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5930"><a href="iox16c4.h.html#L5930">5930</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5931"><a href="iox16c4.h.html#L5931">5931</a></th><td class="line-code"><pre><span class="pp">#define</span> INTERNAL_SRAM_START     (<span class="hx">0x2000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5932"><a href="iox16c4.h.html#L5932">5932</a></th><td class="line-code"><pre><span class="pp">#define</span> INTERNAL_SRAM_SIZE      (<span class="i">2048</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5933"><a href="iox16c4.h.html#L5933">5933</a></th><td class="line-code"><pre><span class="pp">#define</span> INTERNAL_SRAM_PAGE_SIZE (<span class="i">0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5934"><a href="iox16c4.h.html#L5934">5934</a></th><td class="line-code"><pre><span class="pp">#define</span> INTERNAL_SRAM_END       (INTERNAL_SRAM_START + INTERNAL_SRAM_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5935"><a href="iox16c4.h.html#L5935">5935</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5936"><a href="iox16c4.h.html#L5936">5936</a></th><td class="line-code"><pre><span class="pp">#define</span> EEPROM_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5937"><a href="iox16c4.h.html#L5937">5937</a></th><td class="line-code"><pre><span class="pp">#define</span> EEPROM_SIZE      (<span class="i">1024</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5938"><a href="iox16c4.h.html#L5938">5938</a></th><td class="line-code"><pre><span class="pp">#define</span> EEPROM_PAGE_SIZE (<span class="i">32</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5939"><a href="iox16c4.h.html#L5939">5939</a></th><td class="line-code"><pre><span class="pp">#define</span> EEPROM_END       (EEPROM_START + EEPROM_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5940"><a href="iox16c4.h.html#L5940">5940</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5941"><a href="iox16c4.h.html#L5941">5941</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURES_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5942"><a href="iox16c4.h.html#L5942">5942</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURES_SIZE      (<span class="i">3</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5943"><a href="iox16c4.h.html#L5943">5943</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURES_PAGE_SIZE (<span class="i">0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5944"><a href="iox16c4.h.html#L5944">5944</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURES_END       (SIGNATURES_START + SIGNATURES_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5945"><a href="iox16c4.h.html#L5945">5945</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5946"><a href="iox16c4.h.html#L5946">5946</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSES_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5947"><a href="iox16c4.h.html#L5947">5947</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSES_SIZE      (<span class="i">6</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5948"><a href="iox16c4.h.html#L5948">5948</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSES_PAGE_SIZE (<span class="i">0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5949"><a href="iox16c4.h.html#L5949">5949</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSES_END       (FUSES_START + FUSES_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5950"><a href="iox16c4.h.html#L5950">5950</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5951"><a href="iox16c4.h.html#L5951">5951</a></th><td class="line-code"><pre><span class="pp">#define</span> LOCKBITS_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5952"><a href="iox16c4.h.html#L5952">5952</a></th><td class="line-code"><pre><span class="pp">#define</span> LOCKBITS_SIZE      (<span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5953"><a href="iox16c4.h.html#L5953">5953</a></th><td class="line-code"><pre><span class="pp">#define</span> LOCKBITS_PAGE_SIZE (<span class="i">0</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5954"><a href="iox16c4.h.html#L5954">5954</a></th><td class="line-code"><pre><span class="pp">#define</span> LOCKBITS_END       (LOCKBITS_START + LOCKBITS_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5955"><a href="iox16c4.h.html#L5955">5955</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5956"><a href="iox16c4.h.html#L5956">5956</a></th><td class="line-code"><pre><span class="pp">#define</span> USER_SIGNATURES_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5957"><a href="iox16c4.h.html#L5957">5957</a></th><td class="line-code"><pre><span class="pp">#define</span> USER_SIGNATURES_SIZE      (<span class="i">256</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5958"><a href="iox16c4.h.html#L5958">5958</a></th><td class="line-code"><pre><span class="pp">#define</span> USER_SIGNATURES_PAGE_SIZE (<span class="i">256</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5959"><a href="iox16c4.h.html#L5959">5959</a></th><td class="line-code"><pre><span class="pp">#define</span> USER_SIGNATURES_END       (USER_SIGNATURES_START + USER_SIGNATURES_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5960"><a href="iox16c4.h.html#L5960">5960</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5961"><a href="iox16c4.h.html#L5961">5961</a></th><td class="line-code"><pre><span class="pp">#define</span> PROD_SIGNATURES_START     (<span class="hx">0x0000</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5962"><a href="iox16c4.h.html#L5962">5962</a></th><td class="line-code"><pre><span class="pp">#define</span> PROD_SIGNATURES_SIZE      (<span class="i">64</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5963"><a href="iox16c4.h.html#L5963">5963</a></th><td class="line-code"><pre><span class="pp">#define</span> PROD_SIGNATURES_PAGE_SIZE (<span class="i">256</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5964"><a href="iox16c4.h.html#L5964">5964</a></th><td class="line-code"><pre><span class="pp">#define</span> PROD_SIGNATURES_END       (PROD_SIGNATURES_START + PROD_SIGNATURES_SIZE - <span class="i">1</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5965"><a href="iox16c4.h.html#L5965">5965</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5966"><a href="iox16c4.h.html#L5966">5966</a></th><td class="line-code"><pre><span class="pp">#define</span> FLASHSTART   PROGMEM_START
</pre></td></tr>


<tr><th class="line-num" id="L5967"><a href="iox16c4.h.html#L5967">5967</a></th><td class="line-code"><pre><span class="pp">#define</span> FLASHEND     PROGMEM_END
</pre></td></tr>


<tr><th class="line-num" id="L5968"><a href="iox16c4.h.html#L5968">5968</a></th><td class="line-code"><pre><span class="pp">#define</span> SPM_PAGESIZE <span class="i">256</span>
</pre></td></tr>


<tr><th class="line-num" id="L5969"><a href="iox16c4.h.html#L5969">5969</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMSTART     INTERNAL_SRAM_START
</pre></td></tr>


<tr><th class="line-num" id="L5970"><a href="iox16c4.h.html#L5970">5970</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMSIZE      INTERNAL_SRAM_SIZE
</pre></td></tr>


<tr><th class="line-num" id="L5971"><a href="iox16c4.h.html#L5971">5971</a></th><td class="line-code"><pre><span class="pp">#define</span> RAMEND       INTERNAL_SRAM_END
</pre></td></tr>


<tr><th class="line-num" id="L5972"><a href="iox16c4.h.html#L5972">5972</a></th><td class="line-code"><pre><span class="pp">#define</span> E2END        EEPROM_END
</pre></td></tr>


<tr><th class="line-num" id="L5973"><a href="iox16c4.h.html#L5973">5973</a></th><td class="line-code"><pre><span class="pp">#define</span> E2PAGESIZE   EEPROM_PAGE_SIZE
</pre></td></tr>


<tr><th class="line-num" id="L5974"><a href="iox16c4.h.html#L5974">5974</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5975"><a href="iox16c4.h.html#L5975">5975</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5976"><a href="iox16c4.h.html#L5976">5976</a></th><td class="line-code"><pre><span class="c">/* ========== Fuses ========== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5977"><a href="iox16c4.h.html#L5977">5977</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_MEMORY_SIZE <span class="i">6</span>
</pre></td></tr>


<tr><th class="line-num" id="L5978"><a href="iox16c4.h.html#L5978">5978</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5979"><a href="iox16c4.h.html#L5979">5979</a></th><td class="line-code"><pre><span class="c">/* Fuse Byte 0 Reserved */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5980"><a href="iox16c4.h.html#L5980">5980</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5981"><a href="iox16c4.h.html#L5981">5981</a></th><td class="line-code"><pre><span class="c">/* Fuse Byte 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5982"><a href="iox16c4.h.html#L5982">5982</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDP0  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">0</span>)  <span class="c">/* Watchdog Timeout Period Bit 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5983"><a href="iox16c4.h.html#L5983">5983</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDP1  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">1</span>)  <span class="c">/* Watchdog Timeout Period Bit 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5984"><a href="iox16c4.h.html#L5984">5984</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDP2  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">2</span>)  <span class="c">/* Watchdog Timeout Period Bit 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5985"><a href="iox16c4.h.html#L5985">5985</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDP3  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">3</span>)  <span class="c">/* Watchdog Timeout Period Bit 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5986"><a href="iox16c4.h.html#L5986">5986</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDWP0  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">4</span>)  <span class="c">/* Watchdog Window Timeout Period Bit 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5987"><a href="iox16c4.h.html#L5987">5987</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDWP1  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">5</span>)  <span class="c">/* Watchdog Window Timeout Period Bit 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5988"><a href="iox16c4.h.html#L5988">5988</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDWP2  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">6</span>)  <span class="c">/* Watchdog Window Timeout Period Bit 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5989"><a href="iox16c4.h.html#L5989">5989</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDWP3  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">7</span>)  <span class="c">/* Watchdog Window Timeout Period Bit 3 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5990"><a href="iox16c4.h.html#L5990">5990</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE1_DEFAULT  (<span class="hx">0xFF</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5991"><a href="iox16c4.h.html#L5991">5991</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5992"><a href="iox16c4.h.html#L5992">5992</a></th><td class="line-code"><pre><span class="c">/* Fuse Byte 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5993"><a href="iox16c4.h.html#L5993">5993</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODPD0  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">0</span>)  <span class="c">/* BOD Operation in Power-Down Mode Bit 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5994"><a href="iox16c4.h.html#L5994">5994</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODPD1  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">1</span>)  <span class="c">/* BOD Operation in Power-Down Mode Bit 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5995"><a href="iox16c4.h.html#L5995">5995</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_TOSCSEL  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">5</span>)  <span class="c">/* Timer Oscillator pin location */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5996"><a href="iox16c4.h.html#L5996">5996</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BOOTRST  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">6</span>)  <span class="c">/* Boot Loader Section Reset Vector */</span>
</pre></td></tr>


<tr><th class="line-num" id="L5997"><a href="iox16c4.h.html#L5997">5997</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE2_DEFAULT  (<span class="hx">0xFF</span>)
</pre></td></tr>


<tr><th class="line-num" id="L5998"><a href="iox16c4.h.html#L5998">5998</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L5999"><a href="iox16c4.h.html#L5999">5999</a></th><td class="line-code"><pre><span class="c">/* Fuse Byte 3 Reserved */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6000"><a href="iox16c4.h.html#L6000">6000</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L6001"><a href="iox16c4.h.html#L6001">6001</a></th><td class="line-code"><pre><span class="c">/* Fuse Byte 4 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6002"><a href="iox16c4.h.html#L6002">6002</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_WDLOCK  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">1</span>)  <span class="c">/* Watchdog Timer Lock */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6003"><a href="iox16c4.h.html#L6003">6003</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_SUT0  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">2</span>)  <span class="c">/* Start-up Time Bit 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6004"><a href="iox16c4.h.html#L6004">6004</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_SUT1  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">3</span>)  <span class="c">/* Start-up Time Bit 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6005"><a href="iox16c4.h.html#L6005">6005</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_RSTDISBL  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">4</span>)  <span class="c">/* External Reset Disable */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6006"><a href="iox16c4.h.html#L6006">6006</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE4_DEFAULT  (<span class="hx">0xFF</span>)
</pre></td></tr>


<tr><th class="line-num" id="L6007"><a href="iox16c4.h.html#L6007">6007</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L6008"><a href="iox16c4.h.html#L6008">6008</a></th><td class="line-code"><pre><span class="c">/* Fuse Byte 5 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6009"><a href="iox16c4.h.html#L6009">6009</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODLVL0  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">0</span>)  <span class="c">/* Brownout Detection Voltage Level Bit 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6010"><a href="iox16c4.h.html#L6010">6010</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODLVL1  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">1</span>)  <span class="c">/* Brownout Detection Voltage Level Bit 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6011"><a href="iox16c4.h.html#L6011">6011</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODLVL2  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">2</span>)  <span class="c">/* Brownout Detection Voltage Level Bit 2 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6012"><a href="iox16c4.h.html#L6012">6012</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_EESAVE  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">3</span>)  <span class="c">/* Preserve EEPROM Through Chip Erase */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6013"><a href="iox16c4.h.html#L6013">6013</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODACT0  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">4</span>)  <span class="c">/* BOD Operation in Active Mode Bit 0 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6014"><a href="iox16c4.h.html#L6014">6014</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE_BODACT1  (<span class="pt">unsigned</span> <span class="pt">char</span>)~_BV(<span class="i">5</span>)  <span class="c">/* BOD Operation in Active Mode Bit 1 */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6015"><a href="iox16c4.h.html#L6015">6015</a></th><td class="line-code"><pre><span class="pp">#define</span> FUSE5_DEFAULT  (<span class="hx">0xFF</span>)
</pre></td></tr>


<tr><th class="line-num" id="L6016"><a href="iox16c4.h.html#L6016">6016</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L6017"><a href="iox16c4.h.html#L6017">6017</a></th><td class="line-code"><pre><span class="c">/* ========== Lock Bits ========== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6018"><a href="iox16c4.h.html#L6018">6018</a></th><td class="line-code"><pre><span class="pp">#define</span> __LOCK_BITS_EXIST
</pre></td></tr>


<tr><th class="line-num" id="L6019"><a href="iox16c4.h.html#L6019">6019</a></th><td class="line-code"><pre><span class="pp">#define</span> __BOOT_LOCK_APPLICATION_TABLE_BITS_EXIST
</pre></td></tr>


<tr><th class="line-num" id="L6020"><a href="iox16c4.h.html#L6020">6020</a></th><td class="line-code"><pre><span class="pp">#define</span> __BOOT_LOCK_APPLICATION_BITS_EXIST
</pre></td></tr>


<tr><th class="line-num" id="L6021"><a href="iox16c4.h.html#L6021">6021</a></th><td class="line-code"><pre><span class="pp">#define</span> __BOOT_LOCK_BOOT_BITS_EXIST
</pre></td></tr>


<tr><th class="line-num" id="L6022"><a href="iox16c4.h.html#L6022">6022</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L6023"><a href="iox16c4.h.html#L6023">6023</a></th><td class="line-code"><pre><span class="c">/* ========== Signature ========== */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6024"><a href="iox16c4.h.html#L6024">6024</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURE_0 <span class="hx">0x1E</span>
</pre></td></tr>


<tr><th class="line-num" id="L6025"><a href="iox16c4.h.html#L6025">6025</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURE_1 <span class="hx">0x94</span>
</pre></td></tr>


<tr><th class="line-num" id="L6026"><a href="iox16c4.h.html#L6026">6026</a></th><td class="line-code"><pre><span class="pp">#define</span> SIGNATURE_2 <span class="hx">0x43</span>
</pre></td></tr>


<tr><th class="line-num" id="L6027"><a href="iox16c4.h.html#L6027">6027</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L6028"><a href="iox16c4.h.html#L6028">6028</a></th><td class="line-code"><pre>
</pre></td></tr>


<tr><th class="line-num" id="L6029"><a href="iox16c4.h.html#L6029">6029</a></th><td class="line-code"><pre><span class="pp">#endif</span> <span class="c">/* #ifdef _AVR_ATXMEGA16C4_H_INCLUDED */</span>
</pre></td></tr>


<tr><th class="line-num" id="L6030"><a href="iox16c4.h.html#L6030">6030</a></th><td class="line-code"><pre>
</pre></td></tr>


</tbody>
</table>
</div>




        
				<div style="clear:both;"></div>
    </div>
</div>

<div id="ajax-indicator" style="display:none;"><span>Loading...</span></div>
	
<div id="footer">
  <div class="bgl"><div class="bgr">
    Powered by <a href="http://www.redmine.org/">Redmine</a> &copy; 2006-2011 Jean-Philippe Lang
  </div></div>
</div>
</div>
</div>
<script type="text/javascript">

  var _gaq = _gaq || [];
  _gaq.push(['_setAccount', 'UA-25732509-1']);
  _gaq.push(['_trackPageview']);

  (function() {
    var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
    ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
    var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
  })();

</script> <div id="footer">
  <div class="bgl"><div class="bgr">
    <a href="../../../../../../../../../../../../../../../terms_of_services/holoseat.html">Terms Of Service</a>
  </div></div>
</div>
<div id="footer">
</div>
</body>
</html>
