============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:10 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g212__2398/A2                                                         +0     500   
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R 
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                      +0     548   
  g1185__2802/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F 
  g1179__4319/A1                                                      +0     598   
  g1179__4319/ZN         NR3D0BWP16P90(timing)         2  2.1   82   +72     670 R 
  g1171__6417/B1                                                      +0     670   
  g1171__6417/ZN         IND2D0BWP16P90(timing)        4  3.7   90   +88     758 F 
  g1161/I                                                             +0     758   
  g1161/ZN               INVD0BWP16P90(timing)         1  1.2   33   +47     805 R 
  g1143__5107/A1                                                      +0     805   
  g1143__5107/Z          AN2D0BWP16P90(timing)         1  1.2   22   +48     853 R 
  RC_CG_HIER_INST24/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853   
    RC_CGIC_INST/CP      setup                                   0   +60     913 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1087ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST24/RC_CGIC_INST/E

