# Single-Cycle-RISC-V-CPU
* homework 3 for Computer Organization
* using verilog
