// Seed: 636153156
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri id_3
);
  wire id_5;
endmodule
module module_1 (
    inout uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5
    , id_16,
    input uwire id_6
    , id_17,
    output supply1 id_7,
    input wor id_8,
    output wor id_9,
    output supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    input tri id_13,
    output supply1 id_14
);
  wire id_18;
  assign id_0 = 1;
  module_0(
      id_7, id_2, id_0, id_2
  );
endmodule
