-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"
-frequency 200
-optimization_goal Area
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto

-fix_gated_clocks 1
-loop_limit 1950






-use_io_reg auto








-drc_cfg 35103300 20
-use_io_insertion 1

-resolve_mixed_drivers 0
-path "C:/lscc/radiant/2024.2/ispfpga/ice40tp/data" "C:/Users/arock/Documents/best/fpga/HDL" "C:/Users/arock/Documents/best/fpga"
-ver "C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "C:/lscc/radiant/2024.2/ip/pmi/pmi_iCE40UP.vhd"
-sver "C:/Users/arock/Documents/best/fpga/source/HDL/lab2_ar.sv"
"C:/Users/arock/Documents/best/fpga/source/HDL/seven_seg_ar.sv"
"C:/Users/arock/Documents/best/fpga/source/HDL/display_mux_ar.sv"
"C:/Users/arock/Documents/best/fpga/source/HDL/digit_sum_ar.sv"
"C:/Users/arock/Documents/best/fpga/source/HDL/testbench_lab2_ar.sv"


-path "C:/Users/arock/Documents/best/fpga"
-top lab2_ar
-udb "lab2_ar_HDL_rtl.udb"
-output_hdl "lab2_ar_HDL.vm"

