set ::env(PROJECT_NAME) unsigned_mult_80
set ::env(DESIGN_TOP) unsigned_mult_80
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl/unsigned_mult_80.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) micro_benchmarks
