<bibdata type="standard">
  <title type="title-main" format="text/plain">IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005): Standard for Property Specification Language (PSL)</title>
  <title type="main" format="text/plain">IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005): Standard for Property Specification Language (PSL)</title>
  <uri type="src">https://ieeexplore.ieee.org/document/4408637</uri>
  <docidentifier type="IEEE">IEC 62531:2007 (E)</docidentifier>
  <docidentifier type="ISBN">978-0-7381-5727-6</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2007.4408637</docidentifier>
  <docnumber>62531-2007</docnumber>
  <date type="updated">
    <on>2008-03-17</on>
  </date>
  <date type="created">
    <on>2007-12-09</on>
  </date>
  <date type="published">
    <on>2012-06-29</on>
  </date>
  <date type="issued">
    <on>2007</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076trade (VHDL<sup>reg</sup>), IEEE Std 1364trade (Verilog<sup>reg</sup>), IEEE P1666trade (SystemC<sup>reg</sup>), and IEEE P1800trade (SystemVerilog<sup>reg</sup>), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.</abstract>
  <abstract format="text/plain" language="en" script="Latn">(IEC 62531 Ed. 1 (2007-11) (IEEE Std 1850-2005). The IEEE Property Specification Language (PSL) is defined in this standard. PSL is a formal notation for specification of electronic system behavior, compatible with multiple electronic system design languages, including IEEE Std 1076™ (VHDL®), IEEE Std 1364™ (Verilog®), IEEE P1666™ (SystemC®), and IEEE P1800™ (SystemVerilog®), thereby enabling a common specification and verification flow for multi-language and mixed-language designs. PSL captures design intent in a form suitable for simulation, formal verification, formal analysis, and hybrid verification tools. PSL enhances communication among architects, designers, and verification engineers to increase productivity throughout the design and verification process. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.</abstract>
  <copyright>
    <from>2007</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="obsoletedBy">
    <bibitem>
      <formattedref format="text/plain">IEC 62531:2012(E) (IEEE Std 1850-2010)</formattedref>
    </bibitem>
  </relation>
  <keyword>IEC Standards</keyword>
  <keyword>IEC</keyword>
  <keyword>Syntactics</keyword>
  <keyword>IEEE Standards</keyword>
  <keyword>Specification languages</keyword>
  <keyword>Trademarks</keyword>
  <keyword>ABV</keyword>
  <keyword>assertion</keyword>
  <keyword>assertion-based verification</keyword>
  <keyword>assumption</keyword>
  <keyword>cover</keyword>
  <keyword>model checking</keyword>
  <keyword>property</keyword>
  <keyword>PSL</keyword>
  <keyword>specification</keyword>
  <keyword>temporal logic</keyword>
  <keyword>verification</keyword>
</bibdata>