Classic Timing Analyzer report for prog_cnt
Wed May 08 18:43:34 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+------------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.524 ns                                       ; data_in[7] ; cnt[7]  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.038 ns                                       ; cnt[0]     ; q[0]    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.219 ns                                       ; data_in[0] ; cnt[0]  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]     ; cnt[10] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 10     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9]  ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[3]  ; cnt[3]  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[4]  ; cnt[4]  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[1]  ; cnt[1]  ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[6]  ; cnt[6]  ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[8]  ; cnt[8]  ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[10] ; cnt[10] ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[0]  ; cnt[0]  ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[2]  ; cnt[2]  ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[5]  ; cnt[5]  ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[9]  ; cnt[9]  ; clk        ; clk      ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; cnt[7]  ; cnt[7]  ; clk        ; clk      ; None                        ; None                      ; 0.817 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-------------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To      ; To Clock ;
+-------+--------------+------------+-------------+---------+----------+
; N/A   ; None         ; 4.524 ns   ; data_in[7]  ; cnt[7]  ; clk      ;
; N/A   ; None         ; 4.283 ns   ; data_in[2]  ; cnt[2]  ; clk      ;
; N/A   ; None         ; 4.115 ns   ; data_in[5]  ; cnt[5]  ; clk      ;
; N/A   ; None         ; 3.586 ns   ; data_in[3]  ; cnt[3]  ; clk      ;
; N/A   ; None         ; 3.534 ns   ; data_in[1]  ; cnt[1]  ; clk      ;
; N/A   ; None         ; 3.341 ns   ; data_in[10] ; cnt[10] ; clk      ;
; N/A   ; None         ; 3.339 ns   ; data_in[4]  ; cnt[4]  ; clk      ;
; N/A   ; None         ; 3.326 ns   ; data_in[9]  ; cnt[9]  ; clk      ;
; N/A   ; None         ; 3.319 ns   ; data_in[6]  ; cnt[6]  ; clk      ;
; N/A   ; None         ; 3.306 ns   ; data_in[8]  ; cnt[8]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[0]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[1]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[2]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[3]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[4]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[5]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[6]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[7]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[8]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[9]  ; clk      ;
; N/A   ; None         ; 0.059 ns   ; load        ; cnt[10] ; clk      ;
; N/A   ; None         ; 0.011 ns   ; data_in[0]  ; cnt[0]  ; clk      ;
+-------+--------------+------------+-------------+---------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+---------+-------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To    ; From Clock ;
+-------+--------------+------------+---------+-------+------------+
; N/A   ; None         ; 9.038 ns   ; cnt[0]  ; q[0]  ; clk        ;
; N/A   ; None         ; 8.675 ns   ; cnt[1]  ; q[1]  ; clk        ;
; N/A   ; None         ; 8.654 ns   ; cnt[2]  ; q[2]  ; clk        ;
; N/A   ; None         ; 8.635 ns   ; cnt[10] ; q[10] ; clk        ;
; N/A   ; None         ; 7.686 ns   ; cnt[7]  ; q[7]  ; clk        ;
; N/A   ; None         ; 6.986 ns   ; cnt[4]  ; q[4]  ; clk        ;
; N/A   ; None         ; 6.673 ns   ; cnt[9]  ; q[9]  ; clk        ;
; N/A   ; None         ; 6.658 ns   ; cnt[3]  ; q[3]  ; clk        ;
; N/A   ; None         ; 6.458 ns   ; cnt[5]  ; q[5]  ; clk        ;
; N/A   ; None         ; 6.449 ns   ; cnt[6]  ; q[6]  ; clk        ;
; N/A   ; None         ; 6.417 ns   ; cnt[8]  ; q[8]  ; clk        ;
+-------+--------------+------------+---------+-------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-------------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To      ; To Clock ;
+---------------+-------------+-----------+-------------+---------+----------+
; N/A           ; None        ; 0.219 ns  ; data_in[0]  ; cnt[0]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[0]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[1]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[2]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[3]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[4]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[5]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[6]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[7]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[8]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[9]  ; clk      ;
; N/A           ; None        ; 0.171 ns  ; load        ; cnt[10] ; clk      ;
; N/A           ; None        ; -3.076 ns ; data_in[8]  ; cnt[8]  ; clk      ;
; N/A           ; None        ; -3.089 ns ; data_in[6]  ; cnt[6]  ; clk      ;
; N/A           ; None        ; -3.096 ns ; data_in[9]  ; cnt[9]  ; clk      ;
; N/A           ; None        ; -3.109 ns ; data_in[4]  ; cnt[4]  ; clk      ;
; N/A           ; None        ; -3.111 ns ; data_in[10] ; cnt[10] ; clk      ;
; N/A           ; None        ; -3.304 ns ; data_in[1]  ; cnt[1]  ; clk      ;
; N/A           ; None        ; -3.356 ns ; data_in[3]  ; cnt[3]  ; clk      ;
; N/A           ; None        ; -3.885 ns ; data_in[5]  ; cnt[5]  ; clk      ;
; N/A           ; None        ; -4.053 ns ; data_in[2]  ; cnt[2]  ; clk      ;
; N/A           ; None        ; -4.294 ns ; data_in[7]  ; cnt[7]  ; clk      ;
+---------------+-------------+-----------+-------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 08 18:43:33 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off prog_cnt -c prog_cnt --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "cnt[0]" and destination register "cnt[10]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.932 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt[0]'
            Info: 2: + IC(0.318 ns) + CELL(0.393 ns) = 0.711 ns; Loc. = LCCOMB_X24_Y32_N4; Fanout = 2; COMB Node = 'cnt[0]~12'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.782 ns; Loc. = LCCOMB_X24_Y32_N6; Fanout = 2; COMB Node = 'cnt[1]~14'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.853 ns; Loc. = LCCOMB_X24_Y32_N8; Fanout = 2; COMB Node = 'cnt[2]~16'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.924 ns; Loc. = LCCOMB_X24_Y32_N10; Fanout = 2; COMB Node = 'cnt[3]~18'
            Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.995 ns; Loc. = LCCOMB_X24_Y32_N12; Fanout = 2; COMB Node = 'cnt[4]~20'
            Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.154 ns; Loc. = LCCOMB_X24_Y32_N14; Fanout = 2; COMB Node = 'cnt[5]~22'
            Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.225 ns; Loc. = LCCOMB_X24_Y32_N16; Fanout = 2; COMB Node = 'cnt[6]~24'
            Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.296 ns; Loc. = LCCOMB_X24_Y32_N18; Fanout = 2; COMB Node = 'cnt[7]~26'
            Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.367 ns; Loc. = LCCOMB_X24_Y32_N20; Fanout = 2; COMB Node = 'cnt[8]~28'
            Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.438 ns; Loc. = LCCOMB_X24_Y32_N22; Fanout = 1; COMB Node = 'cnt[9]~30'
            Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 1.848 ns; Loc. = LCCOMB_X24_Y32_N24; Fanout = 1; COMB Node = 'cnt[10]~31'
            Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 1.932 ns; Loc. = LCFF_X24_Y32_N25; Fanout = 2; REG Node = 'cnt[10]'
            Info: Total cell delay = 1.614 ns ( 83.54 % )
            Info: Total interconnect delay = 0.318 ns ( 16.46 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N25; Fanout = 2; REG Node = 'cnt[10]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
            Info: - Longest clock path from clock "clk" to source register is 2.686 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt[0]'
                Info: Total cell delay = 1.536 ns ( 57.19 % )
                Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "cnt[7]" (data pin = "data_in[7]", clock pin = "clk") is 4.524 ns
    Info: + Longest pin to register delay is 7.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 1; PIN Node = 'data_in[7]'
        Info: 2: + IC(6.040 ns) + CELL(0.366 ns) = 7.246 ns; Loc. = LCFF_X24_Y32_N19; Fanout = 3; REG Node = 'cnt[7]'
        Info: Total cell delay = 1.206 ns ( 16.64 % )
        Info: Total interconnect delay = 6.040 ns ( 83.36 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N19; Fanout = 3; REG Node = 'cnt[7]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
Info: tco from clock "clk" to destination pin "q[0]" through register "cnt[0]" is 9.038 ns
    Info: + Longest clock path from clock "clk" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt[0]'
        Info: 2: + IC(3.304 ns) + CELL(2.798 ns) = 6.102 ns; Loc. = PIN_W12; Fanout = 0; PIN Node = 'q[0]'
        Info: Total cell delay = 2.798 ns ( 45.85 % )
        Info: Total interconnect delay = 3.304 ns ( 54.15 % )
Info: th for register "cnt[0]" (data pin = "data_in[0]", clock pin = "clk") is 0.219 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'data_in[0]'
        Info: 2: + IC(1.388 ns) + CELL(0.366 ns) = 2.733 ns; Loc. = LCFF_X24_Y32_N5; Fanout = 3; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.345 ns ( 49.21 % )
        Info: Total interconnect delay = 1.388 ns ( 50.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed May 08 18:43:34 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


