read -sv run_verilog_mid/adder_32b_16_80_44fbd410a3533d03d1d2c53b6f319b2b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_80_44fbd410a3533d03d1d2c53b6f319b2b_yosys.v
