

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>Mistral documentation 1.0 documentation</title>
  

  
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/doctools.js"></script>
    
    <script type="text/javascript" src="_static/js/theme.js"></script>

    
    <link rel="search" title="Search" href="search.html" />
    <link href="_static/style.css" rel="stylesheet" type="text/css">

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="#" class="icon icon-home"> Mistral documentation
          

          
          </a>

          
            
            
              <div class="version">
                1.0
              </div>
            
          

          

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
            
              <!-- Local TOC -->
              <div class="local-toc"><ul>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-cyclonev_fpga">The Cyclone V FPGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#the-fpgas">The FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#bitstream-stucture">Bitstream stucture</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#logic-blocks">Logic blocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#routing-network">Routing network</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#programmable-inverters">Programmable inverters</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-cyclonev_details">CycloneV internals description</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#routing-network">Routing network</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#inner-logic-blocks">Inner logic blocks</a><ul>
<li class="toctree-l3"><a class="reference internal" href="index.html#lab">LAB</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#mlab">MLAB</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#dsp">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#m10k">M10K</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="index.html#peripheral-logic-blocks">Peripheral logic blocks</a><ul>
<li class="toctree-l3"><a class="reference internal" href="index.html#gpio">GPIO</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#dqs16">DQS16</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#fpll">FPLL</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cbuf">CBUF</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cmuxcr">CMUXCR</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cmuxhg">CMUXHG</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cmuxvg">CMUXVG</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cmuxhr">CMUXHR</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cmuxvr">CMUXVR</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#cmuxp">CMUXP</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#ctrl">CTRL</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#hssi">HSSI</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#hip">HIP</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#dll">DLL</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#serpar">SERPAR</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#lvl">LVL</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#term">TERM</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#pma3">PMA3</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#hmc">HMC</a></li>
<li class="toctree-l3"><a class="reference internal" href="index.html#hps">HPS</a><ul>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-boot">HPS_BOOT</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-clocks">HPS_CLOCKS</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-clocks-resets">HPS_CLOCKS_RESETS</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-cross-trigger">HPS_CROSS_TRIGGER</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-dbg-apb">HPS_DBG_APB</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-dma">HPS_DMA</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-fpga2hps">HPS_FPGA2HPS</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-fpga2sdram">HPS_FPGA2SDRAM</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-hps2fpga">HPS_HPS2FPGA</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-hps2fpga-light-weight">HPS_HPS2FPGA_LIGHT_WEIGHT</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-interrupts">HPS_INTERRUPTS</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-jtag">HPS_JTAG</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-loan-io">HPS_LOAN_IO</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-mpu-event-standby">HPS_MPU_EVENT_STANDBY</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-mpu-general-purpose">HPS_MPU_GENERAL_PURPOSE</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-can">HPS_PERIPHERAL_CAN</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-emac">HPS_PERIPHERAL_EMAC</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-i2c">HPS_PERIPHERAL_I2C</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-nand">HPS_PERIPHERAL_NAND</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-qspi">HPS_PERIPHERAL_QSPI</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-sdmmc">HPS_PERIPHERAL_SDMMC</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-spi-master">HPS_PERIPHERAL_SPI_MASTER</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-spi-slave">HPS_PERIPHERAL_SPI_SLAVE</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-uart">HPS_PERIPHERAL_UART</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-peripheral-usb">HPS_PERIPHERAL_USB</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-stm-event">HPS_STM_EVENT</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-test">HPS_TEST</a></li>
<li class="toctree-l4"><a class="reference internal" href="index.html#hps-tpiu-trace">HPS_TPIU_TRACE</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="index.html#options">Options</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-cyclonev_library_use">CycloneV library usage</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#library-structure">Library structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#packages">Packages</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#model-information">Model information</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#pos-rnode-and-pnode">pos, rnode and pnode</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#routing-network-management">Routing network management</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#logic-block-management">Logic block management</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#inverters-management">Inverters management</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#pin-package-management">Pin/package management</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#options">Options</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#bitstream-management">Bitstream management</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#hmc-bypass">HMC bypass</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-cyclonev_driver">The mistral-cv command-line program</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#models">models</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#routes">routes</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#routes2">routes2</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#cycle">cycle</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#bels">bels</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#decomp">decomp</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#comp">comp</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#diff">diff</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="index.html#document-cyclonev_library_internals">Mistral CycloneV library internals</a><ul>
<li class="toctree-l2"><a class="reference internal" href="index.html#structure">Structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#routing-data">Routing data</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#block-muxes">Block muxes</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#logic-blocks">Logic blocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#inverters">Inverters</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#forced-1-bits">Forced-1 bits</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#packages">Packages</a></li>
<li class="toctree-l2"><a class="reference internal" href="index.html#models">Models</a></li>
</ul>
</li>
</ul>
</div>
            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="#">Mistral documentation</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="#" class="icon icon-home"></a> &raquo;</li>
        
      <li>Mistral documentation 1.0 documentation</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <section id="mistral-a-cyclone-v-fpga-bitstream-library">
<h1>Mistral - a Cyclone V FPGA bitstream library<a class="headerlink" href="#mistral-a-cyclone-v-fpga-bitstream-library" title="Permalink to this headline">¶</a></h1>
<div class="toctree-wrapper compound">
<span id="document-cyclonev_fpga"></span><section id="the-cyclone-v-fpga">
<h2>The Cyclone V FPGA<a class="headerlink" href="#the-cyclone-v-fpga" title="Permalink to this headline">¶</a></h2>
<section id="the-fpgas">
<h3>The FPGAs<a class="headerlink" href="#the-fpgas" title="Permalink to this headline">¶</a></h3>
<p>The Cyclone V is a series of FPGAs produced initially by Altera, now
Intel.  It is based on a series of seven dies with varying levels of
capability, which is then derived into more than 400 SKUs with
variations in speed, temperature range, and enabled internal hardware.</p>
<p>As pretty much every FPGA out there, the dies are organized in grids.</p>
<figure class="align-default" id="id1">
<a class="reference internal image-reference" href="_images/floorplans.svg"><img alt="_images/floorplans.svg" src="_images/floorplans.svg" width="100%" /></a>
<figcaption>
<p><span class="caption-text">Floor plan of the seven die types</span><a class="headerlink" href="#id1" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<p>The FPGA, structurally, is a set of logic blocks of different types
communicating with each other either through direct links or through a
large routing network that spans the whole grid.</p>
<p>Some of the logic blocks take visible floor space.  Specifically, the
notches on the left are the space taken by the high speed serial
interfaces (hssi and pma3).  Also, the top-right corner in the sx50f
and sx120f variants is used to fit the hps, a dual-core arm.</p>
</section>
<section id="bitstream-stucture">
<h3>Bitstream stucture<a class="headerlink" href="#bitstream-stucture" title="Permalink to this headline">¶</a></h3>
<p>The bitstream is built from three rams:</p>
<ul class="simple">
<li><p>Option ram</p></li>
<li><p>Peripheral ram</p></li>
<li><p>Configuration ram</p></li>
</ul>
<p>The option ram is composed of 32 blocks of 40 bits, of which only 12
are actually used.  It includes the global configurations for the
chip, such as the jtag user id, the programming voltage, the internal
oscillator configuration, etc.</p>
<p>The peripheral ram stores the configuration of all the blocks situated
on the borders of the chip, e.g. everything outside of labs, mlabs,
dsps and m10ks.  It is built of 13 to 16 blocks of bits that are sent
through shift registers to the tiles.</p>
<p>The configuration ram stores the configuration of the labs, mlabs,
dsps and m10ks, plus all the routing configuration.  It also includes
the programmable inverters which allows inverting essentially all the
inputs to the peripheral blocks.  It is organised as a rectangle of
bits.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 21%" />
<col style="width: 24%" />
<col style="width: 21%" />
<col style="width: 34%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Die</p></th>
<th class="head"><p>Tiles</p></th>
<th class="head"><p>Pram</p></th>
<th class="head"><p>Cram</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>e50f</p></td>
<td><p>55x46</p></td>
<td><p>51101</p></td>
<td><p>4958x3928</p></td>
</tr>
<tr class="row-odd"><td><p>gx25f</p></td>
<td><p>49x40</p></td>
<td><p>54083</p></td>
<td><p>3856x3412</p></td>
</tr>
<tr class="row-even"><td><p>gt75f</p></td>
<td><p>69x62</p></td>
<td><p>90162</p></td>
<td><p>6006x5304</p></td>
</tr>
<tr class="row-odd"><td><p>gt150f</p></td>
<td><p>90x82</p></td>
<td><p>113922</p></td>
<td><p>7605x7024</p></td>
</tr>
<tr class="row-even"><td><p>gt300f</p></td>
<td><p>122x116</p></td>
<td><p>130828</p></td>
<td><p>10038x9948</p></td>
</tr>
<tr class="row-odd"><td><p>sx50f</p></td>
<td><p>69x62</p></td>
<td><p>80505</p></td>
<td><p>6006x5304</p></td>
</tr>
<tr class="row-even"><td><p>sx120f</p></td>
<td><p>90x82</p></td>
<td><p>99574</p></td>
<td><p>7605x7024</p></td>
</tr>
</tbody>
</table>
</section>
<section id="logic-blocks">
<h3>Logic blocks<a class="headerlink" href="#logic-blocks" title="Permalink to this headline">¶</a></h3>
<p>The logic blocks are of two categories, the inner blocks and the
peripheral blocks.  To a first approximation all the inner blocks are
configured through configuration ram, and the peripheral blocks
through the peripheral ram.  It only matters where it comes to partial
reconfiguration, because only the configuration ram can be dynamically
modified.  We do not yet support it though.</p>
<p>The inner blocks are:</p>
<ul class="simple">
<li><p>lab: a logic blocks group with 20 LUTs with 5 inputs and 40 Flip-Flops.</p></li>
<li><p>mlab: a lab that can be reconfigured as 64*20 bits of ram</p></li>
<li><p>dsp: a flexible multiply-add block</p></li>
<li><p>m10k: a block of 10240 bits of dual-ported memory</p></li>
</ul>
<p>The peripheral blocks are:</p>
<ul class="simple">
<li><p>gpio: general-purpose i/o, a block that controls up to 4 package pins</p></li>
<li><p>dqs16: a block that manage differential input/output for 4 gpio blocks, e.g. up to 16 pins</p></li>
<li><p>fpll: a fractional PLL</p></li>
<li><p>cmux: the clock muxes that drive the clock part of the routing network</p></li>
<li><p>ctrl: the control block with things like jtag</p></li>
<li><p>hssi: the high speed serial interfaces</p></li>
<li><p>hip: the pcie interfaces</p></li>
<li><p>cbuf: a clock buffer for the dqs16</p></li>
<li><p>dll: a delay-locked loop for the dqs16</p></li>
<li><p>serpar: TODO</p></li>
<li><p>lvl: TODO</p></li>
<li><p>term: termination control blocks</p></li>
<li><p>pma3: manages the channels of the hssi</p></li>
<li><p>hmc: hardware memory controller, a block managing sdr/ddr ram interfaces</p></li>
<li><p>hps: a series of 37 blocks managing the interface with the integrated dual-core arm</p></li>
</ul>
<p>All of these blocks are configured similarly, through the setup of
block muxes.  They can be of 4 types:
* Boolean
* Symbolic, where the choice is between alphanumeric states
* Numeric, where the choice is between a fixed set of numeric value
* Ram, where a series of bits can be set to any value</p>
<p>Configuring that part of the FPGA consists of configuring the muxes
associated to each block.</p>
</section>
<section id="routing-network">
<h3>Routing network<a class="headerlink" href="#routing-network" title="Permalink to this headline">¶</a></h3>
<p>A massive routing network is present all over the FPGA.  It has two
almost-disjoint parts.  The data network has a series of inputs,
connected to the outputs of all the blocks, and a series of outputs
that go to data inputs of the blocks.  The clock network consists of
16 global clocks signals that cover the whole FPGA, up to 88 regional
clocks that cover an half of the FPGA, and when an hssi is present a
series of horizontal peripheral clocks that are driven by the serial
communications.  Global and regional clock signals are driven by
dedicated cmux blocks (not the fpll in particular, but they do have
dedicated connections to the cmuxes).</p>
<p>These two networks join on data/clock muxes, which allow peripheral
blocks to select for their clock-like inputs which network the signal
should come from.</p>
</section>
<section id="programmable-inverters">
<h3>Programmable inverters<a class="headerlink" href="#programmable-inverters" title="Permalink to this headline">¶</a></h3>
<p>Essentially every output of the routing network that enters a
peripheral block can optionally be inverted by activating the
associated configuration bit.</p>
</section>
</section>
<span id="document-cyclonev_details"></span><section id="cyclonev-internals-description">
<h2>CycloneV internals description<a class="headerlink" href="#cyclonev-internals-description" title="Permalink to this headline">¶</a></h2>
<section id="routing-network">
<h3>Routing network<a class="headerlink" href="#routing-network" title="Permalink to this headline">¶</a></h3>
<p>The routing network follows a single-driver structure: a number of
inputs are grouped together in one place, one is selected through the
configuration, then it is amplified and used to drive a metal line.
There is also usually one bit configuration to disable the driver,
which can be all-off (probably leaving the line floating) or a
specific combination to select vcc.  The drivers correspond to a 2d
pattern in the configuration ram.  There are 70 different patterns,
configured by 1 to 18 bits and mixing 1 to 44 inputs.</p>
<p>The network itself can be split in two parts: the data network and the
clock network.</p>
<p>The data network is a grid of connections.  Horizontal lines (H14, H6
and H3, numbered by the number of tiles they span) and vertical lines
(V12, V4 and V2) helped by wire muxes (WM) connect to each over to
ensure routing over the whole surface.  Then at the tile level
tile-data dispatch (TD) nodes allow to select between the available
signals.</p>
<p>Generic output (GOUT) nodes then select between TD nodes to connect to
logic blocks inputs.  Logic block outputs go to Generic Input (GIN)
nodes which feed in the connections.  In addition a dedicated network,
the Loopback dispatch (LD) connects some of the outputs from the
labs/mlabs to their inputs for fast local data routing.</p>
<p>The clock network is more of a top-down structure.  The top structures
are Global clocks (GCLK), Regional clocks (RCLK) and Peripheral clocks
(PCLK).  They’re all driven by specialized logic blocks we call Clock
Muxes (cmux).  There are two horizontal cmux in the middle of the top
and bottom borders, each driving 4 GCLK and 20 RCLK, two vertical in
the middle of the left and right borders each driving 4 GCLK and 12
RCLK, and 3 to 4 in the corners driving 6 RCLK each.  The dies
including an HPS (sx50f and sx120f) are missing the top-right cmux
plus some of the middle-of-border-driven RCLK.  That gives a total of
16 GCLK and 66 to 88 RCLK.  In addition PCLK start from HSSI blocks to
distribute serial clocks to the network.</p>
<p>The GCLK span the whole grid.  A RCLK spans half the grid.  A PCLK
spans a number of tiles horizontally to its right.</p>
<p>The second level is Sector clocks, SCLK, which spans small rectangular
zones of tiles and connect from GCLK, RCLK and PCLK.  The on the third
level, connecting from SCLK, is Horizontal clocks (HCLK) spanning
10-15 horizontal tiles and Border clocks (BCLK) rooted regularly on
the top and bottom borders.  Finally Tile clocks (TCLK) connect from
HCLK and BCLK and distribute the clocks within a tile.</p>
<p>In addition the PMUX nodes at the entrance of plls select between
SCLKs, and the GCLKFB and RCLKFB bring back feedback signals from the
cmux to the pll.</p>
<p>Inner blocks directly connect to TCLK and have internal muxes to
select between clock and data inputs for their control.  Peripheral
blocks tend to use a secondary structure composed from a TDMUX that
selects one TD between multiple ones followed by a DCMUX that selects
between the TDMUX and a TCLK so that their clock-like inputs can be
driven from either a clock or a data signal.</p>
<p>Most GOUT and DCMUX connected to inputs to peripheral blocks are also
provided with an optional inverter.</p>
</section>
<section id="inner-logic-blocks">
<h3>Inner logic blocks<a class="headerlink" href="#inner-logic-blocks" title="Permalink to this headline">¶</a></h3>
<section id="lab">
<h4>LAB<a class="headerlink" href="#lab" title="Permalink to this headline">¶</a></h4>
<p>The LABs are the main combinatorial and register blocks of the FPGA.
A LAB tile includes 10 sub-blocks called cells with 64 bits of LUT
splitted in 6 parts, four Flip-Flops, two 1-bit adders and a lot of
routing logic.  In addition a common control subblock selects and
dispatches clock, enable, clear, etc signals.</p>
<p>Carry and share chain in the order lab (x, y+1) cell 9 -&gt; cells 0-9 -&gt;
lab (x, u-1) cell 0.  The BTO, TTO and BYPASS muxes control the
connections in between 5-cell blocks.</p>
<figure class="align-default" id="id1">
<a class="reference internal image-reference" href="_images/lab-common.svg"><img alt="_images/lab-common.svg" src="_images/lab-common.svg" width="50%" /></a>
<figcaption>
<p><span class="caption-text">The part of the LAB shared by all ten cells that generates the
common signals.</span><a class="headerlink" href="#id1" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<figure class="align-default" id="id2">
<a class="reference internal image-reference" href="_images/lab-cell.svg"><img alt="_images/lab-cell.svg" src="_images/lab-cell.svg" width="100%" /></a>
<figcaption>
<p><span class="caption-text">One of the 10 cells of the LAB.</span><a class="headerlink" href="#id2" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<figure class="align-default" id="id3">
<a class="reference internal image-reference" href="_images/lab-modes.svg"><img alt="_images/lab-modes.svg" src="_images/lab-modes.svg" width="100%" /></a>
<figcaption>
<p><span class="caption-text">The 16 possible interconnection modes.</span><a class="headerlink" href="#id3" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 5%" />
<col style="width: 3%" />
<col style="width: 7%" />
<col style="width: 5%" />
<col style="width: 70%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ARITH_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>adder</p></li>
<li><p>lut</p></li>
</ul>
</td>
<td><p>lut</p></td>
<td><p>Select whether the data input of the FF is the LUTs or the adder</p></td>
</tr>
<tr class="row-odd"><td><p>BCLK_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>clk0</p></li>
<li><p>clk1</p></li>
<li><p>clk2</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>Select the clock input to the two bottom FFs</p></td>
</tr>
<tr class="row-even"><td><p>BCLR_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>Select the aclr input to the two bottom FFs</p></td>
</tr>
<tr class="row-odd"><td><p>BDFF0</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>reg</p></li>
<li><p>nlut</p></li>
</ul>
</td>
<td><p>reg</p></td>
<td><p>Select between LUT and FF for that output</p></td>
</tr>
<tr class="row-even"><td><p>BDFF1</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>reg</p></li>
<li><p>nlut</p></li>
</ul>
</td>
<td><p>reg</p></td>
<td><p>Select between LUT and FF for that output</p></td>
</tr>
<tr class="row-odd"><td><p>BDFF1L</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>reg</p></li>
<li><p>nlut</p></li>
</ul>
</td>
<td><p>reg</p></td>
<td><p>Select between LUT and FF for that output</p></td>
</tr>
<tr class="row-even"><td><p>BEF_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>e</p></li>
<li><p>f</p></li>
</ul>
</td>
<td><p>e</p></td>
<td><p>Select which input goes to the sdata input of the two bottom FFs</p></td>
</tr>
<tr class="row-odd"><td><p>BPKREG0</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Force the top FF of the bottom half to get its input from tef_sel</p></td>
</tr>
<tr class="row-even"><td><p>BPKREG1</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Force the bottom FF of the bottom half to get its input from tef_sel</p></td>
</tr>
<tr class="row-odd"><td><p>BSCLR_DIS</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Disable sync clear for the bottom half</p></td>
</tr>
<tr class="row-even"><td><p>BSLOAD_EN</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Select whether to enable the sync load line of the two bottom FFs</p></td>
</tr>
<tr class="row-odd"><td><p>B_FEEDBACK_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>Select which of the FFs goes to the bottom feedback line</p></td>
</tr>
<tr class="row-even"><td><p>LUT_MASK</p></td>
<td><p>0-9</p></td>
<td><p>Ram</p></td>
<td><p>64 bits</p></td>
<td><p>0</p></td>
<td><p>LUT values, A has bits 0-15, B 16-23, C 24-31, D 32-47, E 48-55. F 56-63</p></td>
</tr>
<tr class="row-odd"><td><p>MODE</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>l5</p></li>
<li><p>l5_ft</p></li>
<li><p>l5_fb</p></li>
<li><p>l5_ftb</p></li>
<li><p>l6</p></li>
<li><p>l6_ft</p></li>
<li><p>l6_fb</p></li>
<li><p>l6_ftb</p></li>
<li><p>l7_e0</p></li>
<li><p>l7_e0_ft</p></li>
<li><p>l7_e0_fb</p></li>
<li><p>l7_e0_ftb</p></li>
<li><p>l7_e1</p></li>
<li><p>l7_e1_ft</p></li>
<li><p>l7_e1_fb</p></li>
<li><p>l7_e1_ftb</p></li>
</ul>
</td>
<td><p>l6</p></td>
<td><p>Connectivity mode of the cell</p></td>
</tr>
<tr class="row-even"><td><p>SHARE</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Route the share line to the addition</p></td>
</tr>
<tr class="row-odd"><td><p>TCLK_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>clk0</p></li>
<li><p>clk1</p></li>
<li><p>clk2</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>Select the clock input to the two top FFs</p></td>
</tr>
<tr class="row-even"><td><p>TCLR_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>Select the aclr input to the two top FFs</p></td>
</tr>
<tr class="row-odd"><td><p>TDFF0</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>reg</p></li>
<li><p>nlut</p></li>
</ul>
</td>
<td><p>reg</p></td>
<td><p>Select between LUT and FF for that output</p></td>
</tr>
<tr class="row-even"><td><p>TDFF1</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>reg</p></li>
<li><p>nlut</p></li>
</ul>
</td>
<td><p>reg</p></td>
<td><p>Select between LUT and FF for that output</p></td>
</tr>
<tr class="row-odd"><td><p>TDFF1L</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>reg</p></li>
<li><p>nlut</p></li>
</ul>
</td>
<td><p>reg</p></td>
<td><p>Select between LUT and FF for that output</p></td>
</tr>
<tr class="row-even"><td><p>TEF_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>e</p></li>
<li><p>f</p></li>
</ul>
</td>
<td><p>e</p></td>
<td><p>Select which input goes to the sdata input of the two top FFs</p></td>
</tr>
<tr class="row-odd"><td><p>TPKREG0</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Force the top FF of the top half to get its input from tef_sel</p></td>
</tr>
<tr class="row-even"><td><p>TPKREG1</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Force the bottom FF of the top half to get its input from tef_sel</p></td>
</tr>
<tr class="row-odd"><td><p>TSCLR_DIS</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Disable sync clear for the top half</p></td>
</tr>
<tr class="row-even"><td><p>TSLOAD_EN</p></td>
<td><p>0-9</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Select whether to enable the sync load line of the two top FFs</p></td>
</tr>
<tr class="row-odd"><td><p>T_FEEDBACK_SEL</p></td>
<td><p>0-9</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>Select which of the FFs goes to the top feedback line</p></td>
</tr>
<tr class="row-even"><td><p>ACLR0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Optional inverter for asynchronous clear 0</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR0_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gin1</p></li>
<li><p>clki2</p></li>
</ul>
</td>
<td><p>gin1</p></td>
<td><p>Selects between clock and data for async clear 0</p></td>
</tr>
<tr class="row-even"><td><p>ACLR1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Optional inverter for asynchronous clear 1</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR1_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gin0</p></li>
<li><p>clki3</p></li>
</ul>
</td>
<td><p>gin0</p></td>
<td><p>Selects between clock and data for async clear 1</p></td>
</tr>
<tr class="row-even"><td><p>BTO_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>When disabled, allows carry in/share in from local cell 4 into local cell 5</p></td>
</tr>
<tr class="row-odd"><td><p>BYPASS_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Bypass skips the top half (lab) or bottom half (mlab) of the cells for the carry and share chains (needs BTO, resp. TTO disabled too)</p></td>
</tr>
<tr class="row-even"><td><p>CLK0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Optional inverter for clock 0</p></td>
</tr>
<tr class="row-odd"><td><p>CLK0_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clka</p></li>
<li><p>clkb</p></li>
</ul>
</td>
<td><p>clka</p></td>
<td><p>Selects between the two intermedaite clock lines for clock 0</p></td>
</tr>
<tr class="row-even"><td><p>CLK1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Optional inverter for clock 1</p></td>
</tr>
<tr class="row-odd"><td><p>CLK1_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clka</p></li>
<li><p>clkb</p></li>
</ul>
</td>
<td><p>clka</p></td>
<td><p>Selects between the two intermedaite clock lines for clock 1</p></td>
</tr>
<tr class="row-even"><td><p>CLK2_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Optional inverter for clock 2</p></td>
</tr>
<tr class="row-odd"><td><p>CLK2_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clka</p></li>
<li><p>clkb</p></li>
</ul>
</td>
<td><p>clka</p></td>
<td><p>Selects between the two intermedaite clock lines for clock 2</p></td>
</tr>
<tr class="row-even"><td><p>CLKA_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clki0</p></li>
<li><p>gin2</p></li>
</ul>
</td>
<td><p>clki0</p></td>
<td><p>Selects between clock and data for the clka intermediate line</p></td>
</tr>
<tr class="row-odd"><td><p>CLKB_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clki1</p></li>
<li><p>gin3</p></li>
</ul>
</td>
<td><p>clki1</p></td>
<td><p>Selects between clock and data for the clkb intermediate line</p></td>
</tr>
<tr class="row-even"><td><p>DFT_MODE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>on</p></li>
<li><p>dft_pprog</p></li>
</ul>
</td>
<td><p>on</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EN0_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Enables the enable 0 line (else always on)</p></td>
</tr>
<tr class="row-even"><td><p>EN0_NINV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Optional inverter for enable 0</p></td>
</tr>
<tr class="row-odd"><td><p>EN0_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gin1</p></li>
<li><p>gin3</p></li>
</ul>
</td>
<td><p>gin1</p></td>
<td><p>Source selection for enable 0</p></td>
</tr>
<tr class="row-even"><td><p>EN1_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Enables the enable 1 line (else always on)</p></td>
</tr>
<tr class="row-odd"><td><p>EN1_NINV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Optional inverter for enable 1</p></td>
</tr>
<tr class="row-even"><td><p>EN1_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gin0</p></li>
<li><p>gin3</p></li>
</ul>
</td>
<td><p>gin3</p></td>
<td><p>Source selection for enable 1</p></td>
</tr>
<tr class="row-odd"><td><p>EN2_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Enables the enable 2 line (else always on)</p></td>
</tr>
<tr class="row-even"><td><p>EN2_NINV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Optional inverter for enable 2</p></td>
</tr>
<tr class="row-odd"><td><p>EN_SCLK_LOAD_WHAT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Unclear, possibly source selection for enable 2</p></td>
</tr>
<tr class="row-even"><td><p>REGSCAN_LATCH_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCLR_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Optional inverter for synchronous clear</p></td>
</tr>
<tr class="row-even"><td><p>SCLR_MUX</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gin3</p></li>
<li><p>gin2</p></li>
</ul>
</td>
<td><p>gin3</p></td>
<td><p>Source selection for sync clear, possibly more subtle (interaction with en2 and sload)</p></td>
</tr>
<tr class="row-odd"><td><p>SLOAD_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>Optional inverter for synchronous load</p></td>
</tr>
<tr class="row-even"><td><p>SLOAD_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gin0</p></li>
<li><p>gin3</p></li>
</ul>
</td>
<td><p>gin0</p></td>
<td><p>Source selection for sync load, possibly more subtle (interaction with en2 and sclr)</p></td>
</tr>
<tr class="row-odd"><td><p>TTO_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>When disabled, allows carry in/share in from the lab at (x, y+1) cell 9 into local cell 0</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 6%" />
<col style="width: 7%" />
<col style="width: 11%" />
<col style="width: 68%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>A</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>TCLK</p></td>
<td><p>Common clock inputs for asynchronous clear of the FFs</p></td>
</tr>
<tr class="row-even"><td><p>B</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-odd"><td><p>C</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>TCLK</p></td>
<td><p>Common clock inputs for clocking of the FFs</p></td>
</tr>
<tr class="row-odd"><td><p>D</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>Common data inputs for enables, sync clear and load</p></td>
</tr>
<tr class="row-odd"><td><p>E0</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-even"><td><p>E1</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-odd"><td><p>F0</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-even"><td><p>F1</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Data input to the lab cell</p></td>
</tr>
<tr class="row-odd"><td><p>FFB0</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>Output from either the top FF of the bottom hslf of the lab cell or the bottomlut to data routing</p></td>
</tr>
<tr class="row-even"><td><p>FFB1</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>Output from either the bottom FF of the bottom hslf of the lab cell or the bottom lut to data routing</p></td>
</tr>
<tr class="row-odd"><td><p>FFB1L</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>LD</p></td>
<td><p>Output from either the bottom FF of the bottom hslf of the lab cell or the bottom lut to local dispatch</p></td>
</tr>
<tr class="row-even"><td><p>FFT0</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>Output from either the top FF of the top hslf of the lab cell or the top lut to data routing</p></td>
</tr>
<tr class="row-odd"><td><p>FFT1</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>Output from either the bottom FF of the top hslf of the lab cell or the top lut to data routing</p></td>
</tr>
<tr class="row-even"><td><p>FFT1L</p></td>
<td><p>0-9</p></td>
<td></td>
<td><p>LD</p></td>
<td><p>Output from either the bottom FF of the top hslf of the lab cell or the top lut to local dispatch</p></td>
</tr>
</tbody>
</table>
</section>
<section id="mlab">
<h4>MLAB<a class="headerlink" href="#mlab" title="Permalink to this headline">¶</a></h4>
<p>A MLAB is a lab that can optionally be turned into a 640-bits RAM or
ROM.  The wiring is identical to the LAB, only some additional muxes
are provided to select the RAM/ROM mode.</p>
<p>TODO: address/data wiring in RAM/ROM mode.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 29%" />
<col style="width: 14%" />
<col style="width: 9%" />
<col style="width: 14%" />
<col style="width: 13%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MADDG_VOLTAGE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vccl</p></li>
<li><p>vcchg</p></li>
</ul>
</td>
<td><p>vccl</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MCRG_VOLTAGE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcchg</p></li>
<li><p>vccl</p></li>
</ul>
</td>
<td><p>vcchg</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RAM_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REGSCAN_LATCH_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WRITE_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WRITE_PULSE_LENGTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>500</p></li>
<li><p>650</p></li>
<li><p>800</p></li>
<li><p>950</p></li>
</ul>
</td>
<td><p>500</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dsp">
<h4>DSP<a class="headerlink" href="#dsp" title="Permalink to this headline">¶</a></h4>
<p>The DSP blocks provide a multiply-adder with differents modes. Its large
number of inputs and output makes it span two tiles vertically.</p>
<p>The modes are are:</p>
<ul class="simple">
<li><p>Three 9x9 multipliers in parallel</p></li>
<li><p>Two 18x19 multipliers in parallel</p></li>
<li><p>Two 18x19 multipliers with the results combined through add or sub</p></li>
<li><p>One 18x18 multiplier added to a 36-bits value</p></li>
<li><p>One 27x27 multiplier</p></li>
</ul>
<p>Data input is through 12 blocks of 9 bits, the mapping of their use
depending on the mode.  Each bit can be individually inverted.
Unconnected bits default to 1 and must be inverted to get a 0.  We are
only able to do 18x18 multipliers, 18x19 configuration is not
understood.</p>
<p>The two operands of a multiplier are called X and Y.  The Z operand is
use in preadder mode and acts on Y.  When in two-multiplier mode they
are called A and B.  Three-multiplier mode is very similar to single
with the inputs and outputs packed in the 27-bits inputs/54-bits
output registers.  Preadder is not officially supported in
3-multiplier mode.</p>
<p>Mapping of data input blocks to multiplier ports is as follows:</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 13%" />
<col style="width: 16%" />
<col style="width: 8%" />
<col style="width: 11%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Multiplier mode</p></th>
<th class="head"><p>AX</p></th>
<th class="head"><p>AY</p></th>
<th class="head"><p>AZ</p></th>
<th class="head"><p>BX</p></th>
<th class="head"><p>BY</p></th>
<th class="head"><p>BZ</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>1 or 3, no preadder</p></td>
<td><p>7, 6, 0</p></td>
<td><p>9, 8, 2</p></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>3, preadder active</p></td>
<td><p>7, 6, 0</p></td>
<td><p>8, 3, 2</p></td>
<td><p>10, 5, 4</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>1, 0</p></td>
<td><p>3, 2</p></td>
<td><p>5, 4</p></td>
<td><p>7, 6</p></td>
<td><p>9, 8</p></td>
<td><p>11, 10</p></td>
</tr>
<tr class="row-odd"><td><p>18x18+36</p></td>
<td><p>1, 0</p></td>
<td><p>3, 2</p></td>
<td><p>5, 4</p></td>
<td><p>9, 8, 7, 6</p></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p>Result is in the single 74-bits wide RESULT port, which is split in
half in two-18x19-parallel mode with the B result in bits [73:37].</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 6%" />
<col style="width: 4%" />
<col style="width: 12%" />
<col style="width: 5%" />
<col style="width: 60%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ACC_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert aclr 0</p></td>
</tr>
<tr class="row-even"><td><p>ACLR0_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>Input for aclr 0</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert aclr 1</p></td>
</tr>
<tr class="row-even"><td><p>ACLR1_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1</p></li>
<li><p>3</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Input for aclr 1</p></td>
</tr>
<tr class="row-odd"><td><p>AX_SIGNED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Is port X of multiplier A signed?</p></td>
</tr>
<tr class="row-even"><td><p>AY_SIGNED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Is port Y of multiplier A signed?</p></td>
</tr>
<tr class="row-odd"><td><p>BX_SIGNED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Is port X of multiplier B signed?</p></td>
</tr>
<tr class="row-even"><td><p>BY_SIGNED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Is port Y of multiplier B signed?</p></td>
</tr>
<tr class="row-odd"><td><p>CASCADE_1ST_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CASCADE_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CHAIN_OUTPUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert clock 0</p></td>
</tr>
<tr class="row-odd"><td><p>CLK0_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>3</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>Input for clock 0</p></td>
</tr>
<tr class="row-even"><td><p>CLK1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert clock 1</p></td>
</tr>
<tr class="row-odd"><td><p>CLK1_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1</p></li>
<li><p>4</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Input for clock 1</p></td>
</tr>
<tr class="row-even"><td><p>CLK2_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert clock 2</p></td>
</tr>
<tr class="row-odd"><td><p>CLK2_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>2</p></li>
<li><p>5</p></li>
</ul>
</td>
<td><p>2</p></td>
<td><p>Input for clock 2</p></td>
</tr>
<tr class="row-even"><td><p>CLK_AX17_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_AYZ17_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_BX17_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_BYZ17_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_DYN_CTRL_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_OPREG_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COEF_INPUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Use coefficient for multiplier port X</p></td>
</tr>
<tr class="row-odd"><td><p>DEC_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DELAY_CASCADE_AY_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DELAY_CASCADE_BY_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_CLK_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_ITG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_TDF_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DOUBLE_ACC_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE0_FORCE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Clock 0 always enabled</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert enable on clock 0</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE1_FORCE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Clock 1 always enabled</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert enable on clock 1</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE2_FORCE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Clock 2 always enabled</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE2_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Invert enable on clock 2</p></td>
</tr>
<tr class="row-even"><td><p>IDIREG_ACC_CTRL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IDIREG_DEC_CTRL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IDIREG_PRELOAD_CTRL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IDIREG_SUB</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INREG_CTRL_AX</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INREG_CTRL_AY</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INREG_CTRL_AZ</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INREG_CTRL_BX</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INREG_CTRL_BY</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INREG_CTRL_BZ</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOAD_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>0</p></td>
<td><p>Value to load in the accumulator (1&lt;&lt;n)</p></td>
</tr>
<tr class="row-odd"><td><p>MODE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>m9x9</p></li>
<li><p>m18x19</p></li>
<li><p>m27x27</p></li>
<li><p>m18x19_combined</p></li>
<li><p>m18x18p36</p></li>
</ul>
</td>
<td><p>m18x19</p></td>
<td><p>Multiplication configuration</p></td>
</tr>
<tr class="row-even"><td><p>OREG_CTRL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bypass</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PARTIAL_RECONFIG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PREADDER_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Preadder activation</p></td>
</tr>
<tr class="row-odd"><td><p>PREADDER_SUB</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Preadder substraction mode</p></td>
</tr>
<tr class="row-even"><td><p>PRELOAD_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SUB_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SYSTOLIC_REG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COEF_A</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>18 bits</p></td>
<td><p>0</p></td>
<td><p>Low 18 bits of the A multiplier coefficients</p></td>
</tr>
<tr class="row-even"><td><p>COEF_B</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>18 bits</p></td>
<td><p>0</p></td>
<td><p>High 9 bits of A or 18 bits of B multiplier coefficients</p></td>
</tr>
<tr class="row-odd"><td><p>DATA_INV</p></td>
<td><p>0-11</p></td>
<td><p>Ram</p></td>
<td><p>000-1ff</p></td>
<td><p>0</p></td>
<td><p>Per-bit inversion of DATA_IN.  Unconnected inputs default as 1 and should be inverted to get a 0.</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 10%" />
<col style="width: 30%" />
<col style="width: 17%" />
<col style="width: 32%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ACCUMULATE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR</p></td>
<td></td>
<td><p>2-3</p></td>
<td><p>GOUT</p></td>
<td><p>Asynchronous clear inputs</p></td>
</tr>
<tr class="row-even"><td><p>ACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>TCLK</p></td>
<td><p>Asynchronous clear inputs</p></td>
</tr>
<tr class="row-odd"><td><p>CLKIN</p></td>
<td></td>
<td><p>3-5</p></td>
<td><p>GOUT</p></td>
<td><p>Clock inputs</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>TCLK</p></td>
<td><p>Clock inputs</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>0-11</p></td>
<td><p>0-8</p></td>
<td><p>GOUT</p></td>
<td><p>The 12 9-bit data input blocks</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>Clock enable inputs</p></td>
</tr>
<tr class="row-odd"><td><p>LOADCONST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>NEGATE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RESULT</p></td>
<td></td>
<td><p>0-73</p></td>
<td><p>GIN</p></td>
<td><p>Final multiplication output</p></td>
</tr>
<tr class="row-even"><td><p>SUB</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UNK_IN</p></td>
<td></td>
<td><p>30-31, 62-63, 94-95, 126-127</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="m10k">
<h4>M10K<a class="headerlink" href="#m10k" title="Permalink to this headline">¶</a></h4>
<p>The M10K blocks provide 10240 (256*40) bits of dual-ported rom or ram.</p>
<p>TODO: everything, GOUT/GIN/DCMUX mapping is done</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 27%" />
<col style="width: 14%" />
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 13%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>A_ADDCLR_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_DATA_FLOW_THRU</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_DATA_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>5</p></li>
<li><p>10</p></li>
<li><p>20</p></li>
<li><p>40</p></li>
</ul>
</td>
<td><p>40</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_DMY_PWDWN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>6</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_FAST_READ</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_FAST_WRITE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>fast</p></li>
<li><p>slow</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_OUTCLR_EN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>reg</p></li>
<li><p>lat</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_OUTEN_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_OUTEN_PULSE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_OUTPUT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>async</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>async</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_SAEN_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_SA_WREN_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_WL_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_WR_TIMER_PULSE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>06</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BIST_MODE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_1_ADDCLR_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_1_CORECLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_1_INCLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_1_OUTCLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_1_OUTCLR_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_CE0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_CE0_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_CE1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_CE1_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_CLK_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_CLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_CLR_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_CLR_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_CORECLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_INCLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_OUTCLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_R_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_R_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_W_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_W_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_ADDCLR_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_DATA_FLOW_THRU</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_DATA_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>5</p></li>
<li><p>10</p></li>
<li><p>20</p></li>
<li><p>40</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_DMY_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_DMY_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_DMY_PWDWN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>6</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_FAST_READ</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_FAST_WRITE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>fast</p></li>
<li><p>slow</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_OUTCLR_EN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>reg</p></li>
<li><p>lat</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_OUTEN_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_OUTEN_PULSE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_OUTPUT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>async</p></li>
<li><p>reg</p></li>
</ul>
</td>
<td><p>async</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_SAEN_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_SA_WREN_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>B_WL_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>B_WR_TIMER_PULSE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>06</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DISABLE_UNUSED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ITG_LFSR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PACK_MODE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PR_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TDF_ATPG</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TEST_MODE_OFF</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_ADDCLR_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_CE0_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_CE0_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_CE1_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_CE1_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_CLK_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_CLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_CLR_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_CLR_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_CORECLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_INCLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_OUTCLK_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_OUTCLR_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_R_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_R_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_W_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_W_SEL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TRUE_DUAL_PORT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RAM</p></td>
<td><p>0-255</p></td>
<td><p>Ram</p></td>
<td><p>40 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 11%" />
<col style="width: 12%" />
<col style="width: 18%" />
<col style="width: 46%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Asynchronous clear</p></td>
</tr>
<tr class="row-odd"><td><p>ADDRA</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>Address for port A</p></td>
</tr>
<tr class="row-even"><td><p>ADDRB</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>Address for port B</p></td>
</tr>
<tr class="row-odd"><td><p>ADDRSTALLA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Lock address on port A</p></td>
</tr>
<tr class="row-even"><td><p>ADDRSTALLB</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Lock address on port B</p></td>
</tr>
<tr class="row-odd"><td><p>BYTEENABLEA</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Write enables for the two halves of port A</p></td>
</tr>
<tr class="row-even"><td><p>BYTEENABLEB</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Write enables for the two halves of port B</p></td>
</tr>
<tr class="row-odd"><td><p>CLKIN</p></td>
<td></td>
<td><p>6-7</p></td>
<td><p>GOUT</p></td>
<td><p>Clock inputs, only 0-1 and 6-7 used</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>TCLK</p></td>
<td><p>Clock inputs, only 0-1 and 6-7 used</p></td>
</tr>
<tr class="row-odd"><td><p>DATAAIN</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GOUT</p></td>
<td><p>Input data for port A</p></td>
</tr>
<tr class="row-even"><td><p>DATAAOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GIN</p></td>
<td><p>Output data for port A</p></td>
</tr>
<tr class="row-odd"><td><p>DATABIN</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GOUT</p></td>
<td><p>Input data for port B</p></td>
</tr>
<tr class="row-even"><td><p>DATABOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GIN</p></td>
<td><p>Output data for port A</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>Clock enables</p></td>
</tr>
<tr class="row-even"><td><p>RDEN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Read enables</p></td>
</tr>
<tr class="row-odd"><td><p>WREN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Write enables</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="peripheral-logic-blocks">
<h3>Peripheral logic blocks<a class="headerlink" href="#peripheral-logic-blocks" title="Permalink to this headline">¶</a></h3>
<section id="gpio">
<h4>GPIO<a class="headerlink" href="#gpio" title="Permalink to this headline">¶</a></h4>
<p>The GPIO blocks connect the FPGA with the exterior through the package
pins.  Each block controls 4 pads, which are connected to up to 4
pins.</p>
<p>TODO: everything, GOUT/GIN/DCMUX mapping is done</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 30%" />
<col style="width: 10%" />
<col style="width: 6%" />
<col style="width: 29%" />
<col style="width: 10%" />
<col style="width: 15%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>IOCSR_STD</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>nvr_high</p></li>
<li><p>nvr_low</p></li>
<li><p>vr</p></li>
<li><p>dis</p></li>
</ul>
</td>
<td><p>nvr_high</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT_DUTY_CYCLE_DELAY_FALL</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT_DUTY_CYCLE_DELAY_PS</p></td>
<td><p>0-3</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>50</p></li>
<li><p>100</p></li>
<li><p>150</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT_DUTY_CYCLE_DELAY_RISE</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_SELECT</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>codin</p></li>
<li><p>pll</p></li>
</ul>
</td>
<td><p>codin</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SLEW_RATE_SLOW</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TERMINATION_CONTROL</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>regio</p></li>
<li><p>rupdn</p></li>
</ul>
</td>
<td><p>regio</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TERMINATION_CONTROL_SHIFT</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TERMINATION_MODE</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pds</p></li>
<li><p>rs_static</p></li>
<li><p>rt_pds_dynamic</p></li>
<li><p>rt_rs_dynamic</p></li>
<li><p>rt_static</p></li>
</ul>
</td>
<td><p>pds</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USE_BUS_HOLD</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_OPEN_DRAIN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USE_PCI_DIODE_CLAMP</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_WEAK_PULLUP</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DRIVE_STRENGTH</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>prog_gnd</p></li>
<li><p>prog_pwr</p></li>
<li><p>lvds_1r</p></li>
<li><p>lvds_3r</p></li>
<li><p>v3p0_pci_pcix</p></li>
<li><p>v3p0_lvttl_4ma</p></li>
<li><p>v3p0_lvttl_8ma</p></li>
<li><p>v3p0_lvttl_12ma</p></li>
<li><p>v3p0_lvttl_16ma</p></li>
<li><p>v3p3_lvttl_4ma</p></li>
<li><p>v3p0_lvcmos_4ma</p></li>
<li><p>v3p0_lvcmos_8ma</p></li>
<li><p>v3p0_lvcmos_12ma</p></li>
<li><p>v3p0_lvcmos_16ma</p></li>
<li><p>v3p3_lvttl_8ma_lvcmos_2ma</p></li>
<li><p>v1p2_2ma</p></li>
<li><p>v1p2_4ma</p></li>
<li><p>v1p2_6ma</p></li>
<li><p>v1p2_8ma</p></li>
<li><p>v1p5_2ma</p></li>
<li><p>v1p5_4ma</p></li>
<li><p>v1p5_6ma</p></li>
<li><p>v1p5_8ma</p></li>
<li><p>v1p5_10ma</p></li>
<li><p>v1p5_12ma</p></li>
<li><p>v1p8_2ma</p></li>
<li><p>v1p8_4ma</p></li>
<li><p>v1p8_6ma</p></li>
<li><p>v1p8_8ma</p></li>
<li><p>v1p8_10ma</p></li>
<li><p>v1p8_12ma</p></li>
<li><p>v2p5_4ma</p></li>
<li><p>v2p5_8ma</p></li>
<li><p>v2p5_12ma</p></li>
<li><p>v2p5_16ma</p></li>
<li><p>v1p2_25ohm</p></li>
<li><p>v1p5_25ohm</p></li>
<li><p>v1p8_25ohm</p></li>
<li><p>v2p5_25ohm</p></li>
<li><p>v3p0_25ohm</p></li>
<li><p>v1p2_50ohm</p></li>
<li><p>v1p5_50ohm</p></li>
<li><p>v1p8_50ohm</p></li>
<li><p>v2p5_50ohm</p></li>
<li><p>v3p0_50ohm</p></li>
<li><p>hsul12_34ohm</p></li>
<li><p>hsul12_40ohm</p></li>
<li><p>hsul12_48ohm</p></li>
<li><p>hsul12_60ohm</p></li>
<li><p>hsul12_80ohm</p></li>
<li><p>sstl125_34ohm</p></li>
<li><p>sstl125_40ohm</p></li>
<li><p>sstl135_34ohm</p></li>
<li><p>sstl135_40ohm</p></li>
<li><p>sstl15_34ohm</p></li>
<li><p>sstl15_40ohm</p></li>
<li><p>hstl12_4ma</p></li>
<li><p>hstl12_6ma</p></li>
<li><p>hstl12_8ma</p></li>
<li><p>hstl12_16ma</p></li>
<li><p>hstl12_10ma</p></li>
<li><p>hstl12_12ma</p></li>
<li><p>hstl15_4ma</p></li>
<li><p>hstl15_6ma</p></li>
<li><p>hstl15_8ma</p></li>
<li><p>hstl15_10ma</p></li>
<li><p>hstl15_12ma</p></li>
<li><p>hstl15_16ma</p></li>
<li><p>sstl15_4ma</p></li>
<li><p>sstl15_6ma</p></li>
<li><p>sstl15_8ma</p></li>
<li><p>sstl15_10ma</p></li>
<li><p>sstl15_12ma</p></li>
<li><p>sstl15_16ma</p></li>
<li><p>hstl18_4ma</p></li>
<li><p>hstl18_6ma</p></li>
<li><p>hstl18_8ma</p></li>
<li><p>hstl18_10ma</p></li>
<li><p>hstl18_12ma</p></li>
<li><p>hstl18_16ma</p></li>
<li><p>sstl18_4ma</p></li>
<li><p>sstl18_6ma</p></li>
<li><p>sstl18_8ma</p></li>
<li><p>sstl18_10ma</p></li>
<li><p>sstl18_12ma</p></li>
<li><p>sstl18_16ma</p></li>
<li><p>sstl2_8ma</p></li>
<li><p>sstl2_10ma</p></li>
<li><p>sstl2_12ma</p></li>
<li><p>sstl2_16ma</p></li>
</ul>
</td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LVDS_BUFFER_USED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_ENABLE_HC</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ioreg</p></li>
<li><p>serdes</p></li>
</ul>
</td>
<td><p>ioreg</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_DIFF_OUTPUT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USE_LVDS_TERMINATION</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_PREEMPHASIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VOD_LEVEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>low</p></li>
<li><p>med</p></li>
<li><p>high</p></li>
</ul>
</td>
<td><p>med</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VOS_LEVEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>standard</p></li>
<li><p>raised</p></li>
</ul>
</td>
<td><p>standard</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USE_PSEUDO_DIFF_OUTPUT</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_SERDES_LOOPBACK</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ACLR</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BSLIPMAX</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CEIN</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CEOUT</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN_IN</p></td>
<td><p>0-3</p></td>
<td><p>0-1</p></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKIN_OUT</p></td>
<td><p>0-3</p></td>
<td><p>0-1</p></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>0-3</p></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAOUT</p></td>
<td><p>0-3</p></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OEIN</p></td>
<td><p>0-3</p></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCLR</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 9%" />
<col style="width: 10%" />
<col style="width: 5%" />
<col style="width: 21%" />
<col style="width: 44%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ACLR</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOADDRACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR</p></td>
<td><p>1</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOBAACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ACLR</p></td>
<td><p>2</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCASNACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR</p></td>
<td><p>2-3</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCKEACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ACLR</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCSNACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR</p></td>
<td><p>2-3</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOODTACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ACLR</p></td>
<td><p>3</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIORASNACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ACLR</p></td>
<td><p>2</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIORESETNACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ACLR</p></td>
<td><p>2</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOWENACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COMBOUT</p></td>
<td><p>0</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXCR:CLKPIN</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>COMBOUT</p></td>
<td><p>1</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXCR:NCLKPIN</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>COMBOUT</p></td>
<td><p>0</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXHG:CLKPIN</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>COMBOUT</p></td>
<td><p>1</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXHG:NCLKPIN</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>COMBOUT</p></td>
<td><p>0</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXHR:CLKPIN</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>COMBOUT</p></td>
<td><p>1</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXHR:NCLKPIN</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>COMBOUT</p></td>
<td><p>0</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXVG:CLKPIN</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>COMBOUT</p></td>
<td><p>1</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXVG:NCLKPIN</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>COMBOUT</p></td>
<td><p>0</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXVR:CLKPIN</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>COMBOUT</p></td>
<td><p>1</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>CMUXVR:NCLKPIN</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>COMBOUT</p></td>
<td><p>0</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>FPLL:CLKIN</p></td>
<td><p>Raising-edge or differential clock pin to pll</p></td>
</tr>
<tr class="row-even"><td><p>COMBOUT</p></td>
<td><p>2</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>FPLL:ZDB_IN</p></td>
<td><p>Zero-delay buffer pin to pll</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>0-3</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOADDRDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>0-2</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOBADOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>2</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCASNDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>0</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCKDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>2-3</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCKEDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>1</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCKNDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>0-1</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOCSNDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>2</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODMDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>0-3</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODQDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>1</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODQSBDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>0</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODQSDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>2-3</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOODTDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>3</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIORASNDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAIN</p></td>
<td><p>2</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIORESETNDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td><p>2</p></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIOWENDOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAOUT</p></td>
<td><p>0-3</p></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>HMC:DDIOPHYDQDIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OEIN</p></td>
<td><p>0-3</p></td>
<td><p>0-1</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODQOE</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OEIN</p></td>
<td><p>1</p></td>
<td><p>0-1</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODQSBOE</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OEIN</p></td>
<td><p>0</p></td>
<td><p>0-1</p></td>
<td><p>&lt;</p></td>
<td><p>HMC:PHYDDIODQSOE</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLLDIN</p></td>
<td><p>3</p></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>FPLL:EXTCLK</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dqs16">
<h4>DQS16<a class="headerlink" href="#dqs16" title="Permalink to this headline">¶</a></h4>
<p>The DQS16 blocks handle differential signaling protocols.  Each
supervises 4 GPIO blocks for a total of 16 signals, hence their name.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 36%" />
<col style="width: 10%" />
<col style="width: 6%" />
<col style="width: 19%" />
<col style="width: 14%" />
<col style="width: 15%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ADDR_DQS_DELAY_CHAIN_LENGTH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DELAY_CHAIN_CONTROL_INPUT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>dll1in</p></li>
<li><p>dll2in</p></li>
<li><p>core_in</p></li>
<li><p>sel_0</p></li>
</ul>
</td>
<td><p>dll1in</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DELAY_CHAIN_LATCHES_BYPASS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_RB_RSCANOVRD_REG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_RB_RSCANOVRD_TDF_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_BUS_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>8</p></li>
<li><p>16</p></li>
<li><p>32</p></li>
</ul>
</td>
<td><p>8</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DQS_DELAY_CHAIN_PWDOWN_DFT_DEF_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_DELAY_CHAIN_PWDOWN_DQS_DEF_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DQS_DELAY_CHAIN_RB_ADDI_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_DELAY_CHAIN_RB_CO</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DQS_DELAY_CHAIN_TWO_DLY_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_ENABLE_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>combi_pst</p></li>
<li><p>pst</p></li>
<li><p>ht_pst</p></li>
<li><p>pst_ena</p></li>
</ul>
</td>
<td><p>combi_pst</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DQS_PHASE_TRANSFER_NEG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_POSTAMBLE_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DQS_POSTAMBLE_NEJ_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_PWR_SVG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>HR_CLK_PST_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>HR_CLK_PST_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>dqs_clkout</p></li>
<li><p>seq_hr_clk</p></li>
</ul>
</td>
<td><p>seq_hr_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PST_DQS_CLK_INV_PHASE_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PST_DQS_CLK_INV_PHASE_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PST_DQS_DELAY_CHAIN_LENGTH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PST_USE_PHASECTRLIN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RBT_BYPASS_VAL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RBT_NEJ_OCT_HALFT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_2X_CLK_DQS_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_2X_CLK_DQS_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_2X_CLK_OCT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_2X_CLK_OCT_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_ACLR_LFIFO_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_ACLR_PST_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_BYP_OCT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>combi</p></li>
<li><p>reg</p></li>
<li><p>reg_2x</p></li>
<li><p>bypass_val</p></li>
</ul>
</td>
<td><p>bypass_val</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_CLK_AC_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_CLK_AC_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_CLK_DQ_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_CLK_HR_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_CLK_OP_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_CLK_OP_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clk0</p></li>
<li><p>delay_clk</p></li>
</ul>
</td>
<td><p>clk0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_CLK_PST_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_FIFO_WEN_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_FR_CLK_OCT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_FR_CLK_OCT_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_FR_CLK_OCT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clk_out_1</p></li>
<li><p>seq_hr_clk</p></li>
</ul>
</td>
<td><p>clk_out_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_HR_BYPASS_CFF_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_HR_BYPASS_SEL_IPEN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_HR_CLK_OCT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_HR_CLK_OCT_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_HR_CLK_OCT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clk_out_1</p></li>
<li><p>seq_hr_clk</p></li>
</ul>
</td>
<td><p>clk_out_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_LFIFO</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>32 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_LFIFO_BYPASS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_LFIFO_OCT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_LFIFO_PHY_CLK_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_LFIFO_PHY_CLK_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T11_GATING_SEL_CFF</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T11_GATING_SEL_IPEN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T11_UNGATING_SEL_CFF</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T11_UNGATING_SEL_IPEN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T7_DQS_SEL_DQS_IPEN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T7_SEL_IREG_CFF_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T9_SEL_OCT_CFF</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T9_SEL_OCT_IPEN</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_VFIFO_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RDFT_ITG_XOR_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RXCLK_01_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RXCLK_45_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RXCLK_89_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RXCLK_CD_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TXCLK_23_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TXCLK_67_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TXCLK_AB_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TXCLK_EF_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>UPDATE_ENABLE_INPUT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel1</p></li>
<li><p>sel2</p></li>
<li><p>core</p></li>
<li><p>sel0</p></li>
</ul>
</td>
<td><p>sel1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BITSLIP_CFG</p></td>
<td><p>0-15</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-11</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CE_OEREG_TIEOFF_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CE_OUTREG_TIEOFF_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_OE_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQS_CLK_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clkout0</p></li>
<li><p>dq_clk</p></li>
<li><p>dqs_clk</p></li>
<li><p>addr_clk</p></li>
</ul>
</td>
<td><p>clkout0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FIFO_MODE_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>fifo_hr_mode</p></li>
<li><p>fifo_fr_mode</p></li>
<li><p>bitslip_mode</p></li>
<li><p>des_bs_input</p></li>
<li><p>des_io_input</p></li>
<li><p>ser_output</p></li>
</ul>
</td>
<td><p>fifo_hr_mode</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FIFO_RCLK_IPEN</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FIFO_RCLK_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clkin1</p></li>
<li><p>dqs_clk</p></li>
<li><p>seq_hr_clk</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT_PATH_CE_IN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INPUT_REG0_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_bypass</p></li>
<li><p>sel_group_fifo0</p></li>
<li><p>sel_cdatamxin0</p></li>
<li><p>sel_cdatamxin5</p></li>
</ul>
</td>
<td><p>sel_bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT_REG1_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_bypass</p></li>
<li><p>sel_group_fifo1</p></li>
<li><p>sel_cdatamxin1</p></li>
<li><p>sel_cdatamxin6</p></li>
</ul>
</td>
<td><p>sel_bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INPUT_REG2_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_bypass</p></li>
<li><p>sel_group_fifo2</p></li>
<li><p>sel_cdatamxin2</p></li>
<li><p>sel_cdatamxin7</p></li>
</ul>
</td>
<td><p>sel_bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT_REG3_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_bypass</p></li>
<li><p>sel_group_fifo3</p></li>
<li><p>sel_cdatamxin3</p></li>
<li><p>sel_cdatamxin8</p></li>
</ul>
</td>
<td><p>sel_bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INPUT_REG4_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_bypass</p></li>
<li><p>sel_locked_dpa</p></li>
<li><p>sel_cdatamxin4</p></li>
<li><p>sel_cdatamxin9</p></li>
</ul>
</td>
<td><p>sel_bypass</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INREG_POWER_UP_STATE</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INREG_SCLR_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INREG_SCLR_VAL</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOREG_PWR_SVG_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IP_SC_OR_FIFO_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IR_FIFO_RCLK_INV</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IR_FIFO_TCLK_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OEREG_ACLR_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OEREG_CLK_INV</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OEREG_HR_CLK_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OEREG_OUTPUT_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_oe0</p></li>
<li><p>sel_1x</p></li>
<li><p>sel_1x_delay</p></li>
<li><p>sel_2x</p></li>
</ul>
</td>
<td><p>sel_oe0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OEREG_POWER_UP_STATE</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OEREG_SCLR_DEREG</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OEREG_SCLR_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OE_2X_CLK_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OE_2X_CLK_INV</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OE_HALF_RATE_BYPASS</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OE_HALF_RATE_IPEN</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUTREG_MODE_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sdr</p></li>
<li><p>ddr</p></li>
</ul>
</td>
<td><p>sdr</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OUTREG_OUTPUT_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>sel_iodout0</p></li>
<li><p>sel_sdr</p></li>
<li><p>sel_sdr_delay</p></li>
<li><p>sel_2xff</p></li>
</ul>
</td>
<td><p>sel_iodout0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUTREG_POWER_UP_STATE</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OUTREG_SCLR_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUTREG_SCLR_VAL</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RBE_HRATE_CLK_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clkout1</p></li>
<li><p>hr_clk</p></li>
</ul>
</td>
<td><p>clkout1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RBOE_LVL_FR_CLK_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RBOE_LVL_FR_CLK_INV</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_FIFO_WCLK_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_FIFO_WCLK_INV</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_FIFO_WCLK_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clkin0</p></li>
<li><p>dqs_bus</p></li>
</ul>
</td>
<td><p>clkin0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_IREG_T1T1_BYPASS_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_OEO_INV</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T1_SEL_IREG_CFF_DELAY</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T1_SEL_IREG_IPEN</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T9_SEL_EREG_CFF_DELAY</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T9_SEL_EREG_IPEN</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_T9_SEL_OREG_DFF_DELAY</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RB_T9_SEL_OREG_IPEN</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cff</p></li>
<li><p>ip_sc</p></li>
</ul>
</td>
<td><p>cff</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SET_T3_FOR_CDATA0IN</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SET_T3_FOR_CDATA1IN</p></td>
<td><p>0-15</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TXOUT_FCLK_SEL</p></td>
<td><p>0-15</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>txout</p></li>
<li><p>fclk</p></li>
</ul>
</td>
<td><p>txout</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USE_CLR_INREG_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_CLR_OUTREG_EN</p></td>
<td><p>0-15</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 8%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="fpll">
<h4>FPLL<a class="headerlink" href="#fpll" title="Permalink to this headline">¶</a></h4>
<p>The Fractional PLL blocks synthesize 9 frequencies from an input with integer or fractional ratios.</p>
<p>TODO: everything, GOUT/GIN/DCMUX mapping is done</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 39%" />
<col style="width: 12%" />
<col style="width: 7%" />
<col style="width: 13%" />
<col style="width: 11%" />
<col style="width: 18%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ATB</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AUTO_CLK_SW_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BWCTRL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>4</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C0_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>C0_EXTCLK_DLLOUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C1_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>C1_EXTCLK_DLLOUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C2_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>C2_EXTCLK_DLLOUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C3_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>C3_EXTCLK_DLLOUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C4_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>C5_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C6_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>C7_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>C8_COUT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN_0_SRC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKIN_1_SRC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_LOSS_EDGE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_LOSS_SW_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_SW_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CMP_BUF_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CP_COMP</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CP_CURRENT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CTRL_OVERRIDE_SETTING</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DLL_SRC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1c</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPADIV_VCOPH_DIV</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DPRIO0_BASE_ADDR</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPRIO_DPS_ATPGMODE_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DPRIO_DPS_CLK_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPRIO_DPS_CSR_TEST_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DPRIO_DPS_ECN_MUX</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPRIO_DPS_RESERVED_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DPRIO_DPS_RST_N_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPRIO_DPS_SCANEN_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DSM_DITHER</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DSM_OUT_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DSM_RESET</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ECN_BYPASS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ECN_TEST_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FBCLK_MUX_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FBCLK_MUX_2</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FORCELOCK</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FPLL_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FRACTIONAL_CARRY_OUT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FRACTIONAL_DIVISION_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>32 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FRACTIONAL_VALUE_READY</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LF_TESTEN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCK_FILTER_CFG_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-fff</p></td>
<td><p>001</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCK_FILTER_TEST</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MANUAL_CLK_SW_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>M_CNT_BYPASS_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>M_CNT_COARSE_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>M_CNT_FINE_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>M_CNT_HI_DIV_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>M_CNT_IN_SRC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>M_CNT_LO_DIV_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>M_CNT_LO_PRESET_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>M_CNT_ODD_DIV_DUTY_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>M_CNT_PH_MUX_PRESET_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>NREVERT_INVERT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>N_CNT_BYPASS_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>N_CNT_COARSE_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>N_CNT_FINE_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>N_CNT_HI_DIV_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>N_CNT_LO_DIV_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>N_CNT_ODD_DIV_DUTY_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_ATB</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_ATB_COMP_MINUS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_ATB_COMP_PLUS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_ATB_EN0</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_ATB_EN0_PRECOMP</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_ATB_EN1</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_ATB_EN1_PRECOMP</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_ATB_MODE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_BG_KICKSTART</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_BG_POWERDOWN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_BYPASS_MODE_CTRL_CURRENT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_BYPASS_MODE_CTRL_VOLTAGE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PL_AUX_COMP_POWERDOWN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PL_AUX_VBGMON_POWERDOWN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PM_AUX_CAL_CLK_TEST_SEL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PM_AUX_CAL_RESULT_STATUS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PM_AUX_IQCLK_CAL_CLK_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PM_AUX_RX_IMP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PM_AUX_TERM_CAL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PM_AUX_TERM_CAL_RX_OVER_VAL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PM_AUX_TERM_CAL_RX_OVER_VAL_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PM_AUX_TERM_CAL_TX_OVER_VAL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PM_AUX_TERM_CAL_TX_OVER_VAL_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PM_AUX_TEST_COUNTER</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PM_AUX_TX_IMP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REF_BUF_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REGULATION_BYPASS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_BOOST</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RIPPLECAP_CTRL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SLF_RST</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SW_REFCLK_SRC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TCLK_MUX_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TCLK_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TESTDN_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TESTUP_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TEST_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UNLOCK_FILTER_CFG_SETTING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VC0DIV_OVERRIDE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCCD0G_ATB</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCCD0G_OUTPUT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCCD1G_ATB</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCCD1G_OUTPUT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCCM1G_TAP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>b</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCCR_PD</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCO0PH_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCO_DIV</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCO_PH0_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCO_PH1_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCO_PH2_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCO_PH3_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCO_PH4_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCO_PH5_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCO_PH6_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCO_PH7_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCTRL_TEST_VOLTAGE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTCLK_CNT_SRC</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1c</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTCLK_ENABLE</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTCLK_INVERT</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BYPASS_EN</p></td>
<td><p>0-8</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CNT_COARSE_DELAY</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CNT_FINE_DELAY</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CNT_IN_SRC</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CNT_PH_MUX_PRESET</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CNT_PRESET</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DPRIO0_CNT_HI_DIV</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPRIO0_CNT_LO_DIV</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>01</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DPRIO0_CNT_ODD_DIV_EVEN_DUTY_EN</p></td>
<td><p>0-8</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SRC</p></td>
<td><p>0-8</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOADEN_COARSE_DELAY</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOADEN_ENABLE</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOADEN_FINE_DELAY</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LVDSCLK_COARSE_DELAY</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LVDSCLK_ENABLE</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LVDSCLK_FINE_DELAY</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 27%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ATPGMODE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK0_BAD</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK1_BAD</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKEN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKSEL</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CNT_SEL</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CSR_TEST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTSWITCH</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FBCLK_IN_L</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FBCLK_IN_R</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NRESET</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PFDEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHASE_DONE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHASE_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_BYTE_EN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_CLK</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_MDIO_DIS</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_READ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_READDATA</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_REG_ADDR</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_RST_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_SER_SHIFT_LOAD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_WRITE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_WRITEDATA</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCANEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UP_DN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 10%" />
<col style="width: 11%" />
<col style="width: 5%" />
<col style="width: 14%" />
<col style="width: 48%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKDOUT</p></td>
<td></td>
<td><p>0</p></td>
<td><p>&gt;</p></td>
<td><p>DLL:CLKIN</p></td>
<td><p>Dedicated differential I/O PLL counter to DLL</p></td>
</tr>
<tr class="row-odd"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Raising-edge or differential clock pin to pll</p></td>
</tr>
<tr class="row-even"><td><p>CLKOUT</p></td>
<td></td>
<td><p>0-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXCR:PLLIN</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td></td>
<td><p>0-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXHG:PLLIN</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>CLKOUT</p></td>
<td></td>
<td><p>0-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXHR:PLLIN</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td></td>
<td><p>5-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXVG:PLLIN</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>CLKOUT</p></td>
<td></td>
<td><p>0-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXVR:PLLIN</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>EXTCLK</p></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>GPIO:PLLDIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ZDB_IN</p></td>
<td></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Zero-delay buffer pin to pll</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cbuf">
<h4>CBUF<a class="headerlink" href="#cbuf" title="Permalink to this headline">¶</a></h4>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 15%" />
<col style="width: 9%" />
<col style="width: 15%" />
<col style="width: 13%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>EFB_MUX</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EFB_MUX_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTCLKOUT_MUX_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FBIN_MUX</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MUX0</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MUX0_EN</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MUX1</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MUX1_EN</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MUX2</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MUX2_EN</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MUX3</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MUX3_EN</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VCOPH_MUX</p></td>
<td><p>0-1</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VCOPH_MUX_EN</p></td>
<td><p>0-1</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmuxcr">
<h4>CMUXCR<a class="headerlink" href="#cmuxcr" title="Permalink to this headline">¶</a></h4>
<p>The three or four Corner CMUX drives 3 horizontal RCLK grids and 3 vertical each.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 22%" />
<col style="width: 9%" />
<col style="width: 5%" />
<col style="width: 12%" />
<col style="width: 8%" />
<col style="width: 44%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN_INPUT_SELECT_0</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pin0</p></li>
<li><p>pin2</p></li>
</ul>
</td>
<td><p>pin0</p></td>
<td><p>Raising-edge clock input selector for mux input 0</p></td>
</tr>
<tr class="row-odd"><td><p>CLKPIN_INPUT_SELECT_1</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pin1</p></li>
<li><p>pin3</p></li>
</ul>
</td>
<td><p>pin1</p></td>
<td><p>Raising-edge clock input selector for mux input 1</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_REGISTER_MODE</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>enout</p></li>
<li><p>reg1_enout</p></li>
<li><p>reg2_enout</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>Enable line buffering mode</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_REGISTER_POWER_UP</p></td>
<td><p>0-5</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Value of the enable ff outputs at reset time</p></td>
</tr>
<tr class="row-even"><td><p>INPUT_SELECT</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>f</p></td>
<td><p>Clock mux main input selector</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN_INPUT_SELECT_0</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npin0</p></li>
<li><p>npin2</p></li>
</ul>
</td>
<td><p>npin0</p></td>
<td><p>Falling-edge clock input selector for mux input 4</p></td>
</tr>
<tr class="row-even"><td><p>NCLKPIN_INPUT_SELECT_1</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npin1</p></li>
<li><p>npin3</p></li>
</ul>
</td>
<td><p>npin1</p></td>
<td><p>Falling-edge clock input selector for mux input 5</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_ENABLE_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_ENABLE_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_PRE_INPUT_SELECT_0</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_PRE_INPUT_SELECT_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_PRE_INPUT_SELECT_2</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_PRE_INPUT_SELECT_3</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 22%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKFBOUT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>RCLKFB</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>Routing grid clock inputs</p></td>
</tr>
<tr class="row-even"><td><p>CLKOUT</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>RCLK</p></td>
<td><p>Clock mux clock grid driver</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Clock enable</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 6%" />
<col style="width: 16%" />
<col style="width: 42%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-17</p></td>
<td><p>&lt;</p></td>
<td><p>FPLL:CLKOUT</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmuxhg">
<h4>CMUXHG<a class="headerlink" href="#cmuxhg" title="Permalink to this headline">¶</a></h4>
<p>The two Global Horizontal CMUX drive four GCLK grids each.  The mux
provides selection between positive and negative clock pins, pll
counter outputs, HPS clocks and HSSI clocks (TODO).  There’s also four
DCMUX inputs bringing clocks from the clock or the data network.  The
enable management circuit allows to sync on the inverted output clock
through one or two FFs.  The burst block is undocumented, but probably
keeps enable up for a specific number of clocks upon recieving an
input enable edge.  There’s a system to switch dynamically between 4
clock sources (TODO).  There’s also a possible selection between
feedback signals to send to PLLs.</p>
<p>The circuit is present in 4 instances, each driving a different GCLK
betwork.  The connections between the CLKIN (DCMUX) inputs and the
selection mux depends on the instance:</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 48%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 13%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Inst. - CLKIN</p></th>
<th class="head"><p>0</p></th>
<th class="head"><p>1</p></th>
<th class="head"><p>2</p></th>
<th class="head"><p>3</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>27</p></td>
<td><p>33</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>27</p></td>
<td><p>33</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td></td>
<td></td>
<td><p>27</p></td>
<td><p>33</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td></td>
<td></td>
<td><p>27</p></td>
<td><p>33</p></td>
</tr>
</tbody>
</table>
<figure class="align-default" id="id4">
<a class="reference internal image-reference" href="_images/cmuxhg.svg"><img alt="_images/cmuxhg.svg" src="_images/cmuxhg.svg" width="100%" /></a>
<figcaption>
<p><span class="caption-text">Global horizontal cmux..</span><a class="headerlink" href="#id4" title="Permalink to this image">¶</a></p>
</figcaption>
</figure>
<table class="docutils align-default">
<colgroup>
<col style="width: 19%" />
<col style="width: 5%" />
<col style="width: 3%" />
<col style="width: 8%" />
<col style="width: 7%" />
<col style="width: 57%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BURST_COUNT</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>Optional fixed burst count</p></td>
</tr>
<tr class="row-odd"><td><p>BURST_COUNT_CTRL</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>static</p></li>
<li><p>core_ctrl</p></li>
</ul>
</td>
<td><p>static</p></td>
<td><p>Selection of the burst count between fixed and coming from the routing network</p></td>
</tr>
<tr class="row-even"><td><p>BURST_EN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Whether to use the burst system</p></td>
</tr>
<tr class="row-odd"><td><p>CLKPIN_INPUT_SELECT_0</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pina</p></li>
<li><p>pinb</p></li>
</ul>
</td>
<td><p>pina</p></td>
<td><p>Raising-edge clock input selector for mux input 0</p></td>
</tr>
<tr class="row-even"><td><p>CLKPIN_INPUT_SELECT_1</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pina</p></li>
<li><p>pinb</p></li>
</ul>
</td>
<td><p>pina</p></td>
<td><p>Raising-edge clock input selector for mux input 1</p></td>
</tr>
<tr class="row-odd"><td><p>CLKPIN_INPUT_SELECT_2</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pina</p></li>
<li><p>pinb</p></li>
</ul>
</td>
<td><p>pina</p></td>
<td><p>Raising-edge clock input selector for mux input 2</p></td>
</tr>
<tr class="row-even"><td><p>CLKPIN_INPUT_SELECT_3</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pina</p></li>
<li><p>pinb</p></li>
</ul>
</td>
<td><p>pina</p></td>
<td><p>Raising-edge clock input selector for mux input 3</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_SELECT_A</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_SELECT_B</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_SELECT_C</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_SELECT_D</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_REGISTER_MODE</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>enout</p></li>
<li><p>reg1_enout</p></li>
<li><p>reg2_enout</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>Enable line buffering mode</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_REGISTER_POWER_UP</p></td>
<td><p>0-3</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Value of the enable ff outputs at reset time</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT_SELECT</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>23</p></td>
<td><p>Clock mux main input selector</p></td>
</tr>
<tr class="row-even"><td><p>NCLKPIN_INPUT_SELECT_0</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npina</p></li>
<li><p>npinb</p></li>
</ul>
</td>
<td><p>npina</p></td>
<td><p>Falling-edge clock input selector for mux input 4</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN_INPUT_SELECT_1</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npina</p></li>
<li><p>npinb</p></li>
</ul>
</td>
<td><p>npina</p></td>
<td><p>Falling-edge clock input selector for mux input 5</p></td>
</tr>
<tr class="row-even"><td><p>NCLKPIN_INPUT_SELECT_2</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npina</p></li>
<li><p>npinb</p></li>
</ul>
</td>
<td><p>npina</p></td>
<td><p>Falling-edge clock input selector for mux input 6</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN_INPUT_SELECT_3</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npina</p></li>
<li><p>npinb</p></li>
</ul>
</td>
<td><p>npina</p></td>
<td><p>Falling-edge clock input selector for mux input 7</p></td>
</tr>
<tr class="row-even"><td><p>ORPHAN_PLL_INPUT_SELECT_0</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>orphan_pll0</p></li>
<li><p>orphan_pll3</p></li>
</ul>
</td>
<td><p>orphan_pll0</p></td>
<td><p>Select between two pll outputs before the main mux input 24</p></td>
</tr>
<tr class="row-odd"><td><p>ORPHAN_PLL_INPUT_SELECT_1</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>orphan_pll1</p></li>
<li><p>orphan_pll4</p></li>
</ul>
</td>
<td><p>orphan_pll1</p></td>
<td><p>Select between two pll outputs before the main mux input 25</p></td>
</tr>
<tr class="row-even"><td><p>ORPHAN_PLL_INPUT_SELECT_2</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>orphan_pll2</p></li>
<li><p>orphan_pll5</p></li>
</ul>
</td>
<td><p>orphan_pll2</p></td>
<td><p>Select between two pll outputs before the main mux input 26 (unused in practice, inputs not connected)</p></td>
</tr>
<tr class="row-odd"><td><p>TESTSYN_ENOUT_SELECT</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>core_en</p></li>
<li><p>pre_synenb</p></li>
</ul>
</td>
<td><p>core_en</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DYNAMIC_CLK_SELECT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FEEDBACK_DRIVER_SELECT_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>in0_vcc</p></li>
<li><p>in1</p></li>
<li><p>in2_vcc</p></li>
<li><p>in3_vcc</p></li>
<li><p>in4_vcc</p></li>
<li><p>in5</p></li>
<li><p>in6</p></li>
<li><p>in7</p></li>
</ul>
</td>
<td><p>in0_vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FEEDBACK_DRIVER_SELECT_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>in0_vcc</p></li>
<li><p>in1</p></li>
<li><p>in2_vcc</p></li>
<li><p>in3_vcc</p></li>
<li><p>in4_vcc</p></li>
<li><p>in5</p></li>
<li><p>in6</p></li>
<li><p>in7</p></li>
</ul>
</td>
<td><p>in0_vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ORPHAN_PLL_FEEDBACK_OUT_SELECT_0</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ORPHAN_PLL_FEEDBACK_OUT_SELECT_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_ENABLE_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_ENABLE_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_OUT_SELECT_0</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_OUT_SELECT_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 12%" />
<col style="width: 13%" />
<col style="width: 20%" />
<col style="width: 42%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BURSTCNT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>Burst block counter value</p></td>
</tr>
<tr class="row-odd"><td><p>CLKFBOUT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GCLKFB</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>Routing grid clock inputs</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GCLK</p></td>
<td><p>Clock mux clock grid driver</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Clock enable</p></td>
</tr>
<tr class="row-odd"><td><p>SWITCHCLK</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>Dynamically selected clock output</p></td>
</tr>
<tr class="row-even"><td><p>SWITCHIN</p></td>
<td><p>0-3</p></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Dynamic clock selection input</p></td>
</tr>
<tr class="row-odd"><td><p>SYN_EN</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 11%" />
<col style="width: 12%" />
<col style="width: 5%" />
<col style="width: 20%" />
<col style="width: 40%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-17, 19</p></td>
<td><p>&lt;</p></td>
<td><p>FPLL:CLKOUT</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>HPS_CLOCKS:CLKOUT</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmuxvg">
<h4>CMUXVG<a class="headerlink" href="#cmuxvg" title="Permalink to this headline">¶</a></h4>
<p>The two Global Vertical CMUX drive four GCLK grids each.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 7%" />
<col style="width: 4%" />
<col style="width: 9%" />
<col style="width: 8%" />
<col style="width: 54%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BURST_COUNT</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>Optional fixed burst count</p></td>
</tr>
<tr class="row-odd"><td><p>BURST_COUNT_CTRL</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>static</p></li>
<li><p>core_ctrl</p></li>
</ul>
</td>
<td><p>static</p></td>
<td><p>Selection of the burst count between fixed and coming from the routing network</p></td>
</tr>
<tr class="row-even"><td><p>BURST_EN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>Whether to use the burst system</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_SELECT_A</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_SELECT_B</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_SELECT_C</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_SELECT_D</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_REGISTER_MODE</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>enout</p></li>
<li><p>reg1_enout</p></li>
<li><p>reg2_enout</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>Enable line buffering mode</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_REGISTER_POWER_UP</p></td>
<td><p>0-3</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Value of the enable ff outputs at reset time</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT_SELECT</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1b</p></td>
<td><p>Clock mux main input selector</p></td>
</tr>
<tr class="row-even"><td><p>TESTSYN_ENOUT_SELECT</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>core_en</p></li>
<li><p>pre_synenb</p></li>
</ul>
</td>
<td><p>pre_synenb</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DYNAMIC_CLK_SELECT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_ENABLE_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_ENABLE_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_ENABLE_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_ENABLE_2</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_ENABLE_3</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 21%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BURSTCNT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKFBOUT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GCLKFB</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>Routing grid clock inputs</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GCLK</p></td>
<td><p>Clock mux clock grid driver</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Clock enable</p></td>
</tr>
<tr class="row-odd"><td><p>SWITCHCLK</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SWITCHIN</p></td>
<td><p>0-3</p></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>Dynamic clock selection input</p></td>
</tr>
<tr class="row-odd"><td><p>SYN_EN</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 11%" />
<col style="width: 12%" />
<col style="width: 5%" />
<col style="width: 20%" />
<col style="width: 40%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>&lt;</p></td>
<td><p>FPLL:CLKOUT</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>PLLIN</p></td>
<td></td>
<td><p>4-7</p></td>
<td><p>&lt;</p></td>
<td><p>HPS_CLOCKS:CLKOUT</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmuxhr">
<h4>CMUXHR<a class="headerlink" href="#cmuxhr" title="Permalink to this headline">¶</a></h4>
<p>The two Regional Horizontal CMUX drive 12 vertical RCLK grids each, half on each side.  Six are lost when touching the HPS.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 22%" />
<col style="width: 8%" />
<col style="width: 5%" />
<col style="width: 18%" />
<col style="width: 8%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN_INPUT_SELECT</p></td>
<td><p>0-11</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pina</p></li>
<li><p>pinb</p></li>
</ul>
</td>
<td><p>pina</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_REGISTER_MODE</p></td>
<td><p>0-11</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>enout</p></li>
<li><p>reg1_enout</p></li>
<li><p>reg2_enout</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>Enable line buffering mode</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_REGISTER_POWER_UP</p></td>
<td><p>0-11</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Value of the enable ff outputs at reset time</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT_SELECT</p></td>
<td><p>0-11</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>13</p></td>
<td><p>Clock mux main input selector</p></td>
</tr>
<tr class="row-even"><td><p>NCLKPIN_INPUT_SELECT</p></td>
<td><p>0-11</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>npina</p></li>
<li><p>npinb</p></li>
</ul>
</td>
<td><p>npina</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_PRE_INPUT_SELECT_0</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_PRE_INPUT_SELECT_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOT_PRE_INPUT_SELECT_2</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BOT_PRE_INPUT_SELECT_3</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FEEDBACK_DRIVER_SELECT_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>orphan_pll_mcnto0</p></li>
<li><p>orphan_pll_mcnto1</p></li>
<li><p>orphan_pll_mcnto2</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FEEDBACK_DRIVER_SELECT_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>orphan_pll_mcnto0</p></li>
<li><p>orphan_pll_mcnto1</p></li>
<li><p>orphan_pll_mcnto2</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_ENABLE_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLL_FEEDBACK_ENABLE_1</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PRE_INPUT_SELECT_0</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PRE_INPUT_SELECT_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PRE_INPUT_SELECT_2</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PRE_INPUT_SELECT_3</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_PRE_INPUT_SELECT_0</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_PRE_INPUT_SELECT_1</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_PRE_INPUT_SELECT_2</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TOP_PRE_INPUT_SELECT_3</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>1f</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 22%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKFBIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKFBOUT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>RCLKFB</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>Routing grid clock inputs</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td><p>0-11</p></td>
<td></td>
<td><p>RCLK</p></td>
<td><p>Clock mux clock grid driver</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE</p></td>
<td><p>0-11</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Clock enable</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 5%" />
<col style="width: 20%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-25</p></td>
<td><p>&lt;</p></td>
<td><p>FPLL:CLKOUT</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-6, 20-21</p></td>
<td><p>&lt;</p></td>
<td><p>HPS_CLOCKS:CLKOUT</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmuxvr">
<h4>CMUXVR<a class="headerlink" href="#cmuxvr" title="Permalink to this headline">¶</a></h4>
<p>The two Global Vertical CMUX drive 20 horizontal RCLK grids each half on each side.  Ten are lost when touching the HPS.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 23%" />
<col style="width: 9%" />
<col style="width: 5%" />
<col style="width: 13%" />
<col style="width: 8%" />
<col style="width: 41%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ENABLE_REGISTER_MODE</p></td>
<td><p>0-19</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>enout</p></li>
<li><p>reg1_enout</p></li>
<li><p>reg2_enout</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>Enable line buffering mode</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_REGISTER_POWER_UP</p></td>
<td><p>0-19</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-1</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>Value of the enable ff outputs at reset time</p></td>
</tr>
<tr class="row-even"><td><p>INPUT_SELECT</p></td>
<td><p>0-19</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>b</p></td>
<td><p>Clock mux main input selector</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_FEEDBACK_ENABLE_0</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vcc</p></li>
<li><p>pll_mcnt0</p></li>
</ul>
</td>
<td><p>vcc</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 22%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>Routing grid clock inputs</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td><p>0-19</p></td>
<td></td>
<td><p>RCLK</p></td>
<td><p>Clock mux clock grid driver</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE</p></td>
<td><p>0-19</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>Clock enable</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 5%" />
<col style="width: 20%" />
<col style="width: 39%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKPIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Raising-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>NCLKPIN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:COMBOUT</p></td>
<td><p>Falling-edge clock pin to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-8, 18-24</p></td>
<td><p>&lt;</p></td>
<td><p>FPLL:CLKOUT</p></td>
<td><p>PLL counter output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>PLLIN</p></td>
<td></td>
<td><p>0-8</p></td>
<td><p>&lt;</p></td>
<td><p>HPS_CLOCKS:CLKOUT</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmuxp">
<h4>CMUXP<a class="headerlink" href="#cmuxp" title="Permalink to this headline">¶</a></h4>
<p>The CMUXP drive two PCLK each.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 14%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 22%" />
<col style="width: 37%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td><p>0</p></td>
<td><p>DCMUX</p></td>
<td><p>Routing grid clock input</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>PCLK</p></td>
<td><p>Clock mux clock grid driver</p></td>
</tr>
</tbody>
</table>
</section>
<section id="ctrl">
<h4>CTRL<a class="headerlink" href="#ctrl" title="Permalink to this headline">¶</a></h4>
<p>The Control block gives access to a number of anciliary functions of the FPGA.</p>
<p>TODO: everything, GOUT/GIN/DCMUX mapping is done</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 27%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 23%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CAPTNUPDT_RU</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKDRUSER</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_OUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_OUT1</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK_CHIPID</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLOCK_CRC</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK_OPREG</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLOCK_PR</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK_RU</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLOCK_SPI</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CONFIG</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CORECTL_JTAG</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CORECTL_PR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CRCERROR</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA0IN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA0OE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA0OUT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA1IN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA1OE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA1OUT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA2IN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA2OE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA2OUT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA3IN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA3OE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA3OUT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT</p></td>
<td></td>
<td><p>0-24</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DONE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>END_OF_ED_FULLCHIP</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTERNALREQUEST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>NCE_OUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NTDOPINENA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OERROR</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OSC_ENA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT_ENABLE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PRREQUEST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>READY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REGIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_OUT_CHIPID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_OUT_CRC</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REG_OUT_OPREG</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REG_OUT_RU</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTTIMER</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RUNIDLEUSER</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCE_IN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SHIFTNLD_CHIPID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SHIFTNLD_CRC</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SHIFTNLD_OPREG</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SHIFTNLD_RU</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SHIFTUSER</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TCKCORE</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TCKUTAP</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TDICORE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TDIUTAP</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TDOCORE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TDOUTAP</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TMSCORE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TMSUTAP</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>UPDATEUSER</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USR1USER</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hssi">
<h4>HSSI<a class="headerlink" href="#hssi" title="Permalink to this headline">¶</a></h4>
<p>The High speed serial interface blocks control the
serializing/deserializing capabilities of the FPGA.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 35%" />
<col style="width: 8%" />
<col style="width: 5%" />
<col style="width: 22%" />
<col style="width: 17%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PCS8G_AGGREGATE_DSKW_CONTROL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>write</p></li>
<li><p>read</p></li>
</ul>
</td>
<td><p>write</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_AGGREGATE_DSKW_SM_OPERATION</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>xaui_sm</p></li>
<li><p>srio_sm</p></li>
</ul>
</td>
<td><p>xaui_sm</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_AGGREGATE_PCS_DW_BONDING</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_AGGREGATE_POWERDOWN_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_AGGREGATE_REFCLK_DIG_SEL_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_AGGREGATE_XAUI_SM</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>xaui_legacy_sm</p></li>
<li><p>xaui_sm</p></li>
<li><p>disable</p></li>
</ul>
</td>
<td><p>xaui_legacy_sm</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_IF_HIP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_IF_HRDRSTCTRL_CFGUSR_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_IF_HRDRSTCTRL_CFG_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_IF_TESTBUF_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pcs8g</p></li>
<li><p>pma_if</p></li>
</ul>
</td>
<td><p>pcs8g</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_IF_USRMODE_SEL4RST</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>usermode</p></li>
<li><p>last_frz</p></li>
</ul>
</td>
<td><p>usermode</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC0</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC1</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC10</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC11</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC2</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC3</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC4</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC5</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC6</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC7</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC8</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PLD_PLD_SIDE_RES_SRC9</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PLD_SIDE_DATA_SRC</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PMA_IF_AUTO_SPEED_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PMA_IF_BLOCK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PMA_IF_FORCE_FREQDET</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>force0</p></li>
<li><p>force1</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PMA_IF_G3PCS</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PMA_IF_PMA_IF_DFT_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PMA_IF_PMA_IF_DFT_VAL</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PMA_IF_PM_GEN1_2_CNT</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cnt_32k</p></li>
<li><p>cnt_64k</p></li>
</ul>
</td>
<td><p>cnt_32k</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PMA_IF_PPMSEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>default</p></li>
<li><p>ppm_100</p></li>
<li><p>ppm_125</p></li>
<li><p>ppm_62_5</p></li>
<li><p>ppm_200</p></li>
<li><p>ppm_300</p></li>
<li><p>ppm_250</p></li>
<li><p>ppm_500</p></li>
<li><p>ppm_1000</p></li>
<li><p>ppm_other</p></li>
</ul>
</td>
<td><p>default</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PMA_IF_PPM_CNT_RST</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COM_PCS_PMA_IF_PPM_EARLY_DEASSERT</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>COM_PCS_PMA_IF_PPM_POST_EIDLE_DLY</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>200</p></li>
<li><p>400</p></li>
</ul>
</td>
<td><p>200</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_BASE_ADDR</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DEFAULT_BROADCAST_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_1_2_SYMBOL_BO</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-fff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_8B10B_DECODER</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>sgx</p></li>
<li><p>ibm</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_8B10B_DECODER_OUTPUT_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>data_8b10b</p></li>
<li><p>data_xaui_sm</p></li>
</ul>
</td>
<td><p>data_8b10b</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_AGC_BLOCK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>same</p></li>
<li><p>other</p></li>
</ul>
</td>
<td><p>same</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_AUTO_ERROR_REPLACE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_AUTO_SPEED_NEGO</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>40 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_BDS_DEC_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_BIST_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_BIST_CLR_FLAG_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_BIST_VER</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>incremental</p></li>
<li><p>cjpat</p></li>
<li><p>crpat</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_BIT_REVERSAL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_BYTEORDER_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_BYTE_DESERIALIZER</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>bds_by_2</p></li>
<li><p>bds_by_2_det</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_BYTE_ORDER</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>23 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_CDR_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>30 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_CFIFO_RST_PLD_CTRL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_CID_PATTERN</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_CLK1</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clk1</p></li>
<li><p>tx_pma</p></li>
<li><p>agg</p></li>
<li><p>agg_top_or_bottom</p></li>
</ul>
</td>
<td><p>clk1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_CLK2</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>rcvd_clk</p></li>
<li><p>tx_pma</p></li>
<li><p>refclk_dig2</p></li>
</ul>
</td>
<td><p>rcvd_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_CLK_FREE_RUNNNING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_DESKEW</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>xaui</p></li>
<li><p>srio_v2p1</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_DESKEW_PROG_PAT_ONLY_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_DESKEW_RDCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_DW_DESKEW_WRCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_DW_PC_WRCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_DW_RM_RDCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_DW_RM_WRCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_DW_WA_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_EIDLE_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_EIDLE_EIOS_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_EIDLE_ENTRY_IEI_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_EIDLE_ENTRY_SD_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_ERR_FLAGS_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>flags_8b10b</p></li>
<li><p>flags_wa</p></li>
</ul>
</td>
<td><p>flags_8b10b</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_INVALID_CODE_FLAG_ONLY_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PAD_EDB_ERROR_REPLACE</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>edb</p></li>
<li><p>pad</p></li>
<li><p>edb_dynamic</p></li>
</ul>
</td>
<td><p>edb</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PARALLEL_LOOPBACK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PCFIFO_RST_PLD_CTRL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PCS_BYPASS_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PCS_URST_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PC_RDCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PHASE_COMPENSATION_FIFO</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>normal_latency</p></li>
<li><p>pid_ctrl_normal_latency</p></li>
<li><p>low_latency</p></li>
<li><p>pid_ctrl_low_latency</p></li>
<li><p>register_fifo</p></li>
</ul>
</td>
<td><p>normal_latency</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PIPE_IF_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PLANE_BONDING_COMP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PLANE_BONDING_MASTER</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PMA_DW</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>8</p></li>
<li><p>10</p></li>
<li><p>16</p></li>
<li><p>20</p></li>
</ul>
</td>
<td><p>8</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_POLARITY_INVERSION_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_POLINV_8B10B_DEC_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PRBS_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_PRBS_CLR_FLAG_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_PRBS_VER</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>prbs_7_dw_8_10</p></li>
<li><p>prbs_23_dw_hf_sw</p></li>
<li><p>prbs_7_sw_hf_dw_lf_sw</p></li>
<li><p>prbs_lf_dw_mf_sw</p></li>
<li><p>prbs_23_sw_mf_dw</p></li>
<li><p>prbs_15</p></li>
<li><p>prbs_31</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_RATHER_MATCH</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>68 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_RCVD_CLK</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>rcvd_clk</p></li>
<li><p>tx_pma</p></li>
</ul>
</td>
<td><p>rcvd_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_RD_CLK</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>rx_clk</p></li>
<li><p>pld</p></li>
</ul>
</td>
<td><p>rx_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_REFCLK_SEL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_RE_BO_ON_WA_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_RUNLENGTH_CHECK</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>00-7f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_SW_DESKEW_WRCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_SW_PC_WRCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_SW_RM_RDCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_SW_RM_WRCLK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_SYMBOL_SWAP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_TEST_BUS_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>prbs_bist</p></li>
<li><p>tx</p></li>
<li><p>tx_ctrl_plane</p></li>
<li><p>wa</p></li>
<li><p>deskew</p></li>
<li><p>rm</p></li>
<li><p>rx_ctrl</p></li>
<li><p>pcie_ctrl</p></li>
<li><p>rx_ctrl_plane</p></li>
<li><p>agg</p></li>
</ul>
</td>
<td><p>prbs_bist</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_VALID_MASK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_WA_BOUNDARY_LOCK</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>auto_align_pld_ctrl</p></li>
<li><p>sync_sm</p></li>
<li><p>deterministic_latency</p></li>
<li><p>bit_slip</p></li>
</ul>
</td>
<td><p>auto_align_pld_ctrl</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_WA_CLK_SLIP_SPACING</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-3ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_WA_CLOCK_GATING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_WA_DET_LATENCY_SYNC_STATUS</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>delayed</p></li>
<li><p>immediate</p></li>
</ul>
</td>
<td><p>delayed</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_WA_DISP_ERR_FLAG_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_WA_KCHAR_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_WA_PD</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>43 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_WA_PLD_CONTROLLED</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>level_sensitive</p></li>
<li><p>pid_ctrl_sw</p></li>
<li><p>rising_edge_sensitive</p></li>
</ul>
</td>
<td><p>level_sensitive</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_RX_WA_SYNC_SM_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>38 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_RX_WR_CLK</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>rx_clk2</p></li>
<li><p>txfifo_rd_clk</p></li>
</ul>
</td>
<td><p>rx_clk2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_8B10B_DISP_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>on_ib</p></li>
<li><p>on</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_8B10B_ENCODER</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>ibm</p></li>
<li><p>sgx</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_8B10B_ENCODER_INPUT</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>xaui_sm</p></li>
<li><p>normal_data_path</p></li>
<li><p>gige_idle_conversion</p></li>
</ul>
</td>
<td><p>xaui_sm</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_AGC_BLOCK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>same</p></li>
<li><p>other</p></li>
</ul>
</td>
<td><p>same</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_BIST_CLOCK_GATE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_BIST_GEN</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>incremental</p></li>
<li><p>cjpat</p></li>
<li><p>crpat</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_BITSLIP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_BIT_REVERSAL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_BS_CLOCK_GATE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_BYPASS_PIPELINE_REG_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_BYTE_SERIALIZER_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_CC_DISPARITY_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_CID_PATTERN</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-1ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_DYNAMIC_CLOCK_SWITCH_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_FIFORD_CLOCK_GATE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_FIFOWR_CLOCK_GATE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_FORCE_ECHAR_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_FORCE_KCHAR_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_G2_FREQUENCY_SCALING</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>off</p></li>
<li><p>on</p></li>
</ul>
</td>
<td><p>off</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_LOOPBACK</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_PCFIFO_URST_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_PCS_BYPASS_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_PHASE_COMPENSATION_FIFO</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>normal_latency</p></li>
<li><p>pid_ctrl_normal_latency</p></li>
<li><p>low_latency</p></li>
<li><p>pid_ctrl_low_latency</p></li>
<li><p>register_fifo</p></li>
</ul>
</td>
<td><p>normal_latency</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_PHFIFO_REFCLK_B_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>refclk</p></li>
<li><p>tx_pma</p></li>
</ul>
</td>
<td><p>refclk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_PHFIFO_WRITE_CLK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>tx_clk</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_PLANE_BONDING_COMP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_PLANE_BONDING_CONSUMPTION</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>individual</p></li>
<li><p>bundled_master</p></li>
<li><p>slave_above</p></li>
<li><p>slave_below</p></li>
</ul>
</td>
<td><p>individual</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_PLANE_BONDING_CONSUMPTION</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>individual</p></li>
<li><p>bundled_master</p></li>
<li><p>slave_above</p></li>
<li><p>slave_below</p></li>
</ul>
</td>
<td><p>individual</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_PLANE_BONDING_MASTER</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_PMA_DW</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>8</p></li>
<li><p>10</p></li>
<li><p>16</p></li>
<li><p>20</p></li>
</ul>
</td>
<td><p>8</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_POLARITY_INVERSION_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_PRBS_CLOCK_GATE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_PRBS_GEN</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>prbs_7_dw_8_10</p></li>
<li><p>prbs_23_dw_hf_sw</p></li>
<li><p>prbs_7_sw_hf_dw_lf_sw</p></li>
<li><p>prbs_lf_dw_mf_sw</p></li>
<li><p>prbs_23_sw_mf_dw</p></li>
<li><p>prbs_15</p></li>
<li><p>prbs_31</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_SYMBOL_SWAP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_DIGI_TX_TXCLK_FREERUN_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_DIGI_TX_TXPCS_URST_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_MDIO_DIS_CVP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_MDIO_DIS_FORCE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_PIPE_INTF_TOP_DESERIAL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_PIPE_INTF_TOP_ERROR_REPLACE_PAD</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>edb</p></li>
<li><p>pad</p></li>
</ul>
</td>
<td><p>edb</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_PIPE_INTF_TOP_IND_ERROR_REPORTING</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_PIPE_INTF_TOP_PHYSTATUS_RST_TOGGLE</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_PIPE_INTF_TOP_RPRE_EMPH_SETTINGS</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>30 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_PIPE_INTF_TOP_RVOD_SEL_SETTINGS</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>30 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_PIPE_INTF_TOP_RXDETECT_BYPASS_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_PIPE_INTF_TOP_RX_PIPE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_PIPE_INTF_TOP_TXSWING_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS8G_PIPE_INTF_TOP_TX_PIPE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS8G_POWER_ISOLATION_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCS9G_PIPE_INTF_TOP_ELECIDLE_DELAY</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCS9G_PIPE_INTF_TOP_PHY_STATUS_DELAY</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLD_PCS_DEFAULT_BROADCAST_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLD_PCS_IF_BASE_ADDR</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLD_PCS_MDIO_DIS_CVP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLD_PCS_MDIO_DIS_FORCE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLD_PCS_POWER_ISOLATION_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PMA_PCS_DEFAULT_BROADCAST_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PMA_PCS_IF_BASE_ADDR</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PMA_PCS_MDIO_DIS_CVP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PMA_PCS_MDIO_DIS_FORCE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PMA_PCS_POWER_ISOLATION_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_PCS_PLD_IF_PCS_SIDE_BLOCK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>default</p></li>
<li><p>pcs8g</p></li>
</ul>
</td>
<td><p>default</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_PCS_PLD_SIDE_DATA_SRC</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_PCS_PMA_IF</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>default</p></li>
<li><p>pcs8g</p></li>
</ul>
</td>
<td><p>default</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_PCS_PMA_IF_CLKSLIP_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>slip_pcs8g</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_PCS_PLD_SIDE_DATA_SRC</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pld</p></li>
<li><p>b_hip</p></li>
</ul>
</td>
<td><p>pld</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_PCS_PMA_IF_BLOCK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>default</p></li>
<li><p>pcs8g</p></li>
</ul>
</td>
<td><p>default</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hip">
<h4>HIP<a class="headerlink" href="#hip" title="Permalink to this headline">¶</a></h4>
<p>The PCIe Hard-IP blocks control the PCIe interfaces of the FPGA.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 31%" />
<col style="width: 8%" />
<col style="width: 5%" />
<col style="width: 28%" />
<col style="width: 17%" />
<col style="width: 12%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BIST_MEMORY_SETTINGS_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>75 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BRIDGE_66MHZCAP</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BR_RCB</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ro</p></li>
<li><p>rw</p></li>
</ul>
</td>
<td><p>ro</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BYPASS_CDC</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BYPASS_CLK_SWITCH</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BYPASS_TL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDC_CLK_RELATION</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>plesiochronous</p></li>
<li><p>mesochronous</p></li>
</ul>
</td>
<td><p>plesiochronous</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDC_DUMMY_INSERT_LIMIT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CORE_CLK_DISABLE_CLK_SWITCH</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>core_clk_out</p></li>
<li><p>pld_clk</p></li>
</ul>
</td>
<td><p>core_clk_out</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CORE_CLK_DIVIDER</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
<li><p>16</p></li>
</ul>
</td>
<td><p>4</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CORE_CLK_OUT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>div_1</p></li>
<li><p>div_2</p></li>
</ul>
</td>
<td><p>div_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CORE_CLK_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>core_clk_out</p></li>
<li><p>pld_clk</p></li>
</ul>
</td>
<td><p>core_clk_out</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CORE_CLK_SOURCE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pll_fixed_clk</p></li>
<li><p>core_clk_in</p></li>
<li><p>pclk_in</p></li>
</ul>
</td>
<td><p>pll_fixed_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CVP_CLK_RESET</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CVP_DATA_COMPRESSED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CVP_DATA_ENCRYPTED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CVP_ISOLATION</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CVP_MODE_RESET</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CVP_RATE_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>full_rate</p></li>
<li><p>half_rate</p></li>
</ul>
</td>
<td><p>full_rate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DEVICE_NUMBER_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DEVSELTIM</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>fast_devsel_decoding</p></li>
<li><p>medium_devsel_decoding</p></li>
<li><p>slow_devsel_decoding</p></li>
</ul>
</td>
<td><p>fast_devsel_decoding</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DISABLE_AUTO_CRS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DISABLE_CLK_SWITCH</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DISABLE_LINK_X2_SUPPORT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DISABLE_TAG_CHECK</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EI_DELAY_POWERDOWN_COUNT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_ADAPTER_HALF_RATE_MODE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_CH01_PCLK_OUT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pclk_ch0</p></li>
<li><p>pclk_ch1</p></li>
</ul>
</td>
<td><p>pclk_ch0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_CH0_PCLK_OUT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pclk_central</p></li>
<li><p>pclk_ch01</p></li>
</ul>
</td>
<td><p>pclk_central</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_RX_BUFFER_CHECKING</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_RX_REORDERING</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FASTB2BCAP</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FC_INIT_TIMER_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FLOW_CONTROL_TIMEOUT_COUNT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FLOW_CONTROL_UPDATE_COUNT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>GEN12_LANE_RATE_MODE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>gen1</p></li>
<li><p>gen1_gen2</p></li>
</ul>
</td>
<td><p>gen1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>HARD_RESET_BYPASS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IEI_ENABLE_SETTINGS</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>disable_iei_logic</p></li>
<li><p>gen2_infei_gen1_infei</p></li>
<li><p>gen2_infei_gen1_infei_sd</p></li>
<li><p>gen2_infei_infsd_gen1_infei_sd</p></li>
<li><p>gen2_infei_infsd_gen1_infei_infsd</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>JTAG_ID_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>128 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>L01_ENTRY_LATENCY_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LANE_MASK</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>x8</p></li>
<li><p>x1</p></li>
<li><p>x2</p></li>
<li><p>x4</p></li>
</ul>
</td>
<td><p>x8</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LATTIM_RO_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-7f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MDIO_CB_OPBIT_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEMWRINV</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ro</p></li>
<li><p>rw</p></li>
</ul>
</td>
<td><p>ro</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MILLISECOND_CYCLE_COUNT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>20 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MULTI_FUNCTION</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-8</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>NATIONAL_INST_THRU_ENHANCE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_MODE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ep_native</p></li>
<li><p>ep_legacy</p></li>
<li><p>rp</p></li>
<li><p>sw_up</p></li>
<li><p>sw_dn</p></li>
<li><p>bridge</p></li>
<li><p>switch_mode</p></li>
<li><p>shared_mode</p></li>
</ul>
</td>
<td><p>ep_native</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCIE_SPEC_1P0_COMPLIANCE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>spec_1p0a</p></li>
<li><p>spec_1p1</p></li>
</ul>
</td>
<td><p>spec_1p0a</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCLK_OUT_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>core_clk_en</p></li>
<li><p>pclk_out</p></li>
</ul>
</td>
<td><p>core_clk_en</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PIPEX1_DEBUG_SEL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLNIOTRI_GATE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PORT_LINK_NUMBER_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REGISTER_PIPE_SIGNALS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RETRY_BUFFER_LAST_ACTIVE_ADDRESS_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RETRY_BUFFER_MEMORY_SETTINGS_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_1MS_COUNT_FREF_CLK_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>20 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_1US_COUNT_FREF_CLK_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>20 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_ALTPE2_CRST_N_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_ALTPE2_RST_N_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_ALTPE2_SRST_N_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_DEBUG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_FORCE_INACTIVE_RST</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_FREF_CLK_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_sel</p></li>
<li><p>ch1_sel</p></li>
<li><p>ch2_sel</p></li>
<li><p>ch3_sel</p></li>
<li><p>ch4_sel</p></li>
<li><p>ch5_sel</p></li>
<li><p>ch6_sel</p></li>
<li><p>ch7_sel</p></li>
<li><p>ch8_sel</p></li>
<li><p>ch9_sel</p></li>
<li><p>ch10_sel</p></li>
<li><p>ch11_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_HARD_BLOCK_ENABLE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>hard_rst_ctl</p></li>
<li><p>pld_rst_ctl</p></li>
</ul>
</td>
<td><p>hard_rst_ctl</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_HIP_EP</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>hip_not_ep</p></li>
<li><p>hip_ep</p></li>
</ul>
</td>
<td><p>hip_not_ep</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_LTSSM_DISABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_MASK_TX_PLL_LOCK_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch1_sel</p></li>
<li><p>ch4_sel</p></li>
<li><p>ch4_10_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_OFF_CAL_DONE_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_out</p></li>
<li><p>ch01_out</p></li>
<li><p>ch0123_out</p></li>
<li><p>ch0123_5678_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_OFF_CAL_EN_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_out</p></li>
<li><p>ch01_out</p></li>
<li><p>ch0123_out</p></li>
<li><p>ch0123_5678_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_PERSTN_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>perstn_pin</p></li>
<li><p>perstn_pld</p></li>
</ul>
</td>
<td><p>perstn_pin</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_PERST_ENABLE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>level</p></li>
<li><p>neg_edge</p></li>
</ul>
</td>
<td><p>level</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_PLD_CLR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_RX_PCS_RST_N_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_RX_PCS_RST_N_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_out</p></li>
<li><p>ch01_out</p></li>
<li><p>ch0123_out</p></li>
<li><p>ch012345678_out</p></li>
<li><p>ch012345678_10_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_RX_PLL_FREQ_LOCK_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_sel</p></li>
<li><p>ch01_sel</p></li>
<li><p>ch0123_sel</p></li>
<li><p>ch0123_5678_sel</p></li>
<li><p>ch0123_5678_phs_sel</p></li>
<li><p>ch0123_phs_sel</p></li>
<li><p>ch01_phs_sel</p></li>
<li><p>ch0_phs_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_RX_PLL_LOCK_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_sel</p></li>
<li><p>ch01_sel</p></li>
<li><p>ch0123_sel</p></li>
<li><p>ch0123_5678_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_RX_PMA_RSTB_CMU_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch1cmu_sel</p></li>
<li><p>ch4cmu_sel</p></li>
<li><p>ch4_10cmu_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_RX_PMA_RSTB_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_RX_PMA_RSTB_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_out</p></li>
<li><p>ch01_out</p></li>
<li><p>ch0123_out</p></li>
<li><p>ch012345678_out</p></li>
<li><p>ch012345678_10_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_A_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_A_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_B_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_B_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_C_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_C_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_D_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_D_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_E_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_E_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_F_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_F_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_G_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_G_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_H_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_H_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_I_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_I_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TIMER_J_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>milli_secs</p></li>
<li><p>micro_secs</p></li>
<li><p>fref_cycles</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TIMER_J_VALUE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TX_CMU_PLL_LOCK_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch1_sel</p></li>
<li><p>ch4_sel</p></li>
<li><p>ch4_10_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TX_LC_PLL_LOCK_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch1_sel</p></li>
<li><p>ch7_sel</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TX_LC_PLL_RSTB_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch1_out</p></li>
<li><p>ch7_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TX_PCS_RST_N_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TX_PCS_RST_N_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch0_out</p></li>
<li><p>ch01_out</p></li>
<li><p>ch0123_out</p></li>
<li><p>ch012345678_out</p></li>
<li><p>ch012345678_10_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TX_PMA_RSTB_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSTCTRL_TX_PMA_SYNCP_INV</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTCTRL_TX_PMA_SYNCP_SELECT</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>ch1_out</p></li>
<li><p>ch4_out</p></li>
<li><p>ch4_10_out</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RXFREQLK_CNT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>20 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RXFREQLK_CNT_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_CDC_ALMOST_FULL_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_L0S_COUNT_IDL_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_PTR0_NONPOSTED_DPRAM_MAX_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-3ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_PTR0_NONPOSTED_DPRAM_MIN_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-3ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_PTR0_POSTED_DPRAM_MAX_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-3ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_PTR0_POSTED_DPRAM_MIN_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-3ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SINGLE_RX_DETECT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SKP_INSERTION_CONTROL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SKP_OS_SCHEDULE_COUNT_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SLOTCLK_CFG</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>dynamic_slotclkcfg</p></li>
<li><p>static_slotclkcfgoff</p></li>
<li><p>static_slotclkcfgon</p></li>
</ul>
</td>
<td><p>dynamic_slotclkcfg</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SLOT_REGISTER_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TESTMODE_CONTROL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CDC_ALMOST_FULL_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_L0S_ADJUST</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_SWING_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USER_ID_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_CRC_FORWARDING</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VC0_CLK_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VC0_RX_BUFFER_MEMORY_SETTINGS_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VC0_RX_FLOW_CTRL_COMPL_DATA_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-fff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VC0_RX_FLOW_CTRL_COMPL_HEADER_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VC0_RX_FLOW_CTRL_NONPOSTED_DATA_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VC0_RX_FLOW_CTRL_NONPOSTED_HEADER_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VC0_RX_FLOW_CTRL_POSTED_DATA_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>000-fff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VC0_RX_FLOW_CTRL_POSTED_HEADER_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VC1_CLK_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VC_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VSEC_CAP_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VSEC_ID_DATA</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ASPM_OPTIONALITY</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR0_64BIT_MEM_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR0_IO_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR0_PREFETCHABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR0_SIZE_MASK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>28 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR1_64BIT_MEM_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>enabled</p></li>
<li><p>all_one</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR1_IO_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR1_PREFETCHABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR1_SIZE_MASK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>28 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR2_64BIT_MEM_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR2_IO_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR2_PREFETCHABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR2_SIZE_MASK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>28 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR3_64BIT_MEM_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>enabled</p></li>
<li><p>all_one</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR3_IO_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR3_PREFETCHABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR3_SIZE_MASK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>28 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR4_64BIT_MEM_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR4_IO_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR4_PREFETCHABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR4_SIZE_MASK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>28 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR5_64BIT_MEM_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>enabled</p></li>
<li><p>all_one</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR5_IO_SPACE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BAR5_PREFETCHABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BAR5_SIZE_MASK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>28 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BRIDGE_PORT_SSID_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BRIDGE_PORT_VGA_ENABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLASS_CODE_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>24 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COMPLETION_TIMEOUT</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cmpl_a</p></li>
<li><p>cmpl_ab</p></li>
<li><p>cmpl_abc</p></li>
<li><p>cmpl_abcd</p></li>
<li><p>cmpl_b</p></li>
<li><p>cmpl_bc</p></li>
<li><p>cmpl_bcd</p></li>
<li><p>disabled</p></li>
</ul>
</td>
<td><p>cmpl_a</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>D0_PME</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>D1_PME</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>D1_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>D2_PME</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>D2_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>D3_COLD_PME</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>D3_HOT_PME</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DEEMPHASIS_ENABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DEVICE_ID_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DEVICE_SPECIFIC_INIT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DIFFCLOCK_NFTS_COUNT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DISABLE_SNOOP_PACKET</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DLL_ACTIVE_REPORT_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ECRC_CHECK_CAPABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ECRC_GEN_CAPABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EIE_BEFORE_NFTS_COUNT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ELECTROMECH_INTERLOCK</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_COMPLETION_TIMEOUT_DISABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_FUNCTION_MSIX_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_L0S_ASPM</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_L1_ASPM</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENDPOINT_L0_LATENCY_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENDPOINT_L1_LATENCY_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXPANSION_BASE_ADDRESS_REGISTER_DATA_0</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>32 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTEND_TAG_FIELD</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FLR_CAPABILITY</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>GEN2_DIFFCLOCK_NFTS_COUNT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>GEN2_SAMECLOCK_NFTS_COUNT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>HOT_PLUG_SUPPORT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-7f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INDICATOR_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INTEL_ID_ACCESS</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INTERRUPT_PIN</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>inta</p></li>
<li><p>intb</p></li>
<li><p>intc</p></li>
<li><p>intd</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IO_WINDOW_ADDR_WIDTH</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>window_16_bit</p></li>
<li><p>window_32_bit</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>L0_EXIT_LATENCY_DIFFCLOCK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>L0_EXIT_LATENCY_SAMECLOCK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>L1_EXIT_LATENCY_DIFFCLOCK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>L1_EXIT_LATENCY_SAMECLOCK_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>L2_ASYNC_LOGIC</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOW_PRIORITY_VC</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MAXIMUM_CURRENT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MAX_LINK_WIDTH</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>x4</p></li>
<li><p>x2</p></li>
<li><p>x1</p></li>
<li><p>x8</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MAX_PAYLOAD_SIZE</p></td>
<td><p>0-7</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>128</p></li>
<li><p>256</p></li>
<li><p>512</p></li>
</ul>
</td>
<td><p>128</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MSIX_PBA_BIR_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MSIX_PBA_OFFSET_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>29 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MSIX_TABLE_BIR_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MSIX_TABLE_OFFSET_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>29 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MSIX_TABLE_SIZE_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MSI_64BIT_ADDRESSING_CAPABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MSI_MASKING_CAPABLE</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MSI_MULTI_MESSAGE_CAPABLE</p></td>
<td><p>0-7</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
<li><p>16</p></li>
<li><p>32</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MSI_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NO_COMMAND_COMPLETED</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>NO_SOFT_RESET</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCIE_SPEC_VERSION</p></td>
<td><p>0-7</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-2</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PORTTYPE_FUNC</p></td>
<td><p>0-7</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ep_native</p></li>
<li><p>ep_legacy</p></li>
<li><p>rp</p></li>
<li><p>sw_up</p></li>
<li><p>sw_dn</p></li>
<li><p>bridge</p></li>
<li><p>switch_mode</p></li>
<li><p>shared_mode</p></li>
</ul>
</td>
<td><p>ep_native</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PREFETCHABLE_MEM_WINDOW_ADDR_WIDTH</p></td>
<td><p>0-7</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>32</p></li>
<li><p>64</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REVISION_ID_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ROLE_BASED_ERROR_REPORTING</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_EI_L0S</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SAMECLOCK_NFTS_COUNT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SLOT_NUMBER_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-1fff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SLOT_POWER_LIMIT_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SLOT_POWER_SCALE_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SSID_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SSVID_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SUBSYSTEM_DEVICE_ID_DATA_0</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SUBSYSTEM_VENDOR_ID_DATA_0</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SURPRISE_DOWN_ERROR_SUPPORT</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_AER</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VC_ARBITRATION</p></td>
<td><p>0-7</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VENDOR_ID_DATA</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ALTPE2_HIP_BASE_ADDR_USER_1</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>000-3ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CVP_MDIO_DIS_CSR_CTRL_1</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_BROADCAST_EN_1</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FORCE_MDIO_DIS_CSR_CTRL_1</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>POWER_ISOLATION_EN_1_DATA</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="dll">
<h4>DLL<a class="headerlink" href="#dll" title="Permalink to this headline">¶</a></h4>
<p>The Delay-Locked loop does phase control for the DQS16.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 40%" />
<col style="width: 9%" />
<col style="width: 16%" />
<col style="width: 13%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>A5_COUNTER_INIT</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>3</p></li>
<li><p>12</p></li>
<li><p>24</p></li>
<li><p>40</p></li>
<li><p>48</p></li>
<li><p>72</p></li>
<li><p>80</p></li>
<li><p>96</p></li>
</ul>
</td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ALOAD_INVERT_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARMSTRONG_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DELAY_CHAIN_GLITCHCTRL_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DELAY_CONTROL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bit7</p></li>
<li><p>static</p></li>
</ul>
</td>
<td><p>static</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DLL_ADDI_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DLL_INPUT</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vss</p></li>
<li><p>sd_pll0</p></li>
<li><p>sd_pll1</p></li>
<li><p>cn_pll0</p></li>
<li><p>cn_pll1</p></li>
<li><p>tb_pll0</p></li>
<li><p>tb_pll1</p></li>
</ul>
</td>
<td><p>vss</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DLL_RD_PD</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>JITTER_COUNTER_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>JITTER_REDUCE_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RB_CO</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>STATIC_DLL_SETTING</p></td>
<td><p>Ram</p></td>
<td><p>00-7f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>UPDNEN_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UPNDNIN</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>bit4</p></li>
<li><p>core</p></li>
</ul>
</td>
<td><p>core</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>UPNDNIN_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UPNDNIN_INVERT_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>UPNDNIN_INV_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UPWNDCORE</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>upndn</p></li>
<li><p>updnen</p></li>
<li><p>up_ndn</p></li>
<li><p>refclk</p></li>
</ul>
</td>
<td><p>upndn</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>USE_ALOAD</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 24%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ASYNC_LOAD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CTRL_OUT</p></td>
<td></td>
<td><p>0-6</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCKED</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UPNDN_IN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>UPNDN_IN_CLK_ENA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>UPNDN_OUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 10%" />
<col style="width: 11%" />
<col style="width: 5%" />
<col style="width: 14%" />
<col style="width: 48%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKIN</p></td>
<td></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>FPLL:CLKDOUT</p></td>
<td><p>Dedicated differential I/O PLL counter to DLL</p></td>
</tr>
</tbody>
</table>
</section>
<section id="serpar">
<h4>SERPAR<a class="headerlink" href="#serpar" title="Permalink to this headline">¶</a></h4>
<p>Unclear yet.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 11%" />
<col style="width: 21%" />
<col style="width: 18%" />
<col style="width: 26%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ENSER_SELECT</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>block_0</p></li>
<li><p>block_1</p></li>
<li><p>block_2</p></li>
<li><p>block_3</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="lvl">
<h4>LVL<a class="headerlink" href="#lvl" title="Permalink to this headline">¶</a></h4>
<p>The Leveling Delay Chain does something linked to the DQS16.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 33%" />
<col style="width: 13%" />
<col style="width: 8%" />
<col style="width: 13%" />
<col style="width: 12%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ADDI_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CO_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DLL_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FBOUT0_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FBOUT0_DELAY_PWR_SVG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FBOUT1_DELAY</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FBOUT1_DELAY_PWR_SVG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYCLK_GATING_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYCLK_SEL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYCLK_SEL_INV_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_DELAY</p></td>
<td><p>0-3</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_DELAY_PWR_SVG_EN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_GATING_DIS</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CORE_INV_EN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DELAY_CLK_SEL</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>core</p></li>
<li><p>pll</p></li>
</ul>
</td>
<td><p>core</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLL_SEL</p></td>
<td><p>0-3</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-3</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 8%" />
<col style="width: 20%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td><p>&lt;</p></td>
<td><p>HMC</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="term">
<h4>TERM<a class="headerlink" href="#term" title="Permalink to this headline">¶</a></h4>
<p>The TERM blocks control the On-Chip Termination circuitry</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 9%" />
<col style="width: 30%" />
<col style="width: 14%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CALCLR_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CAL_MODE</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>rs_12_15v</p></li>
<li><p>rs_18_30v</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKENUSR_INV</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENSERUSR_INV</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INTOSC_2_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NCLRUSR_INV</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PLLBIAS_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>POWERUP</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSADJUST_VAL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>rsadjust_10</p></li>
<li><p>rsadjust_6p5</p></li>
<li><p>rsadjust_3</p></li>
<li><p>rsadjust_m3</p></li>
<li><p>rsadjust_m6</p></li>
<li><p>rsadjust_m9</p></li>
<li><p>rsadjust_m12</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSHIFT_RDOWN_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RSHIFT_RUP_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSMULT_VAL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>rsmult_1</p></li>
<li><p>rsmult_2</p></li>
<li><p>rsmult_3</p></li>
<li><p>rsmult_4</p></li>
<li><p>rsmult_5</p></li>
<li><p>rsmult_6</p></li>
<li><p>rsmult_7</p></li>
<li><p>rsmult_10</p></li>
</ul>
</td>
<td><p>rsmult_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RTADJUST_VAL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>rtadjust_2p5v</p></li>
<li><p>rtadjust_1p5_1p8v</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RTMULT_VAL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>rtmult_1</p></li>
<li><p>rtmult_2</p></li>
<li><p>rtmult_3</p></li>
<li><p>rtmult_4</p></li>
<li><p>rtmult_5</p></li>
<li><p>rtmult_6</p></li>
</ul>
</td>
<td><p>rtmult_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCANEN_INV</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TEST_0_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TEST_1_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TEST_4_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TEST_5_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USER_OCT_INV</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VREFH_LEVEL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vref_m</p></li>
<li><p>vref_l</p></li>
<li><p>vref_h</p></li>
</ul>
</td>
<td><p>vref_m</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>VREFL_LEVEL</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vref_m</p></li>
<li><p>vref_l</p></li>
<li><p>vref_h</p></li>
</ul>
</td>
<td><p>vref_m</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pma3">
<h4>PMA3<a class="headerlink" href="#pma3" title="Permalink to this headline">¶</a></h4>
<p>The PMA3 blocks control triplets of channels used with the HSSI.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 9%" />
<col style="width: 6%" />
<col style="width: 28%" />
<col style="width: 16%" />
<col style="width: 14%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>FPLL_DRV_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FPLL_REFCLK_SEL_IQ_TX_RX_CLK</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>iq_tx_rx_clk0</p></li>
<li><p>iq_tx_rx_clk1</p></li>
<li><p>iq_tx_rx_clk2</p></li>
<li><p>iq_tx_rx_clk3</p></li>
<li><p>iq_tx_rx_clk4</p></li>
<li><p>iq_tx_rx_clk5</p></li>
<li><p>pd</p></li>
</ul>
</td>
<td><p>pd</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FPLL_SEL_IQ_TX_RX_CLK</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>iq_tx_rx_clk0</p></li>
<li><p>iq_tx_rx_clk1</p></li>
<li><p>iq_tx_rx_clk2</p></li>
<li><p>pd</p></li>
</ul>
</td>
<td><p>pd</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FPLL_SEL_REF_IQCLK</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ffpll_top</p></li>
<li><p>ref_iqclk0</p></li>
<li><p>ref_iqclk1</p></li>
<li><p>ref_iqclk2</p></li>
<li><p>ref_iqclk3</p></li>
<li><p>ffpll_bot</p></li>
<li><p>pd</p></li>
</ul>
</td>
<td><p>pd</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FPLL_SEL_RX_IQCLK</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>rx_iqclk0</p></li>
<li><p>rx_iqclk1</p></li>
<li><p>rx_iqclk2</p></li>
<li><p>rx_iqclk3</p></li>
<li><p>pd</p></li>
</ul>
</td>
<td><p>pd</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>HCLK_TOP_OUT_DRIVER</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>tristate</p></li>
<li><p>up_en</p></li>
<li><p>down_en</p></li>
</ul>
</td>
<td><p>down_en</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SEGMENTED_0_UP_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>other_segmented</p></li>
<li><p>pd_1</p></li>
<li><p>ch0_txpll</p></li>
</ul>
</td>
<td><p>ch0_txpll</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>X6_DRIVER_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AUTO_NEGOTIATION</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_ATB</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_BBPD_CLK0_OFFSET</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>delta_0</p></li>
<li><p>delta_1_left</p></li>
<li><p>delta_2_left</p></li>
<li><p>delta_3_left</p></li>
<li><p>delta_4_left</p></li>
<li><p>delta_5_left</p></li>
<li><p>delta_6_left</p></li>
<li><p>delta_7_left</p></li>
<li><p>delta_1_right</p></li>
<li><p>delta_2_right</p></li>
<li><p>delta_3_right</p></li>
<li><p>delta_4_right</p></li>
<li><p>delta_5_right</p></li>
<li><p>delta_6_right</p></li>
<li><p>delta_7_right</p></li>
</ul>
</td>
<td><p>delta_0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_BBPD_CLK180_OFFSET</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>delta_0</p></li>
<li><p>delta_1_left</p></li>
<li><p>delta_2_left</p></li>
<li><p>delta_3_left</p></li>
<li><p>delta_4_left</p></li>
<li><p>delta_5_left</p></li>
<li><p>delta_6_left</p></li>
<li><p>delta_7_left</p></li>
<li><p>delta_1_right</p></li>
<li><p>delta_2_right</p></li>
<li><p>delta_3_right</p></li>
<li><p>delta_4_right</p></li>
<li><p>delta_5_right</p></li>
<li><p>delta_6_right</p></li>
<li><p>delta_7_right</p></li>
</ul>
</td>
<td><p>delta_0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_BBPD_CLK270_OFFSET</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>delta_0</p></li>
<li><p>delta_1_left</p></li>
<li><p>delta_2_left</p></li>
<li><p>delta_3_left</p></li>
<li><p>delta_4_left</p></li>
<li><p>delta_5_left</p></li>
<li><p>delta_6_left</p></li>
<li><p>delta_7_left</p></li>
<li><p>delta_1_right</p></li>
<li><p>delta_2_right</p></li>
<li><p>delta_3_right</p></li>
<li><p>delta_4_right</p></li>
<li><p>delta_5_right</p></li>
<li><p>delta_6_right</p></li>
<li><p>delta_7_right</p></li>
</ul>
</td>
<td><p>delta_0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_BBPD_CLK90_OFFSET</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>delta_0</p></li>
<li><p>delta_1_left</p></li>
<li><p>delta_2_left</p></li>
<li><p>delta_3_left</p></li>
<li><p>delta_4_left</p></li>
<li><p>delta_5_left</p></li>
<li><p>delta_6_left</p></li>
<li><p>delta_7_left</p></li>
<li><p>delta_1_right</p></li>
<li><p>delta_2_right</p></li>
<li><p>delta_3_right</p></li>
<li><p>delta_4_right</p></li>
<li><p>delta_5_right</p></li>
<li><p>delta_6_right</p></li>
<li><p>delta_7_right</p></li>
</ul>
</td>
<td><p>delta_0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_BBPD_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>normal</p></li>
<li><p>testmux</p></li>
</ul>
</td>
<td><p>normal</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_CGB_CLK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_CLOCK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_COUNTER_PD_CLK_DIS</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_CPUMP_CURRENT_TEST</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>normal</p></li>
<li><p>disable</p></li>
<li><p>test_down</p></li>
<li><p>test_up</p></li>
</ul>
</td>
<td><p>normal</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_CP_RGLA_BYPASS_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_DIAG_REV_LOOPBACK</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_FAST_LOCK_MODE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_FB_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vco_clk</p></li>
<li><p>external_clk</p></li>
</ul>
</td>
<td><p>vco_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_FREF_PPM_DIV2_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_GPON_DETECTION_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_IGNORE_PHASELOCK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_LEVSHIFT_POWER_TAP</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_L_COUNTER</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_M_COUNTER</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>4-5</p></li>
<li><p>8</p></li>
<li><p>10</p></li>
<li><p>12</p></li>
<li><p>16</p></li>
<li><p>20</p></li>
<li><p>25</p></li>
<li><p>32</p></li>
<li><p>40</p></li>
<li><p>50</p></li>
</ul>
</td>
<td><p>20</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_ON</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_PCIE_FREQ_MHZ</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>100</p></li>
<li><p>125</p></li>
</ul>
</td>
<td><p>100</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_PD_CPUMP_CURRENT_UA</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>5</p></li>
<li><p>10</p></li>
<li><p>20</p></li>
<li><p>30</p></li>
<li><p>40</p></li>
</ul>
</td>
<td><p>5</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_PD_L_COUNTER</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_PFD_CPUMP_CURRENT_UA</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>5</p></li>
<li><p>10</p></li>
<li><p>20</p></li>
<li><p>30</p></li>
<li><p>40</p></li>
<li><p>50</p></li>
<li><p>60</p></li>
<li><p>80</p></li>
<li><p>100</p></li>
<li><p>120</p></li>
</ul>
</td>
<td><p>20</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_REF_CLK_DIV</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_REGULATOR_INC_PCT</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>p0</p></li>
<li><p>p5</p></li>
<li><p>p10</p></li>
<li><p>p15</p></li>
<li><p>p20</p></li>
<li><p>p25</p></li>
<li><p>disabled</p></li>
</ul>
</td>
<td><p>p5</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_REPLICA_BIAS_DIS</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_RESERVE_LOOPBACK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_RIPPL_CAP_CTRL_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_RXPLL_PD_BW_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>170</p></li>
<li><p>240</p></li>
<li><p>300</p></li>
<li><p>600</p></li>
</ul>
</td>
<td><p>300</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_RXPLL_PFD_BW_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1600</p></li>
<li><p>3200</p></li>
<li><p>4800</p></li>
<li><p>6400</p></li>
</ul>
</td>
<td><p>3200</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_TXPLL_HCLK_DRIVER_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_VCO_AUTO_RESET_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CDR_PLL_VCO_OVERANGE_REF</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDR_PLL_VLOCK_MONITOR</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>mon_clk</p></li>
<li><p>mon_data</p></li>
</ul>
</td>
<td><p>mon_clk</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CVP_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DPRIO_REG_PLD_PMA_IF_BADDR</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>000-7ff</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FORCE_MDIO_DIS_CSR_END</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>HCLK_PCS_DRIVER_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INT_EARLY_EIOS_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pcs</p></li>
<li><p>core</p></li>
</ul>
</td>
<td><p>pcs</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INT_FFCLK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INT_LTR_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pcs</p></li>
<li><p>core</p></li>
</ul>
</td>
<td><p>pcs</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INT_PCIE_SWITCH_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pcs</p></li>
<li><p>core</p></li>
</ul>
</td>
<td><p>pcs</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INT_TXDERECTRX_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pcs</p></li>
<li><p>core</p></li>
</ul>
</td>
<td><p>pcs</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INT_TX_ELEC_IDLE_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pcs</p></li>
<li><p>core</p></li>
</ul>
</td>
<td><p>pcs</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IQ_CLK_TO_CH2_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ffpll_top</p></li>
<li><p>ffpll_bot</p></li>
<li><p>ref_clk0</p></li>
<li><p>ref_clk1</p></li>
<li><p>ref_clk2</p></li>
<li><p>ref_clk3</p></li>
<li><p>rx_clk0</p></li>
<li><p>rx_clk1</p></li>
<li><p>rx_clk2</p></li>
<li><p>rx_clk3</p></li>
<li><p>pd_pma</p></li>
</ul>
</td>
<td><p>pd_pma</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IQ_TX_RX_CLK_AB_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>a_pma_rx_b_pma_rx</p></li>
<li><p>a_pcs_rx_b_pcs_rx</p></li>
<li><p>a_pma_tx_b_pma_rx</p></li>
<li><p>a_pcs_tx_b_pcs_tx</p></li>
<li><p>a_tri_b_pcs_rx</p></li>
<li><p>a_tri_b_pcs_tx</p></li>
<li><p>a_pcs_tx_b_tri</p></li>
<li><p>tristate</p></li>
</ul>
</td>
<td><p>tristate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IQ_TX_RX_TO_CH_FB</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clk0</p></li>
<li><p>clk1</p></li>
<li><p>clk2</p></li>
<li><p>pd</p></li>
</ul>
</td>
<td><p>pd</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCLK0_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PCLK1_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PCLK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>a_pma_rx_b_pma_rx</p></li>
<li><p>a_pcs_rx_b_pcs_rx</p></li>
<li><p>a_pma_tx_b_pma_rx</p></li>
<li><p>a_pcs_tx_b_pcs_tx</p></li>
<li><p>a_tri_b_pcs_rx</p></li>
<li><p>a_tri_b_pcs_tx</p></li>
<li><p>a_pcs_tx_b_tri</p></li>
<li><p>tristate</p></li>
</ul>
</td>
<td><p>tristate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BIT_SLIP_BYPASS_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_RX_ATB</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_3DB_GAIN_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_CDRCLK_TO_CGB_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_DIAG_LOOPBACK</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_HALF_BW_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_OFF</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>divrx_1</p></li>
<li><p>divrx_2</p></li>
<li><p>divrx_3</p></li>
<li><p>divrx_4</p></li>
<li><p>divrx_5</p></li>
<li><p>divrx_6</p></li>
<li><p>divrx_7</p></li>
<li><p>divrx_8</p></li>
<li><p>divrx_9</p></li>
<li><p>divrx_10</p></li>
<li><p>divrx_11</p></li>
<li><p>divrx_12</p></li>
<li><p>divrx_13</p></li>
<li><p>divrx_14</p></li>
<li><p>reserved_off_1</p></li>
<li><p>reserved_off_2</p></li>
<li><p>off_on_tx_divrx_1</p></li>
<li><p>off_on_tx_divrx_2</p></li>
<li><p>off_on_tx_divrx_3</p></li>
<li><p>off_on_tx_divrx_4</p></li>
<li><p>off_on_tx_divrx_5</p></li>
<li><p>off_on_tx_divrx_6</p></li>
<li><p>off_on_tx_divrx_7</p></li>
<li><p>off_on_tx_divrx_8</p></li>
<li><p>off_on_tx_divrx_9</p></li>
<li><p>off_on_tx_divrx_10</p></li>
<li><p>off_on_tx_divrx_11</p></li>
<li><p>off_on_tx_divrx_12</p></li>
<li><p>off_on_tx_divrx_13</p></li>
<li><p>off_on_tx_divrx_14</p></li>
</ul>
</td>
<td><p>divrx_2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_ON</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>pulse_4</p></li>
<li><p>pulse_6</p></li>
<li><p>pulse_8</p></li>
<li><p>pulse_10</p></li>
<li><p>pulse_12</p></li>
<li><p>pulse_14</p></li>
<li><p>pulse_16</p></li>
<li><p>pulse_18</p></li>
<li><p>pulse_20</p></li>
<li><p>pulse_22</p></li>
<li><p>pulse_24</p></li>
<li><p>pulse_26</p></li>
<li><p>pulse_28</p></li>
<li><p>pulse_30</p></li>
<li><p>reserved_on_1</p></li>
<li><p>reserved_on_2</p></li>
<li><p>force_on</p></li>
</ul>
</td>
<td><p>pulse_6</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_RX_ACGAIN_A</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>v0</p></li>
<li><p>v0p5</p></li>
<li><p>v0p75</p></li>
<li><p>v1</p></li>
</ul>
</td>
<td><p>v0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_RX_ACGAIN_V</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>v0</p></li>
<li><p>v0p5</p></li>
<li><p>v0p75</p></li>
<li><p>v1</p></li>
</ul>
</td>
<td><p>v1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_RX_CLK_DIV2_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_RX_REFCLK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_TERM_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>external</p></li>
<li><p>r150ohm</p></li>
<li><p>r120ohm</p></li>
<li><p>r100ohm</p></li>
<li><p>r85ohm</p></li>
</ul>
</td>
<td><p>r100ohm</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SD_THRESHOLD_MV</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>15</p></li>
<li><p>20</p></li>
<li><p>25</p></li>
<li><p>30</p></li>
<li><p>35</p></li>
<li><p>40</p></li>
<li><p>45</p></li>
<li><p>50</p></li>
</ul>
</td>
<td><p>30</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_SD_VCM_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>tristated1</p></li>
<li><p>tristated2</p></li>
<li><p>tristated3</p></li>
<li><p>tristated4</p></li>
<li><p>v0p35</p></li>
<li><p>v0p50</p></li>
<li><p>v0p55</p></li>
<li><p>v0p60</p></li>
<li><p>v0p65</p></li>
<li><p>v0p70</p></li>
<li><p>v0p75</p></li>
<li><p>v0p80</p></li>
<li><p>pull_down_strong</p></li>
<li><p>pull_down_weak</p></li>
<li><p>pull_up_strong</p></li>
<li><p>pull_up_weak</p></li>
</ul>
</td>
<td><p>v0p80</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_BUF_SX_PDB_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_BUF_VCM_CURRENT_ADD</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_DESER_CLK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>or_cal</p></li>
<li><p>lc</p></li>
<li><p>pld</p></li>
</ul>
</td>
<td><p>or_cal</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_DESER_REVERSE_LOOPBACK</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>rx</p></li>
<li><p>cdr</p></li>
</ul>
</td>
<td><p>rx</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_MODE_BITS</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>8</p></li>
<li><p>10</p></li>
<li><p>16</p></li>
<li><p>20</p></li>
</ul>
</td>
<td><p>8</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RX_SDCLK_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_VCO_BYPASS</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>clklow</p></li>
<li><p>fref</p></li>
<li><p>normal</p></li>
<li><p>normal_dont_care</p></li>
</ul>
</td>
<td><p>normal</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_CML_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_COMMON_MODE_DRIVER_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>grounded</p></li>
<li><p>pull_down</p></li>
<li><p>pull_up</p></li>
<li><p>pull_up_vccela</p></li>
<li><p>tristated1</p></li>
<li><p>tristated2</p></li>
<li><p>tristated3</p></li>
<li><p>tristated4</p></li>
<li><p>v0p35</p></li>
<li><p>v0p50</p></li>
<li><p>v0p55</p></li>
<li><p>v0p60</p></li>
<li><p>v0p65</p></li>
<li><p>v0p70</p></li>
<li><p>v0p75</p></li>
<li><p>v0p80</p></li>
</ul>
</td>
<td><p>v0p65</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_DFT_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vod_en_lsb</p></li>
<li><p>vod_en_msb</p></li>
<li><p>po1_en</p></li>
<li><p>disabled</p></li>
<li><p>pre_en_po2_en</p></li>
</ul>
</td>
<td><p>pre_en_po2_en</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_DRIVER_RESOLUTION_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>combination</p></li>
<li><p>disabled</p></li>
<li><p>offset_main</p></li>
<li><p>offset_po1</p></li>
</ul>
</td>
<td><p>offset_main</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_FIR_COEF_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ram</p></li>
<li><p>dynamic</p></li>
</ul>
</td>
<td><p>ram</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_LOCAL_IB_CTL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>r49ohm</p></li>
<li><p>r29ohm</p></li>
<li><p>r42ohm</p></li>
<li><p>r22ohm</p></li>
</ul>
</td>
<td><p>r29ohm</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_LST_ATB</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_RX_DET_MODE</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_RX_DET_PDB_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_SLEW_RATE_CTRL</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>15</p></li>
<li><p>30</p></li>
<li><p>50</p></li>
<li><p>90</p></li>
<li><p>160</p></li>
</ul>
</td>
<td><p>30</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_SWING_BOOST_DIS</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_TERM_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>r150ohm</p></li>
<li><p>r120ohm</p></li>
<li><p>r100ohm</p></li>
<li><p>r85ohm</p></li>
<li><p>external</p></li>
</ul>
</td>
<td><p>r100ohm</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_VCM_CURRENT_ADD</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_VOD_BOOST_DIS</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_BUF_VOD_SW_1ST_POST_TAP</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_BUF_VOD_SW_MAIN_TAP</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CGB_CLK_MUTE</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disable</p></li>
<li><p>enable_mute</p></li>
<li><p>enable_mute_master_channel</p></li>
</ul>
</td>
<td><p>disable</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_CGB_COUNTER_RESET_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CGB_ENABLE</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_CGB_FREF_VCO_BYPASS</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CGB_MUX_POWER_DOWN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_CGB_PCIE_RESET</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>normal</p></li>
<li><p>pcie</p></li>
</ul>
</td>
<td><p>normal</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CGB_RX_IQCLK_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>cgb_x1_m_div</p></li>
<li><p>rx_output</p></li>
<li><p>tristate</p></li>
</ul>
</td>
<td><p>tristate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_CGB_SYNC</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>normal</p></li>
<li><p>sync_rst</p></li>
</ul>
</td>
<td><p>sync_rst</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CGB_X1_CLOCK_SOURCE_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>up_segmented</p></li>
<li><p>down_segmented</p></li>
<li><p>ffpll</p></li>
<li><p>ch1_txpll_t</p></li>
<li><p>ch2_txpll_b</p></li>
<li><p>same_ch_txpll</p></li>
<li><p>hfclk_xn_up</p></li>
<li><p>hfclk_cn1_x6_dn</p></li>
<li><p>hfclk_xn_dn</p></li>
<li><p>hfclk_ch1_x6_up</p></li>
</ul>
</td>
<td><p>up_segmented</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_CGB_X1_DIV_M_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>1-2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
</ul>
</td>
<td><p>1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_CGB_XN_CLOCK_SOURCE_SEL</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>xn_up</p></li>
<li><p>ch1_x6_dn</p></li>
<li><p>xn_dn</p></li>
<li><p>ch1_x6_up</p></li>
<li><p>cgb_x1_m_div</p></li>
</ul>
</td>
<td><p>cgb_x1_m_div</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_MODE_BITS</p></td>
<td><p>0-2</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>8</p></li>
<li><p>10</p></li>
<li><p>16</p></li>
<li><p>20</p></li>
<li><p>80</p></li>
</ul>
</td>
<td><p>8</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_SER_CLK_DIVTX_DESKEW</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_SER_DUTY_CYCLE_TIME</p></td>
<td><p>0-2</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_SER_FORCED_DATA_MODE_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TX_SER_POST_TAP_1_EN</p></td>
<td><p>0-2</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TX_VREF_ES_TAP</p></td>
<td><p>0-2</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>vref_10r_ov_18r</p></li>
<li><p>vref_11r_ov_19r</p></li>
<li><p>vref_12r_ov_20r</p></li>
<li><p>vref_13r_ov_21r</p></li>
<li><p>vref_14r_ov_22r</p></li>
</ul>
</td>
<td><p>vref_12r_ov_20r</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REF_IQCLK_BUF_EN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RX_IQCLK_BUF_EN</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>FFPLL_IQTXRXCLK_DIRECTION</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>tristate</p></li>
<li><p>up</p></li>
<li><p>down</p></li>
</ul>
</td>
<td><p>tristate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>FFPLL_IQCLK_DIRECTION</p></td>
<td><p>0-1</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>tristate</p></li>
<li><p>up</p></li>
<li><p>down</p></li>
</ul>
</td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKBUF_DIV2_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKBUF_LVPECL_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKBUF_TERM_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKBUF_VCM_PUP</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>tristate</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>tristate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SEGMENTED_0_DOWN_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ch2_txpll</p></li>
<li><p>other_segmented</p></li>
<li><p>pd_1</p></li>
</ul>
</td>
<td><p>pd_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SEGMENTED_1_DOWN_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>fpllin</p></li>
<li><p>mux1</p></li>
<li><p>ch0_txpll</p></li>
<li><p>pd_2</p></li>
</ul>
</td>
<td><p>pd_2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SEGMENTED_1_UP_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>fpllin</p></li>
<li><p>mux1</p></li>
<li><p>ch2_txpll</p></li>
<li><p>pd_2</p></li>
<li><p>ch1_txpll_bot</p></li>
<li><p>ch1_txpll_top</p></li>
</ul>
</td>
<td><p>ch1_txpll_top</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>XN_DN_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>xn_dn</p></li>
<li><p>x6_up</p></li>
<li><p>x6_dn</p></li>
<li><p>pd_xn_dn</p></li>
</ul>
</td>
<td><p>pd_xn_dn</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>XN_UP_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>xn_up</p></li>
<li><p>x6_up</p></li>
<li><p>x6_dn</p></li>
<li><p>pd_xn_up</p></li>
</ul>
</td>
<td><p>pd_xn_up</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKBUF_DIV2_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKBUF_LVPECL_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLKBUF_TERM_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>t</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLKBUF_VCM_PUP</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>tristate</p></li>
<li><p>vcc</p></li>
</ul>
</td>
<td><p>tristate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SEGMENTED_0_DOWN_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ch2_txpll</p></li>
<li><p>other_segmented</p></li>
<li><p>pd_1</p></li>
</ul>
</td>
<td><p>pd_1</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SEGMENTED_1_DOWN_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ch1_txpll_bot</p></li>
<li><p>ch1_txpll_top</p></li>
<li><p>fpllin</p></li>
<li><p>mux2</p></li>
<li><p>ch0_txpll</p></li>
<li><p>pd_2</p></li>
</ul>
</td>
<td><p>pd_2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SEGMENTED_1_UP_MUX_SEL</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>fpllin</p></li>
<li><p>mux2</p></li>
<li><p>pd_2</p></li>
<li><p>ch2_txpll</p></li>
</ul>
</td>
<td><p>ch2_txpll</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hmc">
<h4>HMC<a class="headerlink" href="#hmc" title="Permalink to this headline">¶</a></h4>
<p>The Hardware memory controller controls sets of GPIOs to implement
modern SDR and DDR memory interfaces.  In the sx dies one of them is
taken over by the HPS.  They can be bypassed in favor of direct access
to the GPIOs.</p>
<p>What triggers the bypass is unclear, but the default configuration is
in bypass mode.  When bypassed a direct connection is extablished
between two pnodes with the same coordinates and only a different port
type.  The source ports DDIOPHYDQDIN are connected to IOINTDQDIN,
routing the inputs to the chip, while the source ports IOINT* are
connected to the corresponding PHYDDIO* ports.</p>
<p>TODO: everything</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 30%" />
<col style="width: 8%" />
<col style="width: 5%" />
<col style="width: 28%" />
<col style="width: 16%" />
<col style="width: 13%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AC_DELAY_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ADDR_ORDER</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>chip_row_bank_col</p></li>
<li><p>chip_bank_row_col</p></li>
<li><p>row_chip_bank_col</p></li>
</ul>
</td>
<td><p>chip_row_bank_col</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ATTR_COUNTER_ONE_MASK</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>64 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ATTR_COUNTER_ONE_MATCH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>64 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ATTR_COUNTER_ONE_RESET</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ATTR_COUNTER_ZERO_MASK</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>64 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ATTR_COUNTER_ZERO_MATCH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>64 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ATTR_COUNTER_ZERO_RESET</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ATTR_DEBUG_SELECT_BYTE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>32 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ATTR_STATIC_CONFIG_VALID</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_CSR_ATPG_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_CSR_LPDDR_DIS</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_CSR_PIPELINEGLOBALENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>A_CSR_RESET_DELAY_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>A_CSR_WRAP_BC_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CAL_REQ</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CFG_BURST_LENGTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
<li><p>16</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CFG_INTERFACE_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>8</p></li>
<li><p>16</p></li>
<li><p>24</p></li>
<li><p>32</p></li>
<li><p>40</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CFG_SELF_RFSH_EXIT_CYCLES</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>37</p></li>
<li><p>44</p></li>
<li><p>52</p></li>
<li><p>59</p></li>
<li><p>74</p></li>
<li><p>88</p></li>
<li><p>200</p></li>
<li><p>512</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CFG_STARVE_LIMIT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CFG_TYPE</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>ddr</p></li>
<li><p>ddr2</p></li>
<li><p>ddr3</p></li>
<li><p>lpddr</p></li>
<li><p>lpddr2</p></li>
</ul>
</td>
<td><p>ddr</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLR_INTR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CTL_ECC_ENABLED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CTL_ECC_RMW_ENABLED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CTL_REGDIMM_ENABLED</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CTL_USR_REFRESH</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>16</p></li>
<li><p>32</p></li>
<li><p>64</p></li>
</ul>
</td>
<td><p>16</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DBE_INTR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_ADDR_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_BA_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_CAS_N_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_CKE_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_CS0_N_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_DM_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_DQSB_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_DQSLOGIC_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_DQS_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_DQ_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>45 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_MEM_CLK_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_MEM_CLK_N_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_ODT_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_RAS_N_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIO_RESET_N_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DDIO_WE_N_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DELAY_BONDING</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_BYPASS_ENABLE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DISABLE_MERGING</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQA_DELAY_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DQSLOGIC_DELAY_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DQ_DELAY_EN</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_ATPG</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_BONDING_WRAPBACK</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_BURST_INTERRUPT</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_BURST_TERMINATE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_DQS_TRACKING</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_ECC_CODE_OVERWRITES</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_INTR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ENABLE_NO_DM</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_PIPELINEGLOBAL</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_ACT_TO_ACT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_ACT_TO_PCH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_ACT_TO_RDWR</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_ARF_PERIOD</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_ARF_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_FOUR_ACT_TO_ACT</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_PCH_ALL_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_PCH_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_PDN_PERIOD</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_PDN_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_RD_AP_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_RD_TO_PCH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_RD_TO_RD</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_RD_TO_WR</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_RD_TO_WR_BC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_SRF_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_SRF_TO_ZQ_CAL</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_WR_AP_TO_VALID</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_WR_TO_PCH</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_WR_TO_RD</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_WR_TO_RD_BC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>EXTRA_CTL_CLK_WR_TO_WR</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>GANGED_ARF</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>GEN_DBE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>GEN_SBE</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-1</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IF_DQS_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-5</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>INC_SYNC</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>2-3</p></li>
</ul>
</td>
<td><p>2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCAL_IF_CS_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-4</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MASK_CORR_DROPPED_INTR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_AUTO_PD_CYCLES</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_CLK_ENTRY_CYCLES</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_AL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-10</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_BANKADDR_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>2-3</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_COLADDR_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>8-12</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_ROWADDR_WIDTH</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>12-16</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TCCD</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-4</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TCL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>3-11</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TCWL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-8</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TFAW</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-32</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TMRD</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>2</p></li>
<li><p>4</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TRAS</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-29</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TRC</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-40</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TRCD</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-11</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TREFI</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0000-1fff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TRFC</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TRP</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0</p></li>
<li><p>2-10</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TRRD</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-6</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TRTP</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-8</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MEM_IF_TWR</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-12</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MEM_IF_TWTR</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-6</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMR_CFG_MEM_BL</p></td>
<td></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>2</p></li>
<li><p>4</p></li>
<li><p>8</p></li>
<li><p>16</p></li>
</ul>
</td>
<td><p>2</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT_REGD</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PDN_EXIT_CYCLES</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>fast</p></li>
<li><p>slow</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>POWER_SAVING_EXIT_CYCLES</p></td>
<td></td>
<td><p>Ram</p></td>
<td><p>0-f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PRIORITY_REMAP</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>priority_0</p></li>
<li><p>priority_1</p></li>
<li><p>priority_2</p></li>
<li><p>priority_3</p></li>
<li><p>priority_4</p></li>
<li><p>priority_5</p></li>
<li><p>priority_6</p></li>
<li><p>priority_7</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>READ_ODT_CHIP</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>read_chip0_odt0_chip1</p></li>
<li><p>read_chip0_odt1_chip1</p></li>
<li><p>read_chip0_odt01_chip1</p></li>
<li><p>read_chip0_chip1_odt0</p></li>
<li><p>read_chip0_odt0_chip1_odt0</p></li>
<li><p>read_chip0_odt1_chip1_odt0</p></li>
<li><p>read_chip0_odt01_chip1_odt0</p></li>
<li><p>read_chip0_chip1_odt1</p></li>
<li><p>read_chip0_odt0_chip1_odt1</p></li>
<li><p>read_chip0_odt1_chip1_odt1</p></li>
<li><p>read_chip0_odt01_chip1_odt1</p></li>
<li><p>read_chip0_chip1_odt01</p></li>
<li><p>read_chip0_odt0_chip1_odt01</p></li>
<li><p>read_chip0_odt1_chip1_odt01</p></li>
<li><p>read_chip0_odt01_chip1_odt01</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>REORDER_DATA</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SBE_INTR</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TEST_MODE</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USER_ECC_EN</p></td>
<td></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WRITE_ODT_CHIP</p></td>
<td></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>write_chip0_odt0_chip1</p></li>
<li><p>write_chip0_odt1_chip1</p></li>
<li><p>write_chip0_odt01_chip1</p></li>
<li><p>write_chip0_chip1_odt0</p></li>
<li><p>write_chip0_odt0_chip1_odt0</p></li>
<li><p>write_chip0_odt1_chip1_odt0</p></li>
<li><p>write_chip0_odt01_chip1_odt0</p></li>
<li><p>write_chip0_chip1_odt1</p></li>
<li><p>write_chip0_odt0_chip1_odt1</p></li>
<li><p>write_chip0_odt1_chip1_odt1</p></li>
<li><p>write_chip0_odt01_chip1_odt1</p></li>
<li><p>write_chip0_chip1_odt01</p></li>
<li><p>write_chip0_odt0_chip1_odt01</p></li>
<li><p>write_chip0_odt1_chip1_odt01</p></li>
<li><p>write_chip0_odt01_chip1_odt01</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>INST_ROM_DATA</p></td>
<td><p>0-127</p></td>
<td><p>Ram</p></td>
<td><p>20 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AC_ROM_DATA</p></td>
<td><p>0-39</p></td>
<td><p>Ram</p></td>
<td><p>30 bits</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AUTO_PCH_ENABLE</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK_OFF</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CPORT_RDY_ALMOST_FULL</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CPORT_RFIFO_MAP</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CPORT_TYPE</p></td>
<td><p>0-5</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>disabled</p></li>
<li><p>write</p></li>
<li><p>read</p></li>
<li><p>bi_direction</p></li>
</ul>
</td>
<td><p>disabled</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CPORT_WFIFO_MAP</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CYC_TO_RLD_JARS</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ENABLE_BONDING</p></td>
<td><p>0-5</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PORT_WIDTH</p></td>
<td><p>0-5</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>32</p></li>
<li><p>64</p></li>
<li><p>128</p></li>
<li><p>256</p></li>
</ul>
</td>
<td><p>32</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RCFG_STATIC_WEIGHT</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>00-1f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RCFG_USER_PRIORITY</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>0-7</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>THLD_JAR1</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>THLD_JAR2</p></td>
<td><p>0-5</p></td>
<td><p>Ram</p></td>
<td><p>00-3f</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RFIFO_CPORT_MAP</p></td>
<td><p>0-3</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-5</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SINGLE_READY</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>concatenate</p></li>
<li><p>separate</p></li>
</ul>
</td>
<td><p>concatenate</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SYNC_MODE</p></td>
<td><p>0-3</p></td>
<td><p>Mux</p></td>
<td><ul class="simple">
<li><p>asynchronous</p></li>
<li><p>synchronous</p></li>
</ul>
</td>
<td><p>asynchronous</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>USE_ALMOST_EMPTY</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WFIFO_CPORT_MAP</p></td>
<td><p>0-3</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-5</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WFIFO_RDY_ALMOST_FULL</p></td>
<td><p>0-3</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RCFG_SUM_WT_PRIORITY</p></td>
<td><p>0-7</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 9%" />
<col style="width: 36%" />
<col style="width: 16%" />
<col style="width: 14%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AFICTLLONGIDLE</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AFICTLREFRESHDONE</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AFISEQBUSY</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AVLADDRESS</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AVLREAD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AVLREADDATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AVLRESETN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AVLWAITREQUEST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AVLWRITE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AVLWRITEDATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BONDINGIN</p></td>
<td><p>0-2</p></td>
<td><p>0-5</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BONDINGOUT</p></td>
<td><p>0-2</p></td>
<td><p>0-5</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CTLCALREQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>GLOBALRESETN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IAVSTCMDDATA</p></td>
<td><p>0-5</p></td>
<td><p>0-41</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IAVSTCMDRESETN</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IAVSTRDCLK</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IAVSTRDREADY</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IAVSTRDRESETN</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IAVSTWRACKREADY</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IAVSTWRCLK</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IAVSTWRDATA</p></td>
<td><p>0-3</p></td>
<td><p>0-89</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IAVSTWRRESETN</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTADDRACLR</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTADDRDOUT</p></td>
<td></td>
<td><p>0-63</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTAFICALFAIL</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTAFICALSUCCESS</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTAFIRLAT</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTAFIWLAT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTBAACLR</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTBADOUT</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTCASNACLR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTCASNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTCKDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTCKEACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTCKEDOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTCKNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTCSNACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTCSNDOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDMDOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQDIN</p></td>
<td></td>
<td><p>0-31, 36-67, 72-103, 108-139, 144-175</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQDOUT</p></td>
<td></td>
<td><p>0-31, 36-67, 72-103, 108-139, 144-175</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQOE</p></td>
<td></td>
<td><p>0-15, 18-33, 36-51, 54-69, 72-87</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSBDOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQSBOE</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSDOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQSLOGICACLRFIFOCTRL</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSLOGICACLRPSTAMBLE</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQSLOGICDQSENA</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSLOGICFIFORESET</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQSLOGICINCRDATAEN</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSLOGICINCWRPTR</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQSLOGICOCT</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSLOGICRDATAVALID</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTDQSLOGICREADLATENCY</p></td>
<td></td>
<td><p>0-24</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTDQSOE</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTODTACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTODTDOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTRASNACLR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTRASNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTRESETNACLR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTRESETNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IOINTWENACLR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOINTWENDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCALDEEPPOWERDNACK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCALDEEPPOWERDNCHIP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCALDEEPPOWERDNREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCALINITDONE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCALPOWERDOWNACK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCALREFRESHACK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCALREFRESHCHIP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCALREFRESHREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCALSELFRFSHACK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOCALSELFRFSHCHIP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOCALSELFRFSHREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MMRADDR</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMRBE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MMRBURSTBEGIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMRBURSTCOUNT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MMRCLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMRRDATA</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MMRRDATAVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMRREADREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MMRRESETN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMRWAITREQUEST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MMRWDATA</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>MMRWRITEREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OAMMREADY</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ORDAVSTDATA</p></td>
<td><p>0-3</p></td>
<td><p>0-79</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ORDAVSTVALID</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OWRACKAVSTDATA</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OWRACKAVSTVALID</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYRESETN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PLLLOCKED</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PORTCLK</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCADDR</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCANEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCBE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCBURSTBEGIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCBURSTCOUNT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCCLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCRDATA</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCRDATAVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCREADREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCRESETN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCWAITREQUEST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCWDATA</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCWRITEREQ</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SOFTRESETN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 19%" />
<col style="width: 10%" />
<col style="width: 38%" />
<col style="width: 5%" />
<col style="width: 14%" />
<col style="width: 15%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0-4</p></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>DQS16</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>LVL</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DDIOPHYDQDIN</p></td>
<td></td>
<td><p>0-31, 36-67, 72-103, 108-139, 144-175</p></td>
<td><p>&lt;</p></td>
<td><p>GPIO:DATAOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOADDRACLR</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOADDRDOUT</p></td>
<td></td>
<td><p>0-63</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOBAACLR</p></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOBADOUT</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOCASNACLR</p></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOCASNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOCKDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOCKEACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOCKEDOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOCKNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOCSNACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOCSNDOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIODMDOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIODQDOUT</p></td>
<td></td>
<td><p>0-31, 36-67, 72-103, 108-139, 144-175</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIODQOE</p></td>
<td></td>
<td><p>0-15, 18-33, 36-51, 54-69, 72-87</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:OEIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIODQSBDOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIODQSBOE</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:OEIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIODQSDOUT</p></td>
<td></td>
<td><p>0-19</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIODQSOE</p></td>
<td></td>
<td><p>0-9</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:OEIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOODTACLR</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOODTDOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIORASNACLR</p></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIORASNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIORESETNACLR</p></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIORESETNDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHYDDIOWENACLR</p></td>
<td></td>
<td></td>
<td><p>&gt;</p></td>
<td><p>GPIO:ACLR</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHYDDIOWENDOUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>GPIO:DATAIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps">
<h4>HPS<a class="headerlink" href="#hps" title="Permalink to this headline">¶</a></h4>
<p>The interface between the FPGA and the Hard processor system is done
through 37 specialized blocks of 28 different types.</p>
<p>TODO: everything.  GOUT/GIN/DCMUX mapping is done except for HPS_CLOCKS.</p>
<section id="hps-boot">
<h5>HPS_BOOT<a class="headerlink" href="#hps-boot" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 34%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 21%" />
<col style="width: 19%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BOOT_FROM_FPGA_ON_FAILURE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BOOT_FROM_FPGA_READY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BSEL</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BSEL_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CSEL</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CSEL_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-clocks">
<h5>HPS_CLOCKS<a class="headerlink" href="#hps-clocks" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 15%" />
<col style="width: 9%" />
<col style="width: 15%" />
<col style="width: 13%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RIGHT_CLOCK_SEL</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TOP_CLOCK_SEL</p></td>
<td><p>0-8</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>3</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default">
<colgroup>
<col style="width: 13%" />
<col style="width: 12%" />
<col style="width: 13%" />
<col style="width: 6%" />
<col style="width: 17%" />
<col style="width: 38%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Dir</p></th>
<th class="head"><p>Remote port</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLKOUT</p></td>
<td><p>0</p></td>
<td><p>0-3</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXHG:PLLIN</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td><p>0</p></td>
<td><p>0-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXHR:PLLIN</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
<tr class="row-even"><td><p>CLKOUT</p></td>
<td><p>1</p></td>
<td><p>5-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXVG:PLLIN</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
<tr class="row-odd"><td><p>CLKOUT</p></td>
<td><p>1</p></td>
<td><p>0-8</p></td>
<td><p>&gt;</p></td>
<td><p>CMUXVR:PLLIN</p></td>
<td><p>HPS clock output to clock mux</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-clocks-resets">
<h5>HPS_CLOCKS_RESETS<a class="headerlink" href="#hps-clocks-resets" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 30%" />
<col style="width: 13%" />
<col style="width: 14%" />
<col style="width: 22%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>F2H_COLD_RST_REQ_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>F2H_DBG_RST_REQ_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>F2H_PENDING_RST_ACK</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>F2H_PERIPH_REF_CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>F2H_SDRAM_REF_CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>F2H_WARM_RST_REQ_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_PENDING_RST_REQ_N</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PTP_REF_CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-cross-trigger">
<h5>HPS_CROSS_TRIGGER<a class="headerlink" href="#hps-cross-trigger" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 26%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ASICCTL</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TRIG_IN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TRIG_INACK</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TRIG_OUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TRIG_OUTACK</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-dbg-apb">
<h5>HPS_DBG_APB<a class="headerlink" href="#hps-dbg-apb" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 14%" />
<col style="width: 16%" />
<col style="width: 24%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>DBG_APB_DISABLE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>P_ADDR</p></td>
<td></td>
<td><p>0-17</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>P_ADDR_31</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>P_CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>P_CLK_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>P_ENABLE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>P_RDATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>P_READY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>P_RESET_N</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>P_SEL</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>P_SLV_ERR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>P_WDATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>P_WRITE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-dma">
<h5>HPS_DMA<a class="headerlink" href="#hps-dma" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ACK</p></td>
<td><p>0-7</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REQ</p></td>
<td><p>0-7</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SINGLE</p></td>
<td><p>0-7</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-fpga2hps">
<h5>HPS_FPGA2HPS<a class="headerlink" href="#hps-fpga2hps" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 24%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ARADDR</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARBURST</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARCACHE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARID</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARLEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARLOCK</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARPROT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARSIZE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARUSER</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWADDR</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWBURST</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWCACHE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWID</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWLEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWLOCK</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWPROT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWSIZE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWUSER</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BID</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BRESP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PORT_SIZE_CONFIG</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RDATA</p></td>
<td></td>
<td><p>0-127</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RID</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RLAST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RRESP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WDATA</p></td>
<td></td>
<td><p>0-127</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WID</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WLAST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WSTRB</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-fpga2sdram">
<h5>HPS_FPGA2SDRAM<a class="headerlink" href="#hps-fpga2sdram" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 28%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 23%" />
<col style="width: 20%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>BONDING_OUT</p></td>
<td><p>0-1</p></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CFG_AXI_MM_SELECT</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CFG_CPORT_RFIFO_MAP</p></td>
<td></td>
<td><p>0-17</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CFG_CPORT_TYPE</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CFG_CPORT_WFIFO_MAP</p></td>
<td></td>
<td><p>0-17</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CFG_PORT_WIDTH</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CFG_RFIFO_CPORT_MAP</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CFG_WFIFO_CPORT_MAP</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CMD_DATA</p></td>
<td><p>0-5</p></td>
<td><p>0-59</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CMD_PORT_CLK</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CMD_READY</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CMD_VALID</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RD_CLK</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RD_DATA</p></td>
<td><p>0-3</p></td>
<td><p>0-79</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RD_READY</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RD_VALID</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WRACK_DATA</p></td>
<td><p>0-5</p></td>
<td><p>0-9</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WRACK_READY</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WRACK_VALID</p></td>
<td><p>0-5</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WR_CLK</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WR_DATA</p></td>
<td><p>0-3</p></td>
<td><p>0-89</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WR_READY</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WR_VALID</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-hps2fpga">
<h5>HPS_HPS2FPGA<a class="headerlink" href="#hps-hps2fpga" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 24%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ARADDR</p></td>
<td></td>
<td><p>0-29</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARBURST</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARCACHE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARLEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARLOCK</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARPROT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARSIZE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWADDR</p></td>
<td></td>
<td><p>0-29</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWBURST</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWCACHE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWLEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWLOCK</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWPROT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWSIZE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BRESP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PORT_SIZE_CONFIG</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RDATA</p></td>
<td></td>
<td><p>0-127</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RLAST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RRESP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WDATA</p></td>
<td></td>
<td><p>0-127</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WLAST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WSTRB</p></td>
<td></td>
<td><p>0-15</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-hps2fpga-light-weight">
<h5>HPS_HPS2FPGA_LIGHT_WEIGHT<a class="headerlink" href="#hps-hps2fpga-light-weight" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ARADDR</p></td>
<td></td>
<td><p>0-20</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARBURST</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARCACHE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARLEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARLOCK</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARPROT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ARSIZE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ARVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWADDR</p></td>
<td></td>
<td><p>0-20</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWBURST</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWCACHE</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWLEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWLOCK</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWPROT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>AWSIZE</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>AWVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>BRESP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>BVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RDATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RLAST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RREADY</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RRESP</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RVALID</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WDATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WID</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WLAST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WREADY</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WSTRB</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WVALID</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-interrupts">
<h5>HPS_INTERRUPTS<a class="headerlink" href="#hps-interrupts" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 24%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>H2F_CAN_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_CLKMGR_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_CTI_IRQ_N</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_DMA_ABORT_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_DMA_IRQ</p></td>
<td><p>0-7</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_EMAC_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_FPGA_MAN_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_GPIO_IRQ</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_I2C_EMAC_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_I2C_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_L4SP_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_MPUWAKEUP_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_NAND_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_OSC_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_QSPI_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_SDMMC_IRQ</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_SPI_IRQ</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_UART_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>H2F_USB_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>H2F_WDOG_IRQ</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IRQ</p></td>
<td></td>
<td><p>0-63</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-jtag">
<h5>HPS_JTAG<a class="headerlink" href="#hps-jtag" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 26%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>NENAB_JTAG</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NTRST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TCK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TDI</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TMS</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-loan-io">
<h5>HPS_LOAN_IO<a class="headerlink" href="#hps-loan-io" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 26%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>INPUT_ONLY</p></td>
<td></td>
<td><p>0-13</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOANIO_IN</p></td>
<td></td>
<td><p>0-70</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>LOANIO_OE</p></td>
<td></td>
<td><p>0-70</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>LOANIO_OUT</p></td>
<td></td>
<td><p>0-70</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-mpu-event-standby">
<h5>HPS_MPU_EVENT_STANDBY<a class="headerlink" href="#hps-mpu-event-standby" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 26%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>EVENTI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>EVENTO</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>STANDBYWFE</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>STANDBYWFI</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-mpu-general-purpose">
<h5>HPS_MPU_GENERAL_PURPOSE<a class="headerlink" href="#hps-mpu-general-purpose" title="Permalink to this headline">¶</a></h5>
<p>This block provides one input and one output 32 bits port directly
accessible from the arm cores at 0xff706010 (arm to fpga) and
0xff706014 (fpga to arm).</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 15%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 24%" />
<col style="width: 32%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>GP_IN</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GOUT</p></td>
<td><p>Port from fpga to arm</p></td>
</tr>
<tr class="row-odd"><td><p>GP_OUT</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GIN</p></td>
<td><p>Port from arm to fpga</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-can">
<h5>HPS_PERIPHERAL_CAN<a class="headerlink" href="#hps-peripheral-can" title="Permalink to this headline">¶</a></h5>
<p>(2 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RXD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TXD</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-emac">
<h5>HPS_PERIPHERAL_EMAC<a class="headerlink" href="#hps-peripheral-emac" title="Permalink to this headline">¶</a></h5>
<p>(2 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 14%" />
<col style="width: 15%" />
<col style="width: 24%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLK_RX_I</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_TX_I</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>GMII_MDC_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>GMII_MDI_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>GMII_MDO_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>GMII_MDO_O_E</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHY_COL_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHY_CRS_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHY_RXDV_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHY_RXD_I</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHY_RXER_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHY_TXD_O</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PHY_TXEN_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PHY_TXER_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PTP_AUX_TS_TRIG_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>PTP_PPS_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RST_CLK_RX_N_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RST_CLK_TX_N_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-i2c">
<h5>HPS_PERIPHERAL_I2C<a class="headerlink" href="#hps-peripheral-i2c" title="Permalink to this headline">¶</a></h5>
<p>(4 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>OUT_CLK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OUT_DATA</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SCL</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SDA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-nand">
<h5>HPS_PERIPHERAL_NAND<a class="headerlink" href="#hps-peripheral-nand" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ADQ_IN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ADQ_OE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>ADQ_OUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>ALE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CEBAR</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RDY_BUSY</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>REBAR</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>WEBAR</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WPBAR</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-qspi">
<h5>HPS_PERIPHERAL_QSPI<a class="headerlink" href="#hps-peripheral-qspi" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MI</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>MO</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>N_MO_EN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>N_SS_OUT</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-sdmmc">
<h5>HPS_PERIPHERAL_SDMMC<a class="headerlink" href="#hps-peripheral-sdmmc" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 26%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CARD_INTN_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CCLK_OUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CDN_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CLK_IN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CMD_EN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CMD_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CMD_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA_EN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATA_I</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA_O</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>PWR_ENA_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RSTN_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>VS_O</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>WP_I</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-spi-master">
<h5>HPS_PERIPHERAL_SPI_MASTER<a class="headerlink" href="#hps-peripheral-spi-master" title="Permalink to this headline">¶</a></h5>
<p>(2 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RXD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SSI_OE_N</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SS_IN_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SS_N</p></td>
<td><p>0-3</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TXD</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-spi-slave">
<h5>HPS_PERIPHERAL_SPI_SLAVE<a class="headerlink" href="#hps-peripheral-spi-slave" title="Permalink to this headline">¶</a></h5>
<p>(2 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RXD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SCLK_IN</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>SSI_OE_N</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>SS_IN_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TXD</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-uart">
<h5>HPS_PERIPHERAL_UART<a class="headerlink" href="#hps-peripheral-uart" title="Permalink to this headline">¶</a></h5>
<p>(2 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CTS</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DCD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DSR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DTR</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OUT_N</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RTS</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RXD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TXD</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-peripheral-usb">
<h5>HPS_PERIPHERAL_USB<a class="headerlink" href="#hps-peripheral-usb" title="Permalink to this headline">¶</a></h5>
<p>(2 blocks)</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 20%" />
<col style="width: 15%" />
<col style="width: 17%" />
<col style="width: 26%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATAIN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DATAOUT</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DATA_OUT_EN</p></td>
<td></td>
<td><p>0-7</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DIR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NXT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>STP</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-stm-event">
<h5>HPS_STM_EVENT<a class="headerlink" href="#hps-stm-event" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 17%" />
<col style="width: 16%" />
<col style="width: 17%" />
<col style="width: 27%" />
<col style="width: 23%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>STM_EVENT</p></td>
<td></td>
<td><p>0-27</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-test">
<h5>HPS_TEST<a class="headerlink" href="#hps-test" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 40%" />
<col style="width: 11%" />
<col style="width: 13%" />
<col style="width: 19%" />
<col style="width: 17%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>CFG_DFX_BYPASS_ENABLE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_ATPG_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_AVSTCMDPORTCLK_TESTEN</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_AVSTRDCLK_TESTEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_AVSTWRCLK_TESTEN</p></td>
<td></td>
<td><p>0-3</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_BISTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_BIST_CPU_SI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_BIST_L2_SI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_BIST_NRST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_BIST_PERI_SI</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_BIST_SE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_CANTESTEN</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_CFGTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_CTICLK_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_DBGATTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_DBGTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_DBGTMTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_DBGTRTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_DDR2XDQSTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_DDRDQSTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_DDRDQTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_DLLNRST</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_DLLUPDWNEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_DLLUPNDN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_DQSUPDTEN</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_ECCBYP</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_EMACTESTEN</p></td>
<td><p>0-1</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_F2SAXICLK_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_F2SPCLKDBG_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_FMBHNIOTRI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_FMCSREN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_FMNIOTRI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_FMPLNIOTRI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_GPIODBTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_HIOCLKIN0</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_HIOSCANCLK_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_HIOSCANEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_HIOSCANIN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_HIOSCLR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_IPSCCLK</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_IPSCENABLE</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_IPSCIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_IPSCUPDATE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_L3MAINTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_L3MPTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_L3SPTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_L4MAINTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_L4MPTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_L4SPTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_LWH2FAXICLK_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_MEM_CPU_SI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_MEM_L2_SI</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_MEM_PERI_SI</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_MEM_SE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_MPUL2RAMTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_MPUPERITESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_MPUTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_MPU_SCAN_MODE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_MTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_NANDTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_NANDXTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_OCTCLKENUSR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_OCTCLKUSR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_OCTENSERUSER</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_OCTNCLRUSR</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_OCTS2PLOAD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_OCTSCANCLK</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_OCTSCANEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_OCTSCANIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_OCTSERDATA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_OSC1TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PIPELINE_SE_ENABLE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLLBYPASS</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLLBYPASS_SEL</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLLTEST_INPUT_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_ADVANCE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_BG_PWRDN</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_BG_RESET</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_BWADJ</p></td>
<td></td>
<td><p>0-11</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_CLKF</p></td>
<td></td>
<td><p>0-12</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_CLKOD</p></td>
<td></td>
<td><p>0-8</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_CLKR</p></td>
<td></td>
<td><p>0-5</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_CLK_SELECT</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_ENSAT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_FASTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_OUTRESET</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_OUTRESETALL</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_PWRDN</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_REG_EXT_SEL</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_REG_PWRDN</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_REG_RESET</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_REG_TEST_DRV</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_REG_TEST_OUT</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_REG_TEST_REP</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_REG_TEST_SEL</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_RESET</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_STEP</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PLL_TEST</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_PLL_TESTBUS_SEL</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_PSTDQSENA</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_QSPITESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_S2FAXICLK_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_SCANIN</p></td>
<td></td>
<td><p>0-389</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_SCAN_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_SDMMCTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_SPIMTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_TEST_CKEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_TEST_CLK</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_TEST_CLKOFF</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_TPIUTRACECLKIN_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_USBMPTESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_USBULPICLK_TESTEN</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_VIOSCANCLK_TESTEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_FPGA_VIOSCANEN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_IN_FPGA_VIOSCANIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_IN_HPS_TESTMODE_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_BIST_CPU_SO</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_BIST_L2_SO</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_BIST_PERI_SO</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_DLLLOCKED</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_DLLSETTING</p></td>
<td></td>
<td><p>0-6</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_DLLUPDWNCORE</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_HIOCDATA3IN</p></td>
<td></td>
<td><p>0-44</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_HIODQSOUT</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_HIODQSUNGATING</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_HIOOCTRT</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_HIOSCANOUT</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_IPSCOUT</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_MEM_CPU_SO</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_MEM_L2_SO</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_MEM_PERI_SO</p></td>
<td><p>0-2</p></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_OCTCLKUSRDFT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_OCTCOMPOUT_RDN</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_OCTCOMPOUT_RUP</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_OCTSCANOUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_OCTSERDATA</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_PLL_TESTBUS_OUT</p></td>
<td></td>
<td><p>0-2</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_PSTTRACKSAMPLE</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_PSTVFIFO</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_SCANOUT_100_126</p></td>
<td></td>
<td><p>0-26</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_SCANOUT_131_250</p></td>
<td></td>
<td><p>0-119</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_SCANOUT_15_83</p></td>
<td></td>
<td><p>0-68</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_SCANOUT_254_264</p></td>
<td></td>
<td><p>0-10</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_SCANOUT_271_389</p></td>
<td></td>
<td><p>0-118</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFT_OUT_FPGA_SCANOUT_2_3</p></td>
<td></td>
<td><p>0-1</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFT_OUT_FPGA_VIOSCANOUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_IN_FPGA_T2_CLK</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_IN_FPGA_T2_DATAIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_IN_FPGA_T2_SCAN_EN_N</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_OUT_FPGA_DATA</p></td>
<td></td>
<td><p>0-17</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_OUT_FPGA_DCLK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_OUT_FPGA_OSC1_CLK</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_OUT_FPGA_PR_REQUEST</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_OUT_FPGA_S2F_DATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_OUT_FPGA_SDRAM_OBSERVE</p></td>
<td></td>
<td><p>0-4</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_OUT_FPGA_T2_DATAOUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_SCAN_CLK</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_SCAN_DIN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_SCAN_DOUT</p></td>
<td></td>
<td></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DFX_SCAN_EN</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DFX_SCAN_LOAD</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>F2S_CTRL</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>F2S_JTAG_ENABLE_CORE</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
<section id="hps-tpiu-trace">
<h5>HPS_TPIU_TRACE<a class="headerlink" href="#hps-tpiu-trace" title="Permalink to this headline">¶</a></h5>
<table class="docutils align-default">
<colgroup>
<col style="width: 21%" />
<col style="width: 15%" />
<col style="width: 16%" />
<col style="width: 25%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Port Name</p></th>
<th class="head"><p>Instance</p></th>
<th class="head"><p>Port bits</p></th>
<th class="head"><p>Route node type</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>TRACECLKIN</p></td>
<td></td>
<td></td>
<td><p>DCMUX</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>TRACECLK_CTL</p></td>
<td></td>
<td></td>
<td><p>GOUT</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>TRACE_DATA</p></td>
<td></td>
<td><p>0-31</p></td>
<td><p>GIN</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
</section>
</section>
<section id="options">
<h3>Options<a class="headerlink" href="#options" title="Permalink to this headline">¶</a></h3>
<table class="docutils align-default">
<colgroup>
<col style="width: 46%" />
<col style="width: 8%" />
<col style="width: 16%" />
<col style="width: 11%" />
<col style="width: 19%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Values</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Documentation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>ALLOW_DEVICE_WIDE_OUTPUT_ENABLE_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>COMPRESSION_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CRC_DIVIDE_ORDER</p></td>
<td><p>Num</p></td>
<td><ul class="simple">
<li><p>0-8</p></li>
</ul>
</td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CRC_ERROR_DETECTION_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>CVPCIE_MODE</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>CVP_CONF_DONE_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>DEVICE_WIDE_RESET_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>DRIVE_STRENGTH</p></td>
<td><p>Ram</p></td>
<td><p>0-3</p></td>
<td><p>0</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>IDCODE</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>IOCSR_READY_FROM_CSR_DONE_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>JTAG_ID</p></td>
<td><p>Ram</p></td>
<td><p>32 bits</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>NCEO_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OCT_DONE_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>OPT_A</p></td>
<td><p>Ram</p></td>
<td><p>0000-ffff</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>OPT_B</p></td>
<td><p>Ram</p></td>
<td><p>64 bits</p></td>
<td></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>RELEASE_CLEARS_BEFORE_TRISTATES_DIS</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-even"><td><p>RETRY_CONFIG_ON_ERROR_EN</p></td>
<td><p>Bool</p></td>
<td><p>t/f</p></td>
<td><p>f</p></td>
<td><p>TODO</p></td>
</tr>
<tr class="row-odd"><td><p>START_UP_CLOCK</p></td>
<td><p>Ram</p></td>
<td><p>00-ff</p></td>
<td><p>40</p></td>
<td><p>TODO</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<span id="document-cyclonev_library_use"></span><section id="cyclonev-library-usage">
<h2>CycloneV library usage<a class="headerlink" href="#cyclonev-library-usage" title="Permalink to this headline">¶</a></h2>
<section id="library-structure">
<h3>Library structure<a class="headerlink" href="#library-structure" title="Permalink to this headline">¶</a></h3>
<p>The library provides a CycloneV class in the mistral namespace.
Information is provided to allow to choose a CycloneV::Model object
which represents a sold FPGA variant.  Then a CycloneV object can be
created from it.  That object stores the state of the FPGA
configuration and allows to read and modify it.</p>
<p>All the types, enums, functions, methods, arrays etc described in the
following paragraph are in the CycloneV class.</p>
</section>
<section id="packages">
<h3>Packages<a class="headerlink" href="#packages" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">enum</span> <span class="nc">package_type_t</span><span class="p">;</span>

<span class="k">struct</span> <span class="nc">CycloneV</span><span class="o">::</span><span class="n">package_info_t</span> <span class="p">{</span>
  <span class="kt">int</span> <span class="n">pin_count</span><span class="p">;</span>
  <span class="kt">char</span> <span class="n">type</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">width_in_pins</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">height_in_pins</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">width_in_mm</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">height_in_mm</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">const</span> <span class="n">package_info_t</span> <span class="n">package_infos</span><span class="p">[</span><span class="mi">5</span><span class="o">+</span><span class="mi">3</span><span class="o">+</span><span class="mi">3</span><span class="p">];</span>
</pre></div>
</div>
<p>The FPGAs are sold in 11 different packages, which are named by their
type (Fineline BGA, Ultra Fineline BGA or Micro Fineline BGA) and
their width in mm.</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 19%" />
<col style="width: 13%" />
<col style="width: 13%" />
<col style="width: 26%" />
<col style="width: 30%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Enum</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Pins</p></th>
<th class="head"><p>Size in mm</p></th>
<th class="head"><p>Size in pins</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PKG_F17</p></td>
<td><p>f</p></td>
<td><p>256</p></td>
<td><p>16x16</p></td>
<td><p>17x17</p></td>
</tr>
<tr class="row-odd"><td><p>PKG_F23</p></td>
<td><p>f</p></td>
<td><p>484</p></td>
<td><p>22x22</p></td>
<td><p>23x23</p></td>
</tr>
<tr class="row-even"><td><p>PKG_F27</p></td>
<td><p>f</p></td>
<td><p>672</p></td>
<td><p>26x26</p></td>
<td><p>27x27</p></td>
</tr>
<tr class="row-odd"><td><p>PKG_F31</p></td>
<td><p>f</p></td>
<td><p>896</p></td>
<td><p>30x30</p></td>
<td><p>31x31</p></td>
</tr>
<tr class="row-even"><td><p>PKG_F35</p></td>
<td><p>f</p></td>
<td><p>1152</p></td>
<td><p>34x34</p></td>
<td><p>35x35</p></td>
</tr>
<tr class="row-odd"><td><p>PKG_U15</p></td>
<td><p>u</p></td>
<td><p>324</p></td>
<td><p>18x18</p></td>
<td><p>15x15</p></td>
</tr>
<tr class="row-even"><td><p>PKG_U19</p></td>
<td><p>u</p></td>
<td><p>484</p></td>
<td><p>22x22</p></td>
<td><p>19x19</p></td>
</tr>
<tr class="row-odd"><td><p>PKG_U23</p></td>
<td><p>u</p></td>
<td><p>672</p></td>
<td><p>28x28</p></td>
<td><p>23x23</p></td>
</tr>
<tr class="row-even"><td><p>PKG_M11</p></td>
<td><p>m</p></td>
<td><p>301</p></td>
<td><p>21x21</p></td>
<td><p>11x11</p></td>
</tr>
<tr class="row-odd"><td><p>PKG_M13</p></td>
<td><p>m</p></td>
<td><p>383</p></td>
<td><p>25x25</p></td>
<td><p>13x13</p></td>
</tr>
<tr class="row-even"><td><p>PKG_M15</p></td>
<td><p>m</p></td>
<td><p>484</p></td>
<td><p>28x28</p></td>
<td><p>15x15</p></td>
</tr>
</tbody>
</table>
</section>
<section id="model-information">
<h3>Model information<a class="headerlink" href="#model-information" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">enum</span> <span class="nc">die_type_t</span> <span class="p">{</span> <span class="n">E50F</span><span class="p">,</span> <span class="n">GX25F</span><span class="p">,</span> <span class="n">GT75F</span><span class="p">,</span> <span class="n">GT150F</span><span class="p">,</span> <span class="n">GT300F</span><span class="p">,</span> <span class="n">SX50F</span><span class="p">,</span> <span class="n">SX120F</span> <span class="p">};</span>

<span class="k">struct</span> <span class="nc">Model</span> <span class="p">{</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
  <span class="k">const</span> <span class="n">variant_info</span> <span class="o">&amp;</span><span class="n">variant</span><span class="p">;</span>
  <span class="n">package_type_t</span> <span class="n">package</span><span class="p">;</span>
  <span class="kt">char</span> <span class="n">temperature</span><span class="p">;</span>
  <span class="kt">char</span> <span class="n">speed</span><span class="p">;</span>
  <span class="kt">char</span> <span class="n">pcie</span><span class="p">,</span> <span class="n">gxb</span><span class="p">,</span> <span class="n">hmc</span><span class="p">;</span>
  <span class="kt">uint16_t</span> <span class="n">io</span><span class="p">,</span> <span class="n">gpio</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="nc">variant_info</span> <span class="p">{</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
  <span class="k">const</span> <span class="n">die_info</span> <span class="o">&amp;</span><span class="n">die</span><span class="p">;</span>
  <span class="kt">uint16_t</span> <span class="n">idcode</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">alut</span><span class="p">,</span> <span class="n">alm</span><span class="p">,</span> <span class="n">memory</span><span class="p">,</span> <span class="n">dsp</span><span class="p">,</span> <span class="n">dpll</span><span class="p">,</span> <span class="n">dll</span><span class="p">,</span> <span class="n">hps</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="nc">die_info</span> <span class="p">{</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
  <span class="n">die_type_t</span> <span class="n">type</span><span class="p">;</span>
  <span class="kt">uint8_t</span> <span class="n">tile_sx</span><span class="p">,</span> <span class="n">tile_sy</span><span class="p">;</span>
  <span class="c1">// ...</span>
<span class="p">};</span>

<span class="k">const</span> <span class="n">Model</span> <span class="n">models</span><span class="p">[];</span>
<span class="n">CycloneV</span> <span class="o">*</span><span class="nf">get_model</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="n">model_name</span><span class="p">);</span>
</pre></div>
</div>
<p>A Model is built from a package, a variant and a temperature/speed
grade.  A variant selects a die and which hardware is active on it.</p>
<p>The Model fields are:</p>
<ul class="simple">
<li><p>name - the SKU, for instance 5CSEBA6U23I7</p></li>
<li><p>variant - its associated variant_info</p></li>
<li><p>package - the packaging used</p></li>
<li><p>temperature - the temperature grade, ‘A’ for automotive (-45..125C), ‘I’ for industrial (-40..100C), ‘C’ for commercial (0..85C)</p></li>
<li><p>speed - the speed grade, 6-8, smaller is faster</p></li>
<li><p>pcie - number of PCIe interfaces (depends on both variant and number of available pins)</p></li>
<li><p>gxb - ??? (same)</p></li>
<li><p>hmc - number of Memory interfaces (same)</p></li>
<li><p>io - number of i/os</p></li>
<li><p>gpio - number of fpga-usable gpios</p></li>
</ul>
<p>The Variant fields are:</p>
<ul class="simple">
<li><p>name - name of the variant, for instance se120b</p></li>
<li><p>die - its associated die_info</p></li>
<li><p>idcode - the IDCODE associated to this variant (not unique per variant at all)</p></li>
<li><p>alut - number of LUTs</p></li>
<li><p>alm - number of logic elements</p></li>
<li><p>memory - bits of memory</p></li>
<li><p>dsp - number of dsp blocks</p></li>
<li><p>dpll - number of plls</p></li>
<li><p>dll - number of delay-locked loops</p></li>
<li><p>hps - number of arm cores</p></li>
</ul>
<p>The Die usable fields are:</p>
<ul class="simple">
<li><p>name - name of the die, for instance sx120f</p></li>
<li><p>type - the enum value for the die type</p></li>
<li><p>tile_sx, tile_sy - size of the tile grid</p></li>
</ul>
<p>The limits indicated in the variant structure may be lower than the
theoretical die capabilities.  We have no idea what happens if these
limits are not respected.</p>
<p>To create a CycloneV object, the constructor requires a Model *.
Either choose one from the models array, or, in the usual case of
selection by sku, the CycloneV::get_model function looks it up and
allocates one.  The models array ends with a nullptr name pointer.</p>
<p>The get_model function implements the alias “ms” for the 5CSEBA6U23I7
used in the de10-nano, a.k.a MiSTer.</p>
</section>
<section id="pos-rnode-and-pnode">
<h3>pos, rnode and pnode<a class="headerlink" href="#pos-rnode-and-pnode" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">using</span> <span class="n">pos_t</span> <span class="o">=</span> <span class="kt">uint16_t</span><span class="p">;</span>          <span class="c1">// Tile position</span>

<span class="k">static</span> <span class="k">constexpr</span> <span class="kt">uint32_t</span> <span class="nf">pos2x</span><span class="p">(</span><span class="n">pos_t</span> <span class="n">xy</span><span class="p">);</span>
<span class="k">static</span> <span class="k">constexpr</span> <span class="kt">uint32_t</span> <span class="nf">pos2y</span><span class="p">(</span><span class="n">pos_t</span> <span class="n">xy</span><span class="p">);</span>
<span class="k">static</span> <span class="k">constexpr</span> <span class="n">pos_t</span> <span class="nf">xy2pos</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">x</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">y</span><span class="p">);</span>
</pre></div>
</div>
<p>The type pos_t represents a position in the grid.  xy2pos allows to create one, pos2x and pos2y extracts the coordinates.</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">using</span> <span class="n">rnode_t</span> <span class="o">=</span> <span class="kt">uint32_t</span><span class="p">;</span>        <span class="c1">// Route node id</span>

<span class="k">enum</span> <span class="nc">rnode_type_t</span><span class="p">;</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">rnode_type_names</span><span class="p">[];</span>
<span class="n">rnode_type_t</span> <span class="nf">rnode_type_lookup</span><span class="p">(</span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">n</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>

<span class="k">constexpr</span> <span class="n">rnode_t</span> <span class="nf">rnode</span><span class="p">(</span><span class="n">rnode_type_t</span> <span class="n">type</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">z</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">rnode_t</span> <span class="nf">rnode</span><span class="p">(</span><span class="n">rnode_type_t</span> <span class="n">type</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">x</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">y</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">z</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">rnode_type_t</span> <span class="nf">rn2t</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">pos_t</span> <span class="nf">rn2p</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">uint32_t</span> <span class="nf">rn2x</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">uint32_t</span> <span class="nf">rn2y</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">uint32_t</span> <span class="nf">rn2z</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">);</span>

<span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="nf">rn2s</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">);</span>
</pre></div>
</div>
<p>A rnode_t represents a note in the routing network.  It is
characterized by its type (rnode_type_t) and its coordinates (x, y for
the tile, z for the instance number in the tile).  Those functions
allow to create one and extract the different components.
rnode_types_names gives the string representation for every
rnode_type_t value, and rnode_type_lookup finds the rnode_type_t for a
given name.  rn2s provides a string representation of the rnode
(TYPE.xxx.yyy.zzzz).</p>
<p>The rnode_type_t value 0 is NONE, and a rnode_t of 0 is guaranteed
invalid.</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">using</span> <span class="n">pnode_t</span> <span class="o">=</span> <span class="kt">uint64_t</span><span class="p">;</span>        <span class="c1">// Port node id</span>

<span class="k">enum</span> <span class="nc">block_type_t</span><span class="p">;</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">block_type_names</span><span class="p">[];</span>
<span class="n">block_type_t</span> <span class="nf">block_type_lookup</span><span class="p">(</span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">n</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>

<span class="k">enum</span> <span class="nc">port_type_t</span><span class="p">;</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">port_type_names</span><span class="p">[];</span>
<span class="n">port_type_t</span>  <span class="nf">port_type_lookup</span> <span class="p">(</span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">n</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>

<span class="k">constexpr</span> <span class="n">pnode_t</span> <span class="nf">pnode</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">bt</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">port_type_t</span> <span class="n">pt</span><span class="p">,</span> <span class="kt">int8_t</span> <span class="n">bindex</span><span class="p">,</span> <span class="kt">int16_t</span> <span class="n">pindex</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">pnode_t</span> <span class="nf">pnode</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">bt</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">x</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">y</span><span class="p">,</span> <span class="n">port_type_t</span> <span class="n">pt</span><span class="p">,</span> <span class="kt">int8_t</span> <span class="n">bindex</span><span class="p">,</span> <span class="kt">int16_t</span> <span class="n">pindex</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">block_type_t</span> <span class="nf">pn2bt</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">port_type_t</span>  <span class="nf">pn2pt</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="n">pos_t</span>        <span class="nf">pn2p</span> <span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">uint32_t</span>     <span class="nf">pn2x</span> <span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">uint32_t</span>     <span class="nf">pn2y</span> <span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">int8_t</span>       <span class="nf">pn2bi</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
<span class="k">constexpr</span> <span class="kt">int16_t</span>      <span class="nf">pn2pi</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>

<span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="nf">pn2s</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">);</span>
</pre></div>
</div>
<p>A pnode_t represents a port of a logical block.  It is characterized
by the block type (block_type_t), the block tile position, the block
number instance (when appropriate, -1 when not), the port type
(port_type_t) and the bit number in the port (when appropriate, -1
when not).  pn2s provides the string representation
BLOCK.xxx.yyy(.instance):PORT(.bit)</p>
<p>The block_type_t value 0 is BNONE, the port_type_t value 0 is PNONE,
and pnode_t 0 is guaranteed invalid.</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="n">rnode_t</span> <span class="nf">pnode_to_rnode</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="n">pnode_t</span> <span class="nf">rnode_to_pnode</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">rn</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>These two methods allow to find the connections between the logic
block ports and the routing nodes.  It is always 1:1 when there is
one.</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">pnode_t</span><span class="o">&gt;</span> <span class="n">p2p_from</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="n">pnode_t</span> <span class="nf">p2p_to</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>These two methods allow to find the direct connections between logic
port nodes of different logic blocks.  The connections being 1:N the
p2p_from method can give multiple results while p2p_to only answers
one node or the value 0.</p>
</section>
<section id="routing-network-management">
<h3>Routing network management<a class="headerlink" href="#routing-network-management" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="kt">void</span> <span class="nf">rnode_link</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">n1</span><span class="p">,</span> <span class="n">rnode_t</span> <span class="n">n2</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">rnode_link</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">p1</span><span class="p">,</span> <span class="n">rnode_t</span> <span class="n">n2</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">rnode_link</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">n1</span><span class="p">,</span> <span class="n">pnode_t</span> <span class="n">p2</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">rnode_link</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">p1</span><span class="p">,</span> <span class="n">pnode_t</span> <span class="n">p2</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">rnode_unlink</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">n2</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">rnode_unlink</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">p2</span><span class="p">);</span>
</pre></div>
</div>
<p>The method rnode_link links two nodes together with n1 as source and
n2 as destination, automatically converting from pnode_t to rnode_t
when needed.  rnode_unlink disconnects anything connected to the
destination n2.</p>
<p>There are two special cases.  DCMUX is a 2:1 mux which selects between
a data and a clock signal and has no disconnected state.  Unlinking it
puts in in the default clock position.  Most SCLK muxes use a 5-bit
vertical configuration where up to 5 inputs can be connected and the
all-off configuration is not allowed.  Usually at least one input goes
to vcc, but in some cases all five are used and unlinking selects the
4th input (the default in that case).</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">pair</span><span class="o">&lt;</span><span class="n">rnode_t</span><span class="p">,</span> <span class="n">rnode_t</span><span class="o">&gt;&gt;</span> <span class="n">route_all_active_links</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
<span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">std</span><span class="o">::</span><span class="n">pair</span><span class="o">&lt;</span><span class="n">rnode_t</span><span class="p">,</span> <span class="n">rnode_t</span><span class="o">&gt;&gt;</span> <span class="n">route_frontier_links</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>route_all_active_links gives all current active connections.
route_frontier_links solves these connections to keep only the
extremities, giving the inter-logic-block connections directly.</p>
</section>
<section id="logic-block-management">
<h3>Logic block management<a class="headerlink" href="#logic-block-management" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">pos_t</span><span class="o">&gt;</span> <span class="o">&amp;</span><span class="n">lab_get_pos</span><span class="p">()</span>    <span class="k">const</span>
<span class="p">[</span><span class="n">etc</span><span class="p">]</span>

<span class="n">cosst</span> <span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">block_type_t</span><span class="o">&gt;</span> <span class="o">&amp;</span><span class="n">pos_get_bels</span><span class="p">(</span><span class="n">pos_t</span> <span class="n">pos</span><span class="p">)</span> <span class="k">const</span>
</pre></div>
</div>
<p>The numerous xxx_get_pos() methods gives the list of positions of
logic blocks of a given type.  The known types are lab, mlab, m10k,
dsp, hps, gpio, dqs16, fpll, cmuxc, cmuxv, cmuxh, dll, hssi, cbuf,
lvl, ctrl, pma3, serpar, term and hip.  A vector is empty when a block
type doesn’t exist in the given die.</p>
<p>In the hps case the 37 blocks can be indexed by hps_index_t enum.</p>
<p>Alternatively the pos_get_bels() method gives the (possibly empty)
list of logic blocks present in a given tile.</p>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">enum</span> <span class="p">{</span> <span class="n">MT_MUX</span><span class="p">,</span> <span class="n">MT_NUM</span><span class="p">,</span> <span class="n">MT_BOOL</span><span class="p">,</span> <span class="n">MT_RAM</span> <span class="p">};</span>

<span class="k">enum</span> <span class="nc">bmux_type_t</span><span class="p">;</span>
<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">bmux_type_names</span><span class="p">[];</span>
<span class="n">bmux_type_t</span> <span class="nf">bmux_type_lookup</span><span class="p">(</span><span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">n</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>

<span class="k">struct</span> <span class="nc">bmux_setting_t</span> <span class="p">{</span>
  <span class="n">block_type_t</span> <span class="n">btype</span><span class="p">;</span>
  <span class="n">pos_t</span> <span class="n">pos</span><span class="p">;</span>
  <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">midx</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
  <span class="kt">bool</span> <span class="n">def</span><span class="p">;</span>
  <span class="kt">uint32_t</span> <span class="n">s</span><span class="p">;</span> <span class="c1">// bmux_type_t, or number, or bool value, or count of bits for ram</span>
  <span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="kt">uint8_t</span><span class="o">&gt;</span> <span class="n">r</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">bmux_type</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="kt">bool</span> <span class="nf">bmux_get</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">,</span> <span class="n">bmux_setting_t</span> <span class="o">&amp;</span><span class="n">s</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="kt">bool</span> <span class="nf">bmux_set</span><span class="p">(</span><span class="k">const</span> <span class="n">bmux_setting_t</span> <span class="o">&amp;</span><span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">bmux_m_set</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">bmux_n_set</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">bmux_b_set</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">,</span> <span class="kt">bool</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">bmux_r_set</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">bmux_r_set</span><span class="p">(</span><span class="n">block_type_t</span> <span class="n">btype</span><span class="p">,</span> <span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">int</span> <span class="n">midx</span><span class="p">,</span> <span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="kt">uint8_t</span><span class="o">&gt;</span> <span class="o">&amp;</span><span class="n">s</span><span class="p">);</span>

<span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">bmux_setting_t</span><span class="o">&gt;</span> <span class="n">bmux_get</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>These methods allow to manage the logic blocks muxes configurations.
A mux is characterized by its block (type and position), its type
(bmux_type_t) and its instance number (0 if there is only one).  There
are four kinds of muxes, symbolic (MT_MUX), numeric (MT_NUM), booolean
(MT_BOOL) and ram (MT_RAM).</p>
<p>bmux_type looks up a mux and returns its MT_* type, or -1 if it
doesn’t exist.  bmux_get reads the state of a mux and returns it in s
and true when found, false otherwise.  The def field indicates whether
the value is the default.  The bmux_set sets a mux generically, and
the bmux_*_set sets it per-type.</p>
<p>The no-parameter bmux_get version returns the state of all muxes of the FPGA.</p>
</section>
<section id="inverters-management">
<h3>Inverters management<a class="headerlink" href="#inverters-management" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">struct</span> <span class="nc">inv_setting_t</span> <span class="p">{</span>
  <span class="n">rnode_t</span> <span class="n">node</span><span class="p">;</span>
  <span class="kt">bool</span> <span class="n">value</span><span class="p">;</span>
  <span class="kt">bool</span> <span class="n">def</span><span class="p">;</span>
<span class="p">};</span>

<span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">inv_setting_t</span><span class="o">&gt;</span> <span class="n">inv_get</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
<span class="kt">bool</span> <span class="nf">inv_set</span><span class="p">(</span><span class="n">rnode_t</span> <span class="n">node</span><span class="p">,</span> <span class="kt">bool</span> <span class="n">value</span><span class="p">);</span>
</pre></div>
</div>
<p>inv_get() returns the state of the programmable inverters, and inv_set
sets the state of one.  The field def is currently very incorrect.</p>
</section>
<section id="pin-package-management">
<h3>Pin/package management<a class="headerlink" href="#pin-package-management" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">enum</span> <span class="nc">pin_flags_t</span> <span class="o">:</span> <span class="kt">uint32_t</span> <span class="p">{</span>
  <span class="n">PIN_IO_MASK</span>    <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">PIN_DPP</span>        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="c1">// Dedicated Programming Pin</span>
  <span class="n">PIN_HSSI</span>       <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span> <span class="c1">// High Speed Serial Interface input</span>
  <span class="n">PIN_JTAG</span>       <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span> <span class="c1">// JTAG</span>
  <span class="n">PIN_GPIO</span>       <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span> <span class="c1">// General-Purpose I/O</span>

  <span class="n">PIN_HPS</span>        <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span> <span class="c1">// Hardware Processor System</span>

  <span class="n">PIN_DIFF_MASK</span>  <span class="o">=</span> <span class="mh">0x00000070</span><span class="p">,</span>
  <span class="n">PIN_DM</span>         <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">PIN_DQS</span>        <span class="o">=</span> <span class="mh">0x00000020</span><span class="p">,</span>
  <span class="n">PIN_DQS_DIS</span>    <span class="o">=</span> <span class="mh">0x00000030</span><span class="p">,</span>
  <span class="n">PIN_DQSB</span>       <span class="o">=</span> <span class="mh">0x00000040</span><span class="p">,</span>
  <span class="n">PIN_DQSB_DIS</span>   <span class="o">=</span> <span class="mh">0x00000050</span><span class="p">,</span>

  <span class="n">PIN_TYPE_MASK</span>  <span class="o">=</span> <span class="mh">0x00000f00</span><span class="p">,</span>
  <span class="n">PIN_DO_NOT_USE</span> <span class="o">=</span> <span class="mh">0x00000100</span><span class="p">,</span>
  <span class="n">PIN_GXP_RREF</span>   <span class="o">=</span> <span class="mh">0x00000200</span><span class="p">,</span>
  <span class="n">PIN_NC</span>         <span class="o">=</span> <span class="mh">0x00000300</span><span class="p">,</span>
  <span class="n">PIN_VCC</span>        <span class="o">=</span> <span class="mh">0x00000400</span><span class="p">,</span>
  <span class="n">PIN_VCCL_SENSE</span> <span class="o">=</span> <span class="mh">0x00000500</span><span class="p">,</span>
  <span class="n">PIN_VCCN</span>       <span class="o">=</span> <span class="mh">0x00000600</span><span class="p">,</span>
  <span class="n">PIN_VCCPD</span>      <span class="o">=</span> <span class="mh">0x00000700</span><span class="p">,</span>
  <span class="n">PIN_VREF</span>       <span class="o">=</span> <span class="mh">0x00000800</span><span class="p">,</span>
  <span class="n">PIN_VSS</span>        <span class="o">=</span> <span class="mh">0x00000900</span><span class="p">,</span>
  <span class="n">PIN_VSS_SENSE</span>  <span class="o">=</span> <span class="mh">0x00000a00</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="nc">pin_info_t</span> <span class="p">{</span>
  <span class="kt">uint8_t</span> <span class="n">x</span><span class="p">;</span>
  <span class="kt">uint8_t</span> <span class="n">y</span><span class="p">;</span>
  <span class="kt">uint16_t</span> <span class="n">pad</span><span class="p">;</span>
  <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">;</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">function</span><span class="p">;</span>
  <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">io_block</span><span class="p">;</span>
  <span class="kt">double</span> <span class="n">r</span><span class="p">,</span> <span class="n">c</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">length</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">delay_ps</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">const</span> <span class="n">pin_info_t</span> <span class="o">*</span><span class="nf">pin_find_pos</span><span class="p">(</span><span class="n">pos_t</span> <span class="n">pos</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="k">const</span> <span class="n">pin_info_t</span> <span class="o">*</span><span class="nf">pin_find_pnode</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>The pin_info_t structure describes a pin with:</p>
<ul class="simple">
<li><p>x, y - its coordinates in the package grid (not the fpga grid, the pins one)</p></li>
<li><p>pad - either 0xffff (no associated gpio) or (index &lt;&lt; 14) | tile_pos, where index indicates which pad of the gpio is connected to the pin</p></li>
<li><p>flags - flags describing the pin function</p></li>
<li><p>name - pin name, like A1</p></li>
<li><p>function - pin function as text, like “GND”</p></li>
<li><p>io_block - name of the I/O block for power purposes, like 9A</p></li>
<li><p>r, c, l - electrical characteristics of the pin-pad connection wire</p></li>
<li><p>length - length of the wire</p></li>
<li><p>delay_ps - usual signal transmission delay is ps</p></li>
<li><p>index - pin sub-index for hssi_input, hssi_output, dedicated programming pins and jtag</p></li>
</ul>
<p>The pin_find_pos method looks up a pin from a gpio tile/index combination.  The pin_find_pos method looks up a pin from a gpio or hmc pnode.</p>
</section>
<section id="options">
<h3>Options<a class="headerlink" href="#options" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="k">struct</span> <span class="nc">opt_setting_t</span> <span class="p">{</span>
  <span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">;</span>
  <span class="kt">bool</span> <span class="n">def</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">type</span><span class="p">;</span>
  <span class="kt">uint32_t</span> <span class="n">s</span><span class="p">;</span> <span class="c1">// bmux_type_t, or number, or bool value, or count of bits for ram</span>
  <span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="kt">uint8_t</span><span class="o">&gt;</span> <span class="n">r</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">opt_type</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="kt">bool</span> <span class="nf">opt_get</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="n">opt_setting_t</span> <span class="o">&amp;</span><span class="n">s</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
<span class="kt">bool</span> <span class="nf">opt_set</span><span class="p">(</span><span class="k">const</span> <span class="n">opt_setting_t</span> <span class="o">&amp;</span><span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">opt_m_set</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="n">bmux_type_t</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">opt_n_set</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">opt_b_set</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">bool</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">opt_r_set</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">s</span><span class="p">);</span>
<span class="kt">bool</span> <span class="nf">opt_r_set</span><span class="p">(</span><span class="n">bmux_type_t</span> <span class="n">mux</span><span class="p">,</span> <span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="kt">uint8_t</span><span class="o">&gt;</span> <span class="o">&amp;</span><span class="n">s</span><span class="p">);</span>

<span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="n">opt_setting_t</span><span class="o">&gt;</span> <span class="n">opt_get</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>The options work like the block muxes without a block, tile or
instance number.  They’re otherwise the same.</p>
</section>
<section id="bitstream-management">
<h3>Bitstream management<a class="headerlink" href="#bitstream-management" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="kt">void</span> <span class="nf">clear</span><span class="p">();</span>
<span class="kt">void</span> <span class="nf">rbf_load</span><span class="p">(</span><span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">rbf_save</span><span class="p">(</span><span class="n">std</span><span class="o">::</span><span class="n">vector</span><span class="o">&lt;</span><span class="kt">uint8_t</span><span class="o">&gt;</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
</pre></div>
</div>
<p>The clear method returns the FPGA state to all defaults.  rbf_load
parses a raw bitstream file from memory and loads the state from it.
rbf_save generats a rbf from the current state.</p>
</section>
<section id="hmc-bypass">
<h3>HMC bypass<a class="headerlink" href="#hmc-bypass" title="Permalink to this headline">¶</a></h3>
<div class="highlight-C++ notranslate"><div class="highlight"><pre><span></span><span class="n">pnode_t</span> <span class="nf">hmc_get_bypass</span><span class="p">(</span><span class="n">pnode_t</span> <span class="n">pn</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<p>The hmc_get_bypass method gives the associated HMC port to a given one
when in bypass mode.  Specifically, to find the rnode corresponding to
a given GPIO port connected to the HMC in bypass mode do:</p>
<ul class="simple">
<li><p>Get the port(s) connected to the GPIO with p2p_to (when look for a GOUT) or p2p_from (when looking for a GIN).  There should be only one even in the p2p_from case.</p></li>
<li><p>Get the associated node when in bypass mode with hmc_get_bypass (the method is direction-independant)</p></li>
<li><p>Get the associated routing node with pnode_to_rnode.</p></li>
</ul>
</section>
</section>
<span id="document-cyclonev_driver"></span><section id="the-mistral-cv-command-line-program">
<h2>The mistral-cv command-line program<a class="headerlink" href="#the-mistral-cv-command-line-program" title="Permalink to this headline">¶</a></h2>
<p>The mistral-cv command line program allows for a minimal interfacing
with the library.  Calling it without parameters shows the possible
usages.</p>
<section id="models">
<h3>models<a class="headerlink" href="#models" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">models</span>
</pre></div>
</div>
<p>Lists the known models with their SKU, IDCODE, die, variant, package,
number of pins, temperature grade and speed grade.</p>
</section>
<section id="routes">
<h3>routes<a class="headerlink" href="#routes" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">routes</span> <span class="o">&lt;</span><span class="n">model</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Dumps the active routes in a rbf.</p>
</section>
<section id="routes2">
<h3>routes2<a class="headerlink" href="#routes2" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">routes</span> <span class="o">&lt;</span><span class="n">model</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Dumps the active routes in a rbf where a GIN/GOUT/etc does not have a
port mapping associated.</p>
</section>
<section id="cycle">
<h3>cycle<a class="headerlink" href="#cycle" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">cycle</span> <span class="o">&lt;</span><span class="n">model</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file2</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Loads the rbf in file1.rbf and saves is back in file2.rbf.  Useful to
test if the framing/unframing of oram/pram/cram works correctly.</p>
</section>
<section id="bels">
<h3>bels<a class="headerlink" href="#bels" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">bels</span> <span class="o">&lt;</span><span class="n">model</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Dumps a list of all the logic elements of a model (only depends on the
die in practice).</p>
</section>
<section id="decomp">
<h3>decomp<a class="headerlink" href="#decomp" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">decomp</span> <span class="o">&lt;</span><span class="n">model</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">bt</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Decompiles a bitstream into a compilable source.  Only writes down
what is identified as not being in default state.</p>
</section>
<section id="comp">
<h3>comp<a class="headerlink" href="#comp" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">comp</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">bt</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Compiles a source into a bitstream.  The source includes the model
information.</p>
</section>
<section id="diff">
<h3>diff<a class="headerlink" href="#diff" title="Permalink to this headline">¶</a></h3>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mistral</span><span class="o">-</span><span class="n">cv</span> <span class="n">diff</span> <span class="o">&lt;</span><span class="n">model</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file1</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span> <span class="o">&lt;</span><span class="n">file2</span><span class="o">.</span><span class="n">rbf</span><span class="o">&gt;</span>
</pre></div>
</div>
<p>Compares two rbf files and identifies the differences in terms of
oram, pram and cram.  Useful to list mismatches after a decomp/comp
cycle.</p>
</section>
</section>
<span id="document-cyclonev_library_internals"></span><section id="mistral-cyclonev-library-internals">
<h2>Mistral CycloneV library internals<a class="headerlink" href="#mistral-cyclonev-library-internals" title="Permalink to this headline">¶</a></h2>
<section id="structure">
<h3>Structure<a class="headerlink" href="#structure" title="Permalink to this headline">¶</a></h3>
<p>A large part of the library is generated code from information in the
data directory.  The exception is the routing data that is converter
to compressed binary and put in the gdata directory.  All the
conversions are done with python programs and shell scripts in the
tools directory.</p>
</section>
<section id="routing-data">
<h3>Routing data<a class="headerlink" href="#routing-data" title="Permalink to this headline">¶</a></h3>
<p>The routing data is stored in bzip2-compressed text files named
&lt;die&gt;-r.txt.bz2.  Each line describes a routing mux.</p>
<p>A mux description looks like that:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">H14</span><span class="mf">.000.032.0003</span> <span class="mi">4</span><span class="p">:</span><span class="mi">0024_2832</span> <span class="mi">0</span><span class="p">:</span><span class="n">GIN</span><span class="mf">.000.032.0005</span> <span class="mi">1</span><span class="p">:</span><span class="n">GIN</span><span class="mf">.000.032.0004</span> <span class="mi">2</span><span class="p">:</span><span class="n">GIN</span><span class="mf">.000.032.0001</span> <span class="mi">3</span><span class="p">:</span><span class="n">GIN</span><span class="mf">.000.032.0000</span>
</pre></div>
</div>
<p>That line describes the mux for the rnode H14.000.032.0003.  It uses
the pattern 4 as position (24, 2832) and has four inputs connected to
four GIN rnodes.</p>
<p>The chip uses a limited number of mux types, with a specific bit
pattern in the cram controlling a fixed number of inputs and of bit
set/unset values selecting them.  There is a total of 70 different
patterns, currently only described as C++ code in cv-rpats.cc.  An
additional 4 are added to store the variations of pattern 6 where the
default is different.</p>
<p>The special case of pattern 6 looks like:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">SCLK</span><span class="mf">.014.000.0025</span> <span class="mf">6.3</span><span class="p">:</span><span class="mi">1413_0638</span> <span class="mi">0</span><span class="p">:</span><span class="n">GCLK</span><span class="mf">.000.008.0009</span> <span class="mi">1</span><span class="p">:</span><span class="n">RCLK</span><span class="mf">.000.004.0011</span> <span class="mi">4</span><span class="p">:</span><span class="n">RCLK</span><span class="mf">.000.004.0003</span>
</pre></div>
</div>
<p>The “.3” indicates that the default is on slot 3, e.g. value 0x08 or pattern 70+3.</p>
<p>The python script routes-to-bin.py loads this file and generated a
compressed binary version in gdata which matches the rmux structure.
The script mkroutes.sh generates it for all die types.</p>
</section>
<section id="block-muxes">
<h3>Block muxes<a class="headerlink" href="#block-muxes" title="Permalink to this headline">¶</a></h3>
<p>The lists of block muxes and options muxes are independant of the
dies.  They’re in the block-mux.txt files.  Each mux is described in
these files using the following syntax:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>g dft_mode m:3 21.42 20.40 20.43
  0 off
  1 on !
  7 dft_pprog
</pre></div>
</div>
<p>“g” indicates the subtype of mux, which is block-dependant, here
“global”.  ‘m’ indicates a symbolic mux, 3 is the number of bits.  It
is followed by the bits coordinates, LSB first.  Here it’s an inner
block, so the coordinates are 2D.  Options are also 2D, and peripheral
blocks are 1D.</p>
<p>In such a case of symbolic mux it is followed by the indented possible
values of the mux (in hex) with the exclamation point indicating the
default.</p>
<p>A numeric mux is similar but the type is ‘n’ and labels on the right
have to be numeric.</p>
<p>Boolean muxes look like this:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">g</span> <span class="n">clk0_inv</span>               <span class="n">b</span><span class="o">-</span>   <span class="mf">6.45</span>
</pre></div>
</div>
<p>The ‘b’ indicates boolean, and ‘-’ indicates the default is false,
otherwise it is ‘+’ for true.  The boolean can be multi-bits, such as
in the following example.  Then all bits are set or unset.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">g</span> <span class="n">pr_en</span>              <span class="n">b</span><span class="o">-</span><span class="p">:</span><span class="mi">2</span> <span class="mf">0.61</span> <span class="mf">0.67</span>
</pre></div>
</div>
<p>Finally ram muxes look like:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">g</span> <span class="n">cvpcie_mode</span>                      <span class="n">r</span><span class="o">-</span><span class="p">:</span><span class="mi">2</span>    <span class="mf">2.21</span> <span class="mf">2.22</span>
<span class="n">g</span> <span class="n">clkin_0_src</span>                      <span class="n">r2</span><span class="p">:</span><span class="mi">4</span>  <span class="mi">760</span> <span class="mi">761</span> <span class="mi">762</span> <span class="mi">763</span>
</pre></div>
</div>
<p>In the second case the ‘2’ between r and : indicates that the default
value is 2.</p>
<p>Instanciated muxes can take two forms.  For instance in fpll muxes of
subtype ‘c’ are instanciated on the counter number, hence have 9
values.  The mux is written as:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">c</span> <span class="n">cnt_in_src</span>                       <span class="n">r2</span><span class="p">:</span><span class="mi">2</span>  <span class="mi">600</span> <span class="mi">601</span> <span class="o">|</span> <span class="mi">602</span> <span class="mi">603</span> <span class="o">|</span> <span class="mi">604</span> <span class="mi">605</span> <span class="o">|</span> <span class="mi">606</span> <span class="mi">607</span> <span class="o">|</span> <span class="mi">608</span> <span class="mi">609</span> <span class="o">|</span> <span class="mi">610</span> <span class="mi">611</span> <span class="o">|</span> <span class="mi">612</span> <span class="mi">613</span> <span class="o">|</span> <span class="mi">614</span> <span class="mi">615</span> <span class="o">|</span> <span class="mi">616</span> <span class="mi">617</span>
<span class="n">c</span> <span class="n">dprio0_cnt_hi_div</span>                <span class="n">r1</span><span class="p">:</span><span class="mi">8</span>
  <span class="o">*</span> <span class="mi">8</span> <span class="mi">9</span> <span class="mi">10</span> <span class="mi">11</span> <span class="mi">12</span> <span class="mi">13</span> <span class="mi">14</span> <span class="mi">15</span>
  <span class="o">*</span> <span class="mi">24</span> <span class="mi">25</span> <span class="mi">26</span> <span class="mi">27</span> <span class="mi">28</span> <span class="mi">29</span> <span class="mi">30</span> <span class="mi">31</span>
  <span class="o">*</span> <span class="mi">40</span> <span class="mi">41</span> <span class="mi">42</span> <span class="mi">43</span> <span class="mi">44</span> <span class="mi">45</span> <span class="mi">46</span> <span class="mi">47</span>
  <span class="o">*</span> <span class="mi">56</span> <span class="mi">57</span> <span class="mi">58</span> <span class="mi">59</span> <span class="mi">60</span> <span class="mi">61</span> <span class="mi">62</span> <span class="mi">63</span>
  <span class="o">*</span> <span class="mi">72</span> <span class="mi">73</span> <span class="mi">74</span> <span class="mi">75</span> <span class="mi">76</span> <span class="mi">77</span> <span class="mi">78</span> <span class="mi">79</span>
  <span class="o">*</span> <span class="mi">88</span> <span class="mi">89</span> <span class="mi">90</span> <span class="mi">91</span> <span class="mi">92</span> <span class="mi">93</span> <span class="mi">94</span> <span class="mi">95</span>
  <span class="o">*</span> <span class="mi">104</span> <span class="mi">105</span> <span class="mi">106</span> <span class="mi">107</span> <span class="mi">108</span> <span class="mi">109</span> <span class="mi">110</span> <span class="mi">111</span>
  <span class="o">*</span> <span class="mi">120</span> <span class="mi">121</span> <span class="mi">122</span> <span class="mi">123</span> <span class="mi">124</span> <span class="mi">125</span> <span class="mi">126</span> <span class="mi">127</span>
  <span class="o">*</span> <span class="mi">136</span> <span class="mi">137</span> <span class="mi">138</span> <span class="mi">139</span> <span class="mi">140</span> <span class="mi">141</span> <span class="mi">142</span> <span class="mi">143</span>
</pre></div>
</div>
<p>Either the bits are indicated on the same line separated by ‘|’, or
they’re set as one set per line start with an indented ‘*’.</p>
<p>The lab, mlab, m10k, mlab and hps_clocks target bits in the 2D cram by
offsetting from a base position computed from the tile position (see
the method pos2bit).  opt targets bits in the oram.  All the others
with the exception of pma3-c target bits in the pram from a position
found in &lt;die&gt;-pram.txt.  pma3-c targets bits in the cram from the
tables in pma3-cram.txt</p>
<p>mux_to_source.py enum &lt;datadir&gt; generates the file cv-bmuxtypes.ipp
while mux_to_source.py mux &lt;datadir&gt; generates the file
cv-bmux-data.cc.  mkmux.sh does both calls.</p>
</section>
<section id="logic-blocks">
<h3>Logic blocks<a class="headerlink" href="#logic-blocks" title="Permalink to this headline">¶</a></h3>
<p>Blocks come from two sources, the files &lt;die&gt;-pram.txt indicates all
the peripheral blocks with their pram address.  The files
&lt;die&gt;-&lt;block&gt;.txt where bock is cmux, ctrl, fpll, hmc, hps or iob has
the information of the connections between the blocks and neighbouring
blocks and the routing grid.</p>
<p>blocks_to_source.py generates the cvd-&lt;die&gt;-blk.cc file for a given
die, abd mkblocks.sh calls it for every die.</p>
</section>
<section id="inverters">
<h3>Inverters<a class="headerlink" href="#inverters" title="Permalink to this headline">¶</a></h3>
<p>The list of inverters, their cram position and their default value
(always 0 at this point) is in &lt;die&gt;-inv.txt.
inv_to_source.py/mkinv.sh takes care of generating the
cvd-&lt;die&gt;-inv.cc files.</p>
</section>
<section id="forced-1-bits">
<h3>Forced-1 bits<a class="headerlink" href="#forced-1-bits" title="Permalink to this headline">¶</a></h3>
<p>Five of the seven dies seem to have bits always set to 1.  They are
listed in the files &lt;die&gt;-1.txt.  blocks_to_source.py takes care of
it.</p>
</section>
<section id="packages">
<h3>Packages<a class="headerlink" href="#packages" title="Permalink to this headline">¶</a></h3>
<p>The file &lt;die&gt;-pkg.txt lists the packages and the pins of each package
for each die.  pkg_to_source.py/mkpkg.sh take cares of generating the
cvd-&lt;die&gt;-pkg.cc files.</p>
</section>
<section id="models">
<h3>Models<a class="headerlink" href="#models" title="Permalink to this headline">¶</a></h3>
<p>models.txt includes all the information on variants and models.  The
cv-models.cc file is generated by models_to_source.py called by
mkmodels.sh.</p>
</section>
</section>
</div>
</section>


           </div>
           
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; Copyright 2020.

    </p>
  </div>
    
    
    
    Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>