# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:36:23 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:36:24 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:36:24 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(121)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 121
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:40:33 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# ** Error: FIFO.v(88): BEGIN - END required around task/function statements
# End time: 11:40:33 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog FIFO.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:40:55 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:40:55 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:40:59 on Sep 23,2025, Elapsed time: 0:04:35
# Errors: 4, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:40:59 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(125)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 125
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:42:49 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:42:49 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:42:54 on Sep 23,2025, Elapsed time: 0:01:55
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:42:54 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(128)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 128
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:44:02 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:44:02 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:44:07 on Sep 23,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:44:07 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in=  1 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in=  1 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in=118 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in=118 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 61 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 61 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in=237 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in=237 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in=140 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in=140 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in=249 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in=249 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(128)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 128
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:46:51 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# ** Error: (vlog-13069) FIFO.v(86): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) FIFO.v(96): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) FIFO.v(111): near "endtask": syntax error, unexpected endtask.
# ** Error: (vlog-13069) FIFO.v(121): near "initial": syntax error, unexpected initial.
# End time: 11:46:52 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog FIFO.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:47:13 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:47:13 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:47:17 on Sep 23,2025, Elapsed time: 0:03:10
# Errors: 7, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:47:17 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(123)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:51:30 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:51:31 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:51:33 on Sep 23,2025, Elapsed time: 0:04:16
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:51:33 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(123)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:53:39 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:53:39 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:53:41 on Sep 23,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:53:41 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in=  1 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in=  1 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in=118 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in=118 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 61 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 61 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in=237 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in=237 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in=140 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in=140 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in=249 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in=249 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# ** Note: $stop    : FIFO.v(123)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:55:14 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:55:14 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:55:17 on Sep 23,2025, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:55:17 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in=  1 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in=  1 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in=118 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in=118 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 61 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 61 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in=237 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in=237 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in=140 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in=140 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in=249 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in=249 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# clk=0 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 180
# clk=1 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 185
# clk=0 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 190
# clk=1 rst=1 data_in=198 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 195
# ** Note: $stop    : FIFO.v(123)
#    Time: 200 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:57:12 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 11:57:12 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:57:15 on Sep 23,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 11:57:15 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=0 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 175
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 180
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 185
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 190
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=0 full=1 Time=                 195
# ** Note: $stop    : FIFO.v(123)
#    Time: 200 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:06:40 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:06:40 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:06:43 on Sep 23,2025, Elapsed time: 0:09:28
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:06:43 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 175
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 180
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 185
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 190
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 195
# ** Note: $stop    : FIFO.v(123)
#    Time: 200 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:07:14 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:07:14 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:07:18 on Sep 23,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:07:18 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=0 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=101 wr=0 rd=1 empty=0 full=0 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=101 wr=0 rd=1 empty=0 full=0 Time=                 170
# clk=1 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 175
# clk=0 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 180
# clk=1 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 185
# clk=0 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 190
# clk=1 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 195
# ** Note: $stop    : FIFO.v(123)
#    Time: 200 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:07:53 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:07:53 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:07:57 on Sep 23,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:07:57 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 175
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 180
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 185
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 190
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 195
# ** Note: $stop    : FIFO.v(123)
#    Time: 200 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:11:47 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:11:47 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:11:51 on Sep 23,2025, Elapsed time: 0:03:54
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:11:51 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 145
# ** Note: $stop    : FIFO.v(123)
#    Time: 150 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:13:07 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:13:07 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:13:11 on Sep 23,2025, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:13:11 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=0 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 145
# ** Note: $stop    : FIFO.v(123)
#    Time: 150 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:14:41 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:14:41 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:14:43 on Sep 23,2025, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:14:43 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=0 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 155
# ** Note: $stop    : FIFO.v(123)
#    Time: 160 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:15:11 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:15:12 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:15:14 on Sep 23,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:15:14 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=0 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=101 wr=0 rd=1 empty=0 full=0 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=101 wr=0 rd=1 empty=0 full=0 Time=                 170
# clk=1 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 175
# ** Note: $stop    : FIFO.v(123)
#    Time: 180 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:15:52 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:15:52 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:56 on Sep 23,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:15:56 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=0 empty=0 full=1 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=0 rd=1 empty=0 full=1 Time=                 100
# clk=1 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out= 36 wr=0 rd=1 empty=0 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=129 wr=0 rd=1 empty=0 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  9 wr=0 rd=1 empty=0 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out= 99 wr=0 rd=1 empty=0 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out= 13 wr=0 rd=1 empty=0 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=141 wr=0 rd=1 empty=0 full=0 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=101 wr=0 rd=1 empty=0 full=0 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=101 wr=0 rd=1 empty=0 full=0 Time=                 170
# clk=1 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 175
# clk=0 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 180
# clk=1 rst=1 data_in= 18 data_out= 18 wr=0 rd=1 empty=1 full=0 Time=                 185
# ** Note: $stop    : FIFO.v(123)
#    Time: 190 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:18:44 on Sep 23,2025
# vlog -reportprogress 300 FIFO.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module FIFO_tb
# 
# Top level modules:
# 	FIFO_tb
# End time: 12:18:44 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:18:47 on Sep 23,2025, Elapsed time: 0:02:51
# Errors: 0, Warnings: 0
# vsim FIFO_tb 
# Start time: 12:18:47 on Sep 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   0
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                   5
# clk=0 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  10
# clk=1 rst=0 data_in=  x data_out=  0 wr=x rd=x empty=1 full=0 Time=                  15
# clk=0 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  20
# clk=1 rst=1 data_in= 36 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  25
# clk=0 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  30
# clk=1 rst=1 data_in=129 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  35
# clk=0 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  40
# clk=1 rst=1 data_in=  9 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  45
# clk=0 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  50
# clk=1 rst=1 data_in= 99 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  55
# clk=0 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  60
# clk=1 rst=1 data_in= 13 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  65
# clk=0 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  70
# clk=1 rst=1 data_in=141 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  75
# clk=0 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  80
# clk=1 rst=1 data_in=101 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  85
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  90
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                  95
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 100
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 105
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 110
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 115
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 120
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 125
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 130
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 135
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 140
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 145
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 150
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 155
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 160
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 165
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 170
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 175
# clk=0 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 180
# clk=1 rst=1 data_in= 18 data_out=  0 wr=1 rd=1 empty=1 full=0 Time=                 185
# ** Note: $stop    : FIFO.v(123)
#    Time: 190 ns  Iteration: 0  Instance: /FIFO_tb
# Break in Module FIFO_tb at FIFO.v line 123
quit -sim
# End time: 12:53:42 on Sep 23,2025, Elapsed time: 0:34:55
# Errors: 0, Warnings: 0
