// Seed: 4007250250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1  = ~id_16;
  assign id_1  = -1;
  assign id_10 = 1;
  wire id_18, id_19;
endmodule
module module_1 #(
    parameter id_2 = 32'd77
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5[-1 : id_2]
);
  input logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_4
  );
endmodule
