--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/the_ALU/O_shift0002<31>  SLICE_X23Y65.B    SLICE_X23Y65.B6  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------
Slack: 8.451ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.549ns (645.578MHz) (Tpllper_CLKIN)
  Physical resource: user_clk_pll/CLKIN1
  Logical resource: user_clk_pll/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: user_clk_g
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 93198002 paths analyzed, 3424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.367ns.
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAU0), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.003ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU0      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        18.003ns (4.042ns logic, 13.961ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU0      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.969ns (4.039ns logic, 13.930ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU0      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.926ns (4.039ns logic, 13.887ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAU1), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.003ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU1      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        18.003ns (4.042ns logic, 13.961ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU1      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.969ns (4.039ns logic, 13.930ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU1      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.926ns (4.039ns logic, 13.887ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAL0), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.003ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL0      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        18.003ns (4.042ns logic, 13.961ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL0      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.969ns (4.039ns logic, 13.930ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL0      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.926ns (4.039ns logic, 13.887ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAL1), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.003ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL1      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        18.003ns (4.042ns logic, 13.961ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL1      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.969ns (4.039ns logic, 13.930ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL1      net (fanout=8)        0.793   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.926ns (4.039ns logic, 13.887ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAU2), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.799ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU2      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.799ns (4.042ns logic, 13.757ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU2      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.765ns (4.039ns logic, 13.726ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU2      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.722ns (4.039ns logic, 13.683ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAU3), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.799ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU3      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.799ns (4.042ns logic, 13.757ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU3      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.765ns (4.039ns logic, 13.726ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 10)
  Clock Path Skew:      -0.221ns (1.461 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAU3      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.722ns (4.039ns logic, 13.683ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAL2), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.799ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL2      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.799ns (4.042ns logic, 13.757ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL2      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.765ns (4.039ns logic, 13.726ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL2      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.722ns (4.039ns logic, 13.683ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X0Y13.WEAL3), 433383 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.799ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL3      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.799ns (4.042ns logic, 13.757ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.765ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL3      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.765ns (4.039ns logic, 13.726ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 10)
  Clock Path Skew:      -0.212ns (1.470 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X20Y55.B2         net (fanout=24)       1.148   CPU/the_datapath/the_ALU/N7
    SLICE_X20Y55.B          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<2>
                                                          CPU/the_datapath/the_ALU/O<0>296
    SLICE_X8Y65.B1          net (fanout=43)       2.049   CPU/Address<0>
    SLICE_X8Y65.B           Tilo                  0.094   CPU/DMByteSel<2>
                                                          CPU/the_controller/DMByteSel<2>1
    RAMB36_X0Y13.WEAL3      net (fanout=8)        0.589   CPU/DMByteSel<2>
    RAMB36_X0Y13.CLKARDCLKL Trcck_WEA             0.624   CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        17.722ns (4.039ns logic, 13.683ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y13.WEAU0), 441852 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.701ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (1.402 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X22Y64.C2         net (fanout=24)       1.144   CPU/the_datapath/the_ALU/N7
    SLICE_X22Y64.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>367
    SLICE_X21Y56.D4         net (fanout=2)        1.188   CPU/Address<29>
    SLICE_X21Y56.D          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X21Y56.C6         net (fanout=4)        0.154   CPU/the_controller/N401
    SLICE_X21Y56.C          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X1Y13.WEAU0      net (fanout=8)        1.108   CPU/IMByteSel<3>
    RAMB36_X1Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        17.701ns (4.136ns logic, 13.565ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (1.402 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X22Y64.C2         net (fanout=24)       1.144   CPU/the_datapath/the_ALU/N7
    SLICE_X22Y64.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>367
    SLICE_X21Y56.D4         net (fanout=2)        1.188   CPU/Address<29>
    SLICE_X21Y56.D          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X21Y56.C6         net (fanout=4)        0.154   CPU/the_controller/N401
    SLICE_X21Y56.C          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X1Y13.WEAU0      net (fanout=8)        1.108   CPU/IMByteSel<3>
    RAMB36_X1Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        17.667ns (4.133ns logic, 13.534ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.624ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (1.402 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X22Y64.C2         net (fanout=24)       1.144   CPU/the_datapath/the_ALU/N7
    SLICE_X22Y64.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>367
    SLICE_X21Y56.D4         net (fanout=2)        1.188   CPU/Address<29>
    SLICE_X21Y56.D          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X21Y56.C6         net (fanout=4)        0.154   CPU/the_controller/N401
    SLICE_X21Y56.C          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X1Y13.WEAU0      net (fanout=8)        1.108   CPU/IMByteSel<3>
    RAMB36_X1Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        17.624ns (4.133ns logic, 13.491ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y13.WEAU1), 441852 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.701ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (1.402 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X3Y70.A5          net (fanout=227)      2.589   CPU/Instruction<21>
    SLICE_X3Y70.A           Tilo                  0.094   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.C1          net (fanout=1)        0.843   CPU/the_datapath/the_regfile/mux15_81
    SLICE_X3Y70.CMUX        Tilo                  0.392   CPU/the_datapath/the_regfile/mux15_92
                                                          CPU/the_datapath/the_regfile/mux15_3
                                                          CPU/the_datapath/the_regfile/mux15_2_f7
    SLICE_X13Y63.B2         net (fanout=2)        1.247   CPU/the_datapath/rd1<23>
    SLICE_X13Y63.B          Tilo                  0.094   N161
                                                          CPU/the_datapath/ALU_SrcA_Reg<23>1
    SLICE_X16Y62.D3         net (fanout=10)       0.815   CPU/the_datapath/ALU_SrcA_Reg<23>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X22Y64.C2         net (fanout=24)       1.144   CPU/the_datapath/the_ALU/N7
    SLICE_X22Y64.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>367
    SLICE_X21Y56.D4         net (fanout=2)        1.188   CPU/Address<29>
    SLICE_X21Y56.D          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X21Y56.C6         net (fanout=4)        0.154   CPU/the_controller/N401
    SLICE_X21Y56.C          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X1Y13.WEAU1      net (fanout=8)        1.108   CPU/IMByteSel<3>
    RAMB36_X1Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        17.701ns (4.136ns logic, 13.565ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.667ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (1.402 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X15Y75.C2         net (fanout=227)      2.577   CPU/Instruction<21>
    SLICE_X15Y75.C          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_20_31
                                                          CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.D1         net (fanout=1)        1.046   CPU/the_datapath/the_regfile/mux20_91
    SLICE_X10Y74.CMUX       Topdc                 0.389   CPU/the_datapath/the_regfile/mux20_92
                                                          CPU/the_datapath/the_regfile/mux20_4
                                                          CPU/the_datapath/the_regfile/mux20_2_f7
    SLICE_X12Y63.A1         net (fanout=2)        1.452   CPU/the_datapath/rd1<28>
    SLICE_X12Y63.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<31>
                                                          CPU/the_datapath/ALU_SrcA_Reg<28>1
    SLICE_X16Y62.B1         net (fanout=9)        1.091   CPU/the_datapath/ALU_SrcA_Reg<28>
    SLICE_X16Y62.B          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A5         net (fanout=4)        0.255   CPU/the_datapath/the_ALU/O_or000055
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X22Y64.C2         net (fanout=24)       1.144   CPU/the_datapath/the_ALU/N7
    SLICE_X22Y64.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>367
    SLICE_X21Y56.D4         net (fanout=2)        1.188   CPU/Address<29>
    SLICE_X21Y56.D          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X21Y56.C6         net (fanout=4)        0.154   CPU/the_controller/N401
    SLICE_X21Y56.C          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X1Y13.WEAU1      net (fanout=8)        1.108   CPU/IMByteSel<3>
    RAMB36_X1Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        17.667ns (4.133ns logic, 13.534ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.624ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (1.402 - 1.682)
  Source Clock:         cpu_clk_g rising at 0.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.277ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y10.DOBDOU2    Trcko_DOWB            2.180   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X16Y47.A1         net (fanout=33)       1.711   CPU/the_datapath/IMEM_Dout_IF<21>
    SLICE_X16Y47.A          Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_9_3
                                                          CPU/the_datapath/_old_IMEM_Dout_IF_RA_1<21>1
    SLICE_X6Y49.A1          net (fanout=227)      1.578   CPU/Instruction<21>
    SLICE_X6Y49.A           Tilo                  0.094   CPU/the_datapath/the_regfile/the_registers_6_11
                                                          CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.D2          net (fanout=1)        0.767   CPU/the_datapath/the_regfile/mux31_91
    SLICE_X7Y50.CMUX        Topdc                 0.389   CPU/the_datapath/the_regfile/mux31_92
                                                          CPU/the_datapath/the_regfile/mux31_4
                                                          CPU/the_datapath/the_regfile/mux31_2_f7
    SLICE_X20Y57.A2         net (fanout=3)        1.650   CPU/the_datapath/rd1<9>
    SLICE_X20Y57.A          Tilo                  0.094   CPU/the_datapath/PC_IF_RA<11>
                                                          CPU/the_datapath/ALU_SrcA_Reg<9>1
    SLICE_X16Y62.D1         net (fanout=9)        1.425   CPU/the_datapath/ALU_SrcA_Reg<9>
    SLICE_X16Y62.D          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A2         net (fanout=4)        0.958   CPU/the_datapath/the_ALU/O_or000044
    SLICE_X16Y62.A          Tilo                  0.094   CPU/the_datapath/the_ALU/O_or000044
                                                          CPU/the_datapath/the_ALU/O_or000082
    SLICE_X23Y65.B1         net (fanout=64)       1.173   CPU/the_datapath/the_ALU/O_or0000
    SLICE_X23Y65.B          Tilo                  0.094   CPU/the_datapath/the_ALU/Sh216
                                                          CPU/the_datapath/the_ALU/O_shift0002<31>1
    SLICE_X22Y60.A5         net (fanout=11)       0.635   CPU/the_datapath/the_ALU/O_shift0002<31>
    SLICE_X22Y60.A          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<12>
                                                          CPU/the_datapath/the_ALU/O<16>21
    SLICE_X22Y64.C2         net (fanout=24)       1.144   CPU/the_datapath/the_ALU/N7
    SLICE_X22Y64.C          Tilo                  0.094   CPU/the_datapath/ALU_OutMW_Reg<30>
                                                          CPU/the_datapath/the_ALU/O<29>367
    SLICE_X21Y56.D4         net (fanout=2)        1.188   CPU/Address<29>
    SLICE_X21Y56.D          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<0>11
    SLICE_X21Y56.C6         net (fanout=4)        0.154   CPU/the_controller/N401
    SLICE_X21Y56.C          Tilo                  0.094   CPU/the_controller/N401
                                                          CPU/the_controller/IMByteSel<3>1
    RAMB36_X1Y13.WEAU1      net (fanout=8)        1.108   CPU/IMByteSel<3>
    RAMB36_X1Y13.CLKARDCLKU Trcck_WEA             0.624   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                        17.624ns (4.133ns logic, 13.491ns route)
                                                          (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_1 (SLICE_X18Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_1 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.706 - 0.636)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_1 to CPU/the_datapath/PC_IF_RA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.433   CPU/the_datapath/the_PC/the_pc<2>
                                                       CPU/the_datapath/the_PC/the_pc_1
    SLICE_X18Y54.BX      net (fanout=2)        0.314   CPU/the_datapath/the_PC/the_pc<1>
    SLICE_X18Y54.CLK     Tckdi       (-Th)     0.231   CPU/the_datapath/PC_IF_RA<3>
                                                       CPU/the_datapath/PC_IF_RA_1
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.202ns logic, 0.314ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y11.ADDRBU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_9 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.861 - 0.643)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_9 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y55.CQ         Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_9
    RAMB36_X0Y11.ADDRBU10   net (fanout=10)       0.548   CPU/the_datapath/the_PC/the_pc<9>
    RAMB36_X0Y11.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.668ns (0.120ns logic, 0.548ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_28 (SLICE_X12Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_28 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.154 - 0.145)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_28 to CPU/the_datapath/PC_IF_RA_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.BQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<30>
                                                       CPU/the_datapath/the_PC/the_pc_28
    SLICE_X12Y63.AX      net (fanout=2)        0.285   CPU/the_datapath/the_PC/the_pc<28>
    SLICE_X12Y63.CLK     Tckdi       (-Th)     0.236   CPU/the_datapath/PC_IF_RA<31>
                                                       CPU/the_datapath/PC_IF_RA_28
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.178ns logic, 0.285ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y11.ADDRBL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_9 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.856 - 0.643)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_9 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y55.CQ         Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_9
    RAMB36_X0Y11.ADDRBL10   net (fanout=10)       0.548   CPU/the_datapath/the_PC/the_pc<9>
    RAMB36_X0Y11.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.668ns (0.120ns logic, 0.548ns route)
                                                          (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y11.ADDRBU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_10 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (0.861 - 0.643)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_10 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y55.DQ         Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_10
    RAMB36_X0Y11.ADDRBU11   net (fanout=10)       0.562   CPU/the_datapath/the_PC/the_pc<10>
    RAMB36_X0Y11.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.682ns (0.120ns logic, 0.562ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y11.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_10 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.856 - 0.643)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_10 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y55.DQ         Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_10
    RAMB36_X0Y11.ADDRBL11   net (fanout=10)       0.562   CPU/the_datapath/the_PC/the_pc<10>
    RAMB36_X0Y11.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.682ns (0.120ns logic, 0.562ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_uart/uareceive/RXShift_4 (SLICE_X26Y57.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_uart/uareceive/RXShift_5 (FF)
  Destination:          CPU/the_uart/uareceive/RXShift_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.177 - 0.143)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_uart/uareceive/RXShift_5 to CPU/the_uart/uareceive/RXShift_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.AQ      Tcko                  0.414   CPU/the_uart/uareceive/RXShift<7>
                                                       CPU/the_uart/uareceive/RXShift_5
    SLICE_X26Y57.DX      net (fanout=2)        0.312   CPU/the_uart/uareceive/RXShift<5>
    SLICE_X26Y57.CLK     Tckdi       (-Th)     0.219   CPU/the_uart/uareceive/RXShift<4>
                                                       CPU/the_uart/uareceive/RXShift_4
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.195ns logic, 0.312ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_24 (SLICE_X17Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_24 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.679 - 0.647)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_24 to CPU/the_datapath/PC_IF_RA_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y62.BQ      Tcko                  0.433   CPU/the_datapath/the_PC/the_pc<26>
                                                       CPU/the_datapath/the_PC/the_pc_24
    SLICE_X17Y62.AX      net (fanout=2)        0.303   CPU/the_datapath/the_PC/the_pc<24>
    SLICE_X17Y62.CLK     Tckdi       (-Th)     0.229   CPU/the_datapath/PC_IF_RA<27>
                                                       CPU/the_datapath/PC_IF_RA_24
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.204ns logic, 0.303ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/PC_IF_RA_4 (SLICE_X19Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_4 (FF)
  Destination:          CPU/the_datapath/PC_IF_RA_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.685 - 0.659)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_4 to CPU/the_datapath/PC_IF_RA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.BQ      Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<6>
                                                       CPU/the_datapath/the_PC/the_pc_4
    SLICE_X19Y56.AX      net (fanout=10)       0.323   CPU/the_datapath/the_PC/the_pc<4>
    SLICE_X19Y56.CLK     Tckdi       (-Th)     0.229   CPU/the_datapath/PC_IF_RA<7>
                                                       CPU/the_datapath/PC_IF_RA_4
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.185ns logic, 0.323ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRBU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/the_datapath/the_PC/the_pc_9 (FF)
  Destination:          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.845 - 0.643)
  Source Clock:         cpu_clk_g rising at 20.000ns
  Destination Clock:    cpu_clk_g rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CPU/the_datapath/the_PC/the_pc_9 to CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y55.CQ         Tcko                  0.414   CPU/the_datapath/the_PC/the_pc<10>
                                                          CPU/the_datapath/the_PC/the_pc_9
    RAMB36_X0Y10.ADDRBU10   net (fanout=10)       0.566   CPU/the_datapath/the_PC/the_pc<9>
    RAMB36_X0Y10.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
                                                          CPU/the_datapath/the_imem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.686ns (0.120ns logic, 0.566ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_clk = PERIOD TIMEGRP "cpu_clk" TS_USER_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Location pin: RAMB36_X1Y14.CLKARDCLKU
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: CPU/the_datapath/the_dmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: cpu_clk_g
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_USER_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USER_CLK                    |     10.000ns|      4.000ns|      9.184ns|            0|            0|            0|     93198002|
| TS_cpu_clk                    |     20.000ns|     18.367ns|          N/A|            0|            0|     93198002|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   18.367|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 93198002 paths, 0 nets, and 11416 connections

Design statistics:
   Minimum period:  18.367ns{1}   (Maximum frequency:  54.445MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 17 11:07:54 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 640 MB



