
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v' to AST representation.
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Generating RTLIL representation for module `\ctrlStsRegBI'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:324.1-343.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:355.1-356.37 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\initSD'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549.1-746.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\readWriteSDBlock'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930.1-1415.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\readWriteSPIWireData'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573.1-1660.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sendCmd'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1824.1-1826.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840.1-2014.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sm_dpMem_dc'.
Generating RTLIL representation for module `\sm_fifoRTL'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2252.1-2253.58 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280.1-2283.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sm_RxfifoBI'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2427.1-2435.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2438.1-2444.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sm_RxFifo'.
Generating RTLIL representation for module `\sm_TxfifoBI'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2710.1-2716.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\sm_TxFifo'.
Generating RTLIL representation for module `\spiCtrl'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939.1-3029.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spiMaster'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3277: Warning: Identifier `\ctrlStsRegSel' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3284: Warning: Identifier `\rxFifoSel' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3286: Warning: Identifier `\txFifoSel' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3296: Warning: Identifier `\rstSyncToBusClk' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3305: Warning: Identifier `\spiTransCtrl' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3306: Warning: Identifier `\spiTransSts' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3323: Warning: Identifier `\SDInitReq' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3324: Warning: Identifier `\SDInitRdy' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3326: Warning: Identifier `\readWriteSDBlockRdy' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3327: Warning: Identifier `\rxDataRdyFromSpiTxRxData' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3328: Warning: Identifier `\rxDataRdyClrFromSpiCtrl' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3332: Warning: Identifier `\txDataWenFromSpiCtrl' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3346: Warning: Identifier `\sendCmdReqFromInitSD' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3347: Warning: Identifier `\sendCmdRdy' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3355: Warning: Identifier `\sendCmdRespTout' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3360: Warning: Identifier `\txDataEmptyFromRWSPIWireData' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3364: Warning: Identifier `\rxDataRdyClrFromInitSD' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3388: Warning: Identifier `\sendCmdReqFromRWSDBlock' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3395: Warning: Identifier `\txFifoRE' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3397: Warning: Identifier `\rRxFifoWE' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3486: Warning: Identifier `\hostTxFifoEmpty' is implicitly declared.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3502: Warning: Identifier `\hostRxFifoFull' is implicitly declared.
Generating RTLIL representation for module `\spiMasterWishBoneBI'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605.1-3629.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3637.1-3639.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3642.1-3653.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spiTxRxData'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: spiTxRxData         
root of   0 design levels: spiMasterWishBoneBI 
root of   3 design levels: spiMaster           
root of   0 design levels: spiCtrl             
root of   2 design levels: sm_TxFifo           
root of   0 design levels: sm_TxfifoBI         
root of   2 design levels: sm_RxFifo           
root of   0 design levels: sm_RxfifoBI         
root of   1 design levels: sm_fifoRTL          
root of   0 design levels: sm_dpMem_dc         
root of   0 design levels: sendCmd             
root of   0 design levels: readWriteSPIWireData
root of   0 design levels: readWriteSDBlock    
root of   0 design levels: initSD              
root of   0 design levels: ctrlStsRegBI        
Automatically selected spiMaster as design top module.

2.2. Analyzing design hierarchy..
Top module:  \spiMaster
Used module:     \sm_RxFifo
Used module:         \sm_RxfifoBI
Used module:         \sm_fifoRTL
Used module:             \sm_dpMem_dc
Used module:     \sm_TxFifo
Used module:         \sm_TxfifoBI
Used module:     \readWriteSPIWireData
Used module:     \spiTxRxData
Used module:     \sendCmd
Used module:     \readWriteSDBlock
Used module:     \initSD
Used module:     \spiCtrl
Used module:     \ctrlStsRegBI
Used module:     \spiMasterWishBoneBI
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 64
Parameter 3 (\ADDR_WIDTH) = 6

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_dpMem_dc'.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 64
Parameter 3 (\ADDR_WIDTH) = 6
Generating RTLIL representation for module `$paramod$56b61e52deacaaee59fa1b03d18b8d1a168b37e5\sm_dpMem_dc'.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 64
Parameter 3 (\ADDR_WIDTH) = 6

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_fifoRTL'.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 64
Parameter 3 (\ADDR_WIDTH) = 6
Generating RTLIL representation for module `$paramod$56b61e52deacaaee59fa1b03d18b8d1a168b37e5\sm_fifoRTL'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2252.1-2253.58 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280.1-2283.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 64
Parameter 3 (\ADDR_WIDTH) = 6
Found cached RTLIL representation for module `$paramod$56b61e52deacaaee59fa1b03d18b8d1a168b37e5\sm_fifoRTL'.
Parameter 1 (\FIFO_DEPTH) = 512
Parameter 2 (\ADDR_WIDTH) = 9

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_RxFifo'.
Parameter 1 (\FIFO_DEPTH) = 512
Parameter 2 (\ADDR_WIDTH) = 9
Generating RTLIL representation for module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo'.
Parameter 1 (\FIFO_DEPTH) = 512
Parameter 2 (\ADDR_WIDTH) = 9

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_TxFifo'.
Parameter 1 (\FIFO_DEPTH) = 512
Parameter 2 (\ADDR_WIDTH) = 9
Generating RTLIL representation for module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo'.

2.7. Analyzing design hierarchy..
Top module:  \spiMaster
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo
Used module:         \sm_RxfifoBI
Used module:         \sm_fifoRTL
Used module:             $paramod$56b61e52deacaaee59fa1b03d18b8d1a168b37e5\sm_dpMem_dc
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo
Used module:         \sm_TxfifoBI
Used module:     \readWriteSPIWireData
Used module:     \spiTxRxData
Used module:     \sendCmd
Used module:     \readWriteSDBlock
Used module:     \initSD
Used module:     \spiCtrl
Used module:     \ctrlStsRegBI
Used module:     \spiMasterWishBoneBI
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 512
Parameter 3 (\ADDR_WIDTH) = 9

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_fifoRTL'.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 512
Parameter 3 (\ADDR_WIDTH) = 9
Generating RTLIL representation for module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2252.1-2253.58 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280.1-2283.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 512
Parameter 3 (\ADDR_WIDTH) = 9
Found cached RTLIL representation for module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.

2.9. Analyzing design hierarchy..
Top module:  \spiMaster
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo
Used module:         \sm_RxfifoBI
Used module:         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL
Used module:             \sm_dpMem_dc
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo
Used module:         \sm_TxfifoBI
Used module:     \readWriteSPIWireData
Used module:     \spiTxRxData
Used module:     \sendCmd
Used module:     \readWriteSDBlock
Used module:     \initSD
Used module:     \spiCtrl
Used module:     \ctrlStsRegBI
Used module:     \spiMasterWishBoneBI
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 512
Parameter 3 (\ADDR_WIDTH) = 9

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\sm_dpMem_dc'.
Parameter 1 (\FIFO_WIDTH) = 8
Parameter 2 (\FIFO_DEPTH) = 512
Parameter 3 (\ADDR_WIDTH) = 9
Generating RTLIL representation for module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc'.

2.11. Analyzing design hierarchy..
Top module:  \spiMaster
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo
Used module:         \sm_RxfifoBI
Used module:         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL
Used module:             $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo
Used module:         \sm_TxfifoBI
Used module:     \readWriteSPIWireData
Used module:     \spiTxRxData
Used module:     \sendCmd
Used module:     \readWriteSDBlock
Used module:     \initSD
Used module:     \spiCtrl
Used module:     \ctrlStsRegBI
Used module:     \spiMasterWishBoneBI

2.12. Analyzing design hierarchy..
Top module:  \spiMaster
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo
Used module:         \sm_RxfifoBI
Used module:         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL
Used module:             $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc
Used module:     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo
Used module:         \sm_TxfifoBI
Used module:     \readWriteSPIWireData
Used module:     \spiTxRxData
Used module:     \sendCmd
Used module:     \readWriteSDBlock
Used module:     \initSD
Used module:     \spiCtrl
Used module:     \ctrlStsRegBI
Used module:     \spiMasterWishBoneBI
Removing unused module `$paramod$56b61e52deacaaee59fa1b03d18b8d1a168b37e5\sm_fifoRTL'.
Removing unused module `$paramod$56b61e52deacaaee59fa1b03d18b8d1a168b37e5\sm_dpMem_dc'.
Removing unused module `\sm_TxFifo'.
Removing unused module `\sm_RxFifo'.
Removing unused module `\sm_fifoRTL'.
Removing unused module `\sm_dpMem_dc'.
Removed 6 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3790$318 in module spiTxRxData.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3762$311 in module spiTxRxData.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3642$304 in module spiMasterWishBoneBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300 in module spiMasterWishBoneBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296 in module spiCtrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3032$294 in module spiCtrl.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278 in module spiCtrl.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278 in module spiCtrl.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2710$270 in module sm_TxfifoBI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2683$257 in module sm_TxfifoBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2673$247 in module sm_TxfifoBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2438$239 in module sm_RxfifoBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2427$238 in module sm_RxfifoBI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2403$225 in module sm_RxfifoBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2393$215 in module sm_RxfifoBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384 in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371 in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360 in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181 in module sendCmd.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2017$179 in module sendCmd.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165 in module sendCmd.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154 in module readWriteSPIWireData.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1663$152 in module readWriteSPIWireData.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141 in module readWriteSPIWireData.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141 in module readWriteSPIWireData.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139 in module readWriteSDBlock.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1418$137 in module readWriteSDBlock.
Marked 13 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83 in module readWriteSDBlock.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81 in module initSD.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:749$79 in module initSD.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49 in module initSD.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43 in module ctrlStsRegBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:397$41 in module ctrlStsRegBI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36 in module ctrlStsRegBI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:367$33 in module ctrlStsRegBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:348$27 in module ctrlStsRegBI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:324$26 in module ctrlStsRegBI.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1 in module ctrlStsRegBI.
Removed a total of 2 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 91 redundant assignments.
Promoted 28 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3790$318'.
     1/2: $0\rxDataOut[7:0]
     2/2: $0\rxDataRdy[0:0]
Creating decoders for process `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3762$311'.
     1/2: $0\txDataOut[7:0]
     2/2: $0\txDataFull[0:0]
Creating decoders for process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3642$304'.
     1/1: $0\ack_o[0:0]
Creating decoders for process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3637$303'.
Creating decoders for process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3632$302'.
Creating decoders for process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
     1/4: $0\dataOut[7:0]
     2/4: $0\txFifoSel[0:0]
     3/4: $0\rxFifoSel[0:0]
     4/4: $0\ctrlStsRegSel[0:0]
Creating decoders for process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
     1/6: $0\spiCS_n[0:0]
     2/6: $0\spiTransSts[0:0]
     3/6: $0\rxDataRdyClr[0:0]
     4/6: $0\SDInitReq[0:0]
     5/6: $0\txDataWen[0:0]
     6/6: $0\readWriteSDBlockReq[1:0]
Creating decoders for process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3032$294'.
     1/1: $0\CurrState_spiCtrlSt[2:0]
Creating decoders for process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
     1/7: $0\next_spiCS_n[0:0]
     2/7: $0\next_spiTransSts[0:0]
     3/7: $0\next_rxDataRdyClr[0:0]
     4/7: $0\next_SDInitReq[0:0]
     5/7: $0\next_txDataWen[0:0]
     6/7: $0\next_readWriteSDBlockReq[1:0]
     7/7: $0\NextState_spiCtrlSt[2:0]
Creating decoders for process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2710$270'.
     1/1: $0\fifoWEn[0:0]
Creating decoders for process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2700$268'.
Creating decoders for process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2683$257'.
     1/2: $0\forceEmptyReg[0:0]
     2/2: $0\forceEmptyToggle[0:0]
Creating decoders for process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2673$247'.
     1/1: $0\forceEmpty[0:0]
Creating decoders for process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2438$239'.
     1/1: $0\fifoREn[0:0]
Creating decoders for process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2427$238'.
     1/1: $0\busDataOut[7:0]
Creating decoders for process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2421$236'.
Creating decoders for process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2403$225'.
     1/2: $0\forceEmptyReg[0:0]
     2/2: $0\forceEmptyToggle[0:0]
Creating decoders for process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2393$215'.
     1/1: $0\forceEmpty[0:0]
Creating decoders for process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384'.
     1/3: $1$memwr$\buffer$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2128$381_EN[7:0]$391
     2/3: $1$memwr$\buffer$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2128$381_DATA[7:0]$390
     3/3: $1$memwr$\buffer$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2128$381_ADDR[8:0]$389
Creating decoders for process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2121$382'.
Creating decoders for process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280$380'.
Creating decoders for process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
     1/4: $0\fifoREnDelayed[0:0]
     2/4: $0\fifoEmpty[0:0]
     3/4: $0\bufferOutIndex[9:0]
     4/4: $0\dataOut[7:0]
Creating decoders for process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2252$369'.
Creating decoders for process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360'.
     1/2: $0\fifoFull[0:0]
     2/2: $0\bufferInIndex[9:0]
Creating decoders for process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
     1/7: $0\timeOutCnt[9:0]
     2/7: $0\sendCmdRdy[0:0]
     3/7: $0\respTout[0:0]
     4/7: $0\respByte[7:0]
     5/7: $0\rxDataRdyClr[0:0]
     6/7: $0\txDataOut[7:0]
     7/7: $0\txDataWen[0:0]
Creating decoders for process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2017$179'.
     1/1: $0\CurrState_sndCmdSt[4:0]
Creating decoders for process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
     1/8: $0\next_sendCmdRdy[0:0]
     2/8: $0\next_respTout[0:0]
     3/8: $0\next_respByte[7:0]
     4/8: $0\next_rxDataRdyClr[0:0]
     5/8: $0\next_timeOutCnt[9:0]
     6/8: $0\next_txDataOut[7:0]
     7/8: $0\next_txDataWen[0:0]
     8/8: $0\NextState_sndCmdSt[4:0]
Creating decoders for process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
Creating decoders for process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1824$156'.
Creating decoders for process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
     1/10: $0\clkDelayCnt[7:0]
     2/10: $0\bitCnt[3:0]
     3/10: $0\rxDataShiftReg[7:0]
     4/10: $0\txDataShiftReg[7:0]
     5/10: $0\rxDataOut[7:0]
     6/10: $0\spiDataOut[0:0]
     7/10: $0\spiClkOut[0:0]
     8/10: $0\txDataFullClr[0:0]
     9/10: $0\txDataEmpty[0:0]
    10/10: $0\rxDataRdySet[0:0]
Creating decoders for process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1663$152'.
     1/1: $0\CurrState_rwSPISt[1:0]
Creating decoders for process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
     1/11: $0\next_rxDataOut[7:0]
     2/11: $0\next_spiDataOut[0:0]
     3/11: $0\next_spiClkOut[0:0]
     4/11: $0\next_txDataFullClr[0:0]
     5/11: $0\next_clkDelayCnt[7:0]
     6/11: $0\next_bitCnt[3:0]
     7/11: $0\next_rxDataShiftReg[7:0]
     8/11: $0\next_txDataShiftReg[7:0]
     9/11: $0\next_txDataEmpty[0:0]
    10/11: $0\next_rxDataRdySet[0:0]
    11/11: $0\NextState_rwSPISt[1:0]
Creating decoders for process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
     1/22: $0\locRespByte[7:0]
     2/22: $0\timeOutCnt[11:0]
     3/22: $0\delCnt2[7:0]
     4/22: $0\delCnt1[7:0]
     5/22: $0\loopCnt[8:0]
     6/22: $0\rxFifoData[7:0]
     7/22: $0\rxFifoWen[0:0]
     8/22: $0\txFifoRen[0:0]
     9/22: $0\sendCmdReq[0:0]
    10/22: $0\checkSumByte[7:0]
    11/22: $0\dataByte4[7:0]
    12/22: $0\dataByte3[7:0]
    13/22: $0\dataByte2[7:0]
    14/22: $0\dataByte1[7:0]
    15/22: $0\cmdByte[7:0]
    16/22: $0\rxDataRdyClr[0:0]
    17/22: $0\txDataWen[0:0]
    18/22: $0\txDataOut[7:0]
    19/22: $0\writeError[1:0]
    20/22: $0\readError[1:0]
    21/22: $0\spiCS_n[0:0]
    22/22: $0\readWriteSDBlockRdy[0:0]
Creating decoders for process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1418$137'.
     1/1: $0\CurrState_rwBlkSt[5:0]
Creating decoders for process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
     1/23: $0\next_locRespByte[7:0]
     2/23: $0\next_timeOutCnt[11:0]
     3/23: $0\next_rxFifoData[7:0]
     4/23: $0\next_rxFifoWen[0:0]
     5/23: $0\next_txFifoRen[0:0]
     6/23: $0\next_delCnt2[7:0]
     7/23: $0\next_delCnt1[7:0]
     8/23: $0\next_loopCnt[8:0]
     9/23: $0\next_sendCmdReq[0:0]
    10/23: $0\next_checkSumByte[7:0]
    11/23: $0\next_dataByte4[7:0]
    12/23: $0\next_dataByte3[7:0]
    13/23: $0\next_dataByte2[7:0]
    14/23: $0\next_dataByte1[7:0]
    15/23: $0\next_cmdByte[7:0]
    16/23: $0\next_rxDataRdyClr[0:0]
    17/23: $0\next_txDataWen[0:0]
    18/23: $0\next_txDataOut[7:0]
    19/23: $0\next_writeError[1:0]
    20/23: $0\next_readError[1:0]
    21/23: $0\next_spiCS_n[0:0]
    22/23: $0\next_readWriteSDBlockRdy[0:0]
    23/23: $0\NextState_rwBlkSt[5:0]
Creating decoders for process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
     1/17: $0\delCnt2[7:0]
     2/17: $0\delCnt1[9:0]
     3/17: $0\loopCnt[7:0]
     4/17: $0\rxDataRdyClr[0:0]
     5/17: $0\sendCmdReq[0:0]
     6/17: $0\checkSumByte[7:0]
     7/17: $0\dataByte4[7:0]
     8/17: $0\dataByte3[7:0]
     9/17: $0\dataByte2[7:0]
    10/17: $0\dataByte1[7:0]
    11/17: $0\cmdByte[7:0]
    12/17: $0\txDataWen[0:0]
    13/17: $0\txDataOut[7:0]
    14/17: $0\initError[1:0]
    15/17: $0\spiCS_n[0:0]
    16/17: $0\SDInitRdy[0:0]
    17/17: $0\spiClkDelayOut[7:0]
Creating decoders for process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:749$79'.
     1/1: $0\CurrState_initSDSt[3:0]
Creating decoders for process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
     1/18: $0\next_rxDataRdyClr[0:0]
     2/18: $0\next_delCnt2[7:0]
     3/18: $0\next_delCnt1[9:0]
     4/18: $0\next_loopCnt[7:0]
     5/18: $0\next_sendCmdReq[0:0]
     6/18: $0\next_checkSumByte[7:0]
     7/18: $0\next_dataByte4[7:0]
     8/18: $0\next_dataByte3[7:0]
     9/18: $0\next_dataByte2[7:0]
    10/18: $0\next_dataByte1[7:0]
    11/18: $0\next_cmdByte[7:0]
    12/18: $0\next_txDataWen[0:0]
    13/18: $0\next_txDataOut[7:0]
    14/18: $0\next_initError[1:0]
    15/18: $0\next_spiCS_n[0:0]
    16/18: $0\next_SDInitRdy[0:0]
    17/18: $0\next_spiClkDelayOut[7:0]
    18/18: $0\NextState_initSDSt[3:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
     1/4: $0\spiTransStatusReg3[0:0]
     2/4: $0\spiTransStatusReg2[0:0]
     3/4: $0\spiTransStatusReg1[0:0]
     4/4: $0\spiTransStatusSTB[0:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:397$41'.
     1/2: $0\spiDirectAccessTxData[7:0]
     2/2: $0\spiTransType[1:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
     1/4: $0\spiTransCtrl_reg3[0:0]
     2/4: $0\spiTransCtrl_reg2[0:0]
     3/4: $0\spiTransCtrl_reg1[0:0]
     4/4: $0\spiTransCtrl[0:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:367$33'.
     1/1: $0\spiTransCtrlShift[5:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:359$32'.
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:355$31'.
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:348$27'.
     1/1: $0\rstShift[5:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:324$26'.
     1/1: $0\dataOut[7:0]
Creating decoders for process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
     1/9: $0\SDAddr[31:0] [31:24]
     2/9: $0\SDAddr[31:0] [23:16]
     3/9: $0\SDAddr[31:0] [15:8]
     4/9: $0\SDAddr[31:0] [7:0]
     5/9: $0\spiTransTypeSTB[1:0]
     6/9: $0\spiDirectAccessTxDataSTB[7:0]
     7/9: $0\rstFromBus[0:0]
     8/9: $0\spiClkDelay[7:0]
     9/9: $0\spiTransCtrlSTB[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\spiMasterWishBoneBI.\ack_o' from process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3642$304'.
No latch inferred for signal `\spiMasterWishBoneBI.\ack_immediate' from process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3637$303'.
No latch inferred for signal `\spiMasterWishBoneBI.\dataOut' from process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
No latch inferred for signal `\spiMasterWishBoneBI.\ctrlStsRegSel' from process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
No latch inferred for signal `\spiMasterWishBoneBI.\rxFifoSel' from process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
No latch inferred for signal `\spiMasterWishBoneBI.\txFifoSel' from process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
No latch inferred for signal `\spiCtrl.\next_rxDataRdyClr' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\spiCtrl.\next_spiCS_n' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\spiCtrl.\next_txDataWen' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\spiCtrl.\next_readWriteSDBlockReq' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\spiCtrl.\next_SDInitReq' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\spiCtrl.\next_spiTransSts' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\spiCtrl.\NextState_spiCtrlSt' from process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
No latch inferred for signal `\sm_TxfifoBI.\fifoWEn' from process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2710$270'.
No latch inferred for signal `\sm_RxfifoBI.\fifoREn' from process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2438$239'.
No latch inferred for signal `\sm_RxfifoBI.\busDataOut' from process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2427$238'.
No latch inferred for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferInIndexToMem' from process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280$380'.
No latch inferred for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferOutIndexToMem' from process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280$380'.
No latch inferred for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferCnt' from process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2252$369'.
No latch inferred for signal `\sendCmd.\next_rxDataRdyClr' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\next_txDataOut' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\next_txDataWen' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\next_timeOutCnt' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\next_respByte' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\next_respTout' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\next_sendCmdRdy' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\NextState_sndCmdSt' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
No latch inferred for signal `\sendCmd.\sendCmdReq' from process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1824$156'.
No latch inferred for signal `\readWriteSPIWireData.\next_rxDataOut' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_rxDataRdySet' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_spiClkOut' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_spiDataOut' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_txDataEmpty' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_txDataFullClr' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_bitCnt' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_clkDelayCnt' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_rxDataShiftReg' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\next_txDataShiftReg' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSPIWireData.\NextState_rwSPISt' from process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
No latch inferred for signal `\readWriteSDBlock.\next_checkSumByte' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_cmdByte' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_dataByte1' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_dataByte2' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_dataByte3' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_dataByte4' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_rxDataRdyClr' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_sendCmdReq' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_spiCS_n' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_txDataOut' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_txDataWen' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_delCnt1' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_delCnt2' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_loopCnt' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_readError' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_readWriteSDBlockRdy' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_rxFifoData' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_rxFifoWen' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_txFifoRen' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_writeError' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_locRespByte' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\next_timeOutCnt' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\readWriteSDBlock.\NextState_rwBlkSt' from process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
No latch inferred for signal `\initSD.\next_checkSumByte' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_cmdByte' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_dataByte1' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_dataByte2' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_dataByte3' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_dataByte4' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_initError' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_rxDataRdyClr' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_SDInitRdy' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_sendCmdReq' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_spiClkDelayOut' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_spiCS_n' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_txDataOut' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_txDataWen' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_delCnt1' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_delCnt2' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\next_loopCnt' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\initSD.\NextState_initSDSt' from process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
No latch inferred for signal `\ctrlStsRegBI.\rstSyncToBusClkOut' from process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:355$31'.
No latch inferred for signal `\ctrlStsRegBI.\dataOut' from process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:324$26'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\spiTxRxData.\rxDataRdy' using process `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3790$318'.
  created $dff cell `$procdff$2381' with positive edge clock.
Creating register for signal `\spiTxRxData.\rxDataOut' using process `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3790$318'.
  created $dff cell `$procdff$2382' with positive edge clock.
Creating register for signal `\spiTxRxData.\txDataFull' using process `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3762$311'.
  created $dff cell `$procdff$2383' with positive edge clock.
Creating register for signal `\spiTxRxData.\txDataOut' using process `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3762$311'.
  created $dff cell `$procdff$2384' with positive edge clock.
Creating register for signal `\spiMasterWishBoneBI.\ack_delayed' using process `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3632$302'.
  created $dff cell `$procdff$2385' with positive edge clock.
Creating register for signal `\spiCtrl.\SDInitReq' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
  created $dff cell `$procdff$2386' with positive edge clock.
Creating register for signal `\spiCtrl.\rxDataRdyClr' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
  created $dff cell `$procdff$2387' with positive edge clock.
Creating register for signal `\spiCtrl.\spiCS_n' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
  created $dff cell `$procdff$2388' with positive edge clock.
Creating register for signal `\spiCtrl.\txDataWen' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
  created $dff cell `$procdff$2389' with positive edge clock.
Creating register for signal `\spiCtrl.\readWriteSDBlockReq' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
  created $dff cell `$procdff$2390' with positive edge clock.
Creating register for signal `\spiCtrl.\spiTransSts' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
  created $dff cell `$procdff$2391' with positive edge clock.
Creating register for signal `\spiCtrl.\CurrState_spiCtrlSt' using process `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3032$294'.
  created $dff cell `$procdff$2392' with positive edge clock.
Creating register for signal `\sm_TxfifoBI.\forceEmptyToggleSyncToSpiClk' using process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2700$268'.
  created $dff cell `$procdff$2393' with positive edge clock.
Creating register for signal `\sm_TxfifoBI.\forceEmptyReg' using process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2683$257'.
  created $dff cell `$procdff$2394' with positive edge clock.
Creating register for signal `\sm_TxfifoBI.\forceEmptyToggle' using process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2683$257'.
  created $dff cell `$procdff$2395' with positive edge clock.
Creating register for signal `\sm_TxfifoBI.\forceEmpty' using process `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2673$247'.
  created $dff cell `$procdff$2396' with positive edge clock.
Creating register for signal `\sm_RxfifoBI.\forceEmptyToggleSyncToSpiClk' using process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2421$236'.
  created $dff cell `$procdff$2397' with positive edge clock.
Creating register for signal `\sm_RxfifoBI.\forceEmptyReg' using process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2403$225'.
  created $dff cell `$procdff$2398' with positive edge clock.
Creating register for signal `\sm_RxfifoBI.\forceEmptyToggle' using process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2403$225'.
  created $dff cell `$procdff$2399' with positive edge clock.
Creating register for signal `\sm_RxfifoBI.\forceEmpty' using process `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2393$215'.
  created $dff cell `$procdff$2400' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$memwr$\buffer$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2128$381_ADDR' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384'.
  created $dff cell `$procdff$2401' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$memwr$\buffer$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2128$381_DATA' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384'.
  created $dff cell `$procdff$2402' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$memwr$\buffer$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2128$381_EN' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384'.
  created $dff cell `$procdff$2403' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.\dataOut' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2121$382'.
  created $dff cell `$procdff$2404' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\dataOut' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
  created $dff cell `$procdff$2405' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\fifoEmpty' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
  created $dff cell `$procdff$2406' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\numElementsInFifo' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
  created $dff cell `$procdff$2407' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferInIndexSyncToRdClk' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
  created $dff cell `$procdff$2408' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferOutIndex' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
  created $dff cell `$procdff$2409' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\fifoREnDelayed' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
  created $dff cell `$procdff$2410' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\fifoFull' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360'.
  created $dff cell `$procdff$2411' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferInIndex' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360'.
  created $dff cell `$procdff$2412' with positive edge clock.
Creating register for signal `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.\bufferOutIndexSyncToWrClk' using process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360'.
  created $dff cell `$procdff$2413' with positive edge clock.
Creating register for signal `\sendCmd.\respByte' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2414' with positive edge clock.
Creating register for signal `\sendCmd.\respTout' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2415' with positive edge clock.
Creating register for signal `\sendCmd.\sendCmdRdy' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2416' with positive edge clock.
Creating register for signal `\sendCmd.\rxDataRdyClr' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2417' with positive edge clock.
Creating register for signal `\sendCmd.\txDataOut' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2418' with positive edge clock.
Creating register for signal `\sendCmd.\txDataWen' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2419' with positive edge clock.
Creating register for signal `\sendCmd.\timeOutCnt' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
  created $dff cell `$procdff$2420' with positive edge clock.
Creating register for signal `\sendCmd.\CurrState_sndCmdSt' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2017$179'.
  created $dff cell `$procdff$2421' with positive edge clock.
Creating register for signal `\sendCmd.\checkSumByte' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
  created $dff cell `$procdff$2422' with positive edge clock.
Creating register for signal `\sendCmd.\cmdByte' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
  created $dff cell `$procdff$2423' with positive edge clock.
Creating register for signal `\sendCmd.\dataByte1' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
  created $dff cell `$procdff$2424' with positive edge clock.
Creating register for signal `\sendCmd.\dataByte2' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `\sendCmd.\dataByte3' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `\sendCmd.\dataByte4' using process `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\txDataEmpty' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\rxDataOut' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\rxDataRdySet' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\spiClkOut' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\spiDataOut' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\txDataFullClr' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\bitCnt' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\clkDelayCnt' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\rxDataShiftReg' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\txDataShiftReg' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `\readWriteSPIWireData.\CurrState_rwSPISt' using process `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1663$152'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\checkSumByte' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\cmdByte' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\dataByte1' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\dataByte2' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\dataByte3' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\dataByte4' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\rxDataRdyClr' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\sendCmdReq' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\spiCS_n' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\txDataOut' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\txDataWen' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2449' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\delCnt1' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2450' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\delCnt2' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\loopCnt' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\readError' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\readWriteSDBlockRdy' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\rxFifoData' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2455' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\rxFifoWen' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2456' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\txFifoRen' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2457' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\writeError' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2458' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\locRespByte' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\timeOutCnt' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
  created $dff cell `$procdff$2460' with positive edge clock.
Creating register for signal `\readWriteSDBlock.\CurrState_rwBlkSt' using process `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1418$137'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\initSD.\checkSumByte' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2462' with positive edge clock.
Creating register for signal `\initSD.\cmdByte' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\initSD.\dataByte1' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2464' with positive edge clock.
Creating register for signal `\initSD.\dataByte2' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\initSD.\dataByte3' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\initSD.\dataByte4' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\initSD.\initError' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\initSD.\rxDataRdyClr' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\initSD.\SDInitRdy' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\initSD.\sendCmdReq' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\initSD.\spiClkDelayOut' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\initSD.\spiCS_n' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\initSD.\txDataOut' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\initSD.\txDataWen' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\initSD.\delCnt1' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\initSD.\delCnt2' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\initSD.\loopCnt' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\initSD.\CurrState_initSDSt' using process `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:749$79'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiDirectAccessRxDataSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransStatusSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransStatusReg1' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransStatusReg2' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransStatusReg3' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\SDWriteErrorSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\SDReadErrorSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\SDInitErrorSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransType' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:397$41'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiDirectAccessTxData' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:397$41'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransCtrl' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransCtrl_reg1' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransCtrl_reg2' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransCtrl_reg3' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransCtrlShift' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:367$33'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\rstSyncToSpiClkOut' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:359$32'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\rstSyncToSpiClkFirst' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:359$32'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\rstShift' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:348$27'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\SDAddr' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiClkDelay' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\rstFromBus' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiDirectAccessTxDataSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransTypeSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\ctrlStsRegBI.\spiTransCtrlSTB' using process `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
  created $dff cell `$procdff$2503' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3790$318'.
Removing empty process `spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3790$318'.
Found and cleaned up 6 empty switches in `\spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3762$311'.
Removing empty process `spiTxRxData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3762$311'.
Found and cleaned up 1 empty switch in `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3642$304'.
Removing empty process `spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3642$304'.
Removing empty process `spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3637$303'.
Removing empty process `spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3632$302'.
Found and cleaned up 1 empty switch in `\spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
Removing empty process `spiMasterWishBoneBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3605$300'.
Found and cleaned up 1 empty switch in `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
Removing empty process `spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3041$296'.
Found and cleaned up 1 empty switch in `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3032$294'.
Removing empty process `spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:3032$294'.
Found and cleaned up 8 empty switches in `\spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
Removing empty process `spiCtrl.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2939$278'.
Found and cleaned up 1 empty switch in `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2710$270'.
Removing empty process `sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2710$270'.
Removing empty process `sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2700$268'.
Found and cleaned up 3 empty switches in `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2683$257'.
Removing empty process `sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2683$257'.
Found and cleaned up 1 empty switch in `\sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2673$247'.
Removing empty process `sm_TxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2673$247'.
Found and cleaned up 1 empty switch in `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2438$239'.
Removing empty process `sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2438$239'.
Found and cleaned up 1 empty switch in `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2427$238'.
Removing empty process `sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2427$238'.
Removing empty process `sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2421$236'.
Found and cleaned up 3 empty switches in `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2403$225'.
Removing empty process `sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2403$225'.
Found and cleaned up 1 empty switch in `\sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2393$215'.
Removing empty process `sm_RxfifoBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2393$215'.
Found and cleaned up 1 empty switch in `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384'.
Removing empty process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2126$384'.
Removing empty process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2121$382'.
Removing empty process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2280$380'.
Found and cleaned up 3 empty switches in `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
Removing empty process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2255$371'.
Removing empty process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2252$369'.
Found and cleaned up 3 empty switches in `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360'.
Removing empty process `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2231$360'.
Found and cleaned up 1 empty switch in `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
Removing empty process `sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2026$181'.
Found and cleaned up 1 empty switch in `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2017$179'.
Removing empty process `sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2017$179'.
Found and cleaned up 13 empty switches in `\sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
Removing empty process `sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1840$165'.
Removing empty process `sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1827$158'.
Removing empty process `sendCmd.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1824$156'.
Found and cleaned up 1 empty switch in `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
Removing empty process `readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1672$154'.
Found and cleaned up 1 empty switch in `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1663$152'.
Removing empty process `readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1663$152'.
Found and cleaned up 6 empty switches in `\readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
Removing empty process `readWriteSPIWireData.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1573$141'.
Found and cleaned up 1 empty switch in `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
Removing empty process `readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1427$139'.
Found and cleaned up 1 empty switch in `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1418$137'.
Removing empty process `readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:1418$137'.
Found and cleaned up 33 empty switches in `\readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
Removing empty process `readWriteSDBlock.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:930$83'.
Found and cleaned up 1 empty switch in `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
Removing empty process `initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:758$81'.
Found and cleaned up 1 empty switch in `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:749$79'.
Removing empty process `initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:749$79'.
Found and cleaned up 13 empty switches in `\initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
Removing empty process `initSD.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:549$49'.
Found and cleaned up 3 empty switches in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:409$43'.
Found and cleaned up 1 empty switch in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:397$41'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:397$41'.
Found and cleaned up 2 empty switches in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:377$36'.
Found and cleaned up 2 empty switches in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:367$33'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:367$33'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:359$32'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:355$31'.
Found and cleaned up 1 empty switch in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:348$27'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:348$27'.
Found and cleaned up 1 empty switch in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:324$26'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:324$26'.
Found and cleaned up 5 empty switches in `\ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
Removing empty process `ctrlStsRegBI.$proc$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:292$1'.
Cleaned up 127 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module spiTxRxData.
<suppressed ~12 debug messages>
Optimizing module spiMasterWishBoneBI.
<suppressed ~3 debug messages>
Optimizing module spiMaster.
Optimizing module spiCtrl.
<suppressed ~17 debug messages>
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
Optimizing module sm_TxfifoBI.
<suppressed ~14 debug messages>
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
Optimizing module sm_RxfifoBI.
<suppressed ~15 debug messages>
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
<suppressed ~1 debug messages>
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
<suppressed ~7 debug messages>
Optimizing module sendCmd.
<suppressed ~37 debug messages>
Optimizing module readWriteSPIWireData.
<suppressed ~12 debug messages>
Optimizing module readWriteSDBlock.
<suppressed ~74 debug messages>
Optimizing module initSD.
<suppressed ~35 debug messages>
Optimizing module ctrlStsRegBI.
<suppressed ~25 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module spiTxRxData.
Optimizing module spiMasterWishBoneBI.
Optimizing module spiMaster.
Optimizing module spiCtrl.
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
Optimizing module sm_TxfifoBI.
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
Optimizing module sm_RxfifoBI.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Optimizing module sendCmd.
Optimizing module readWriteSPIWireData.
Optimizing module readWriteSDBlock.
Optimizing module initSD.
Optimizing module ctrlStsRegBI.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spiTxRxData'.
Finding identical cells in module `\spiMasterWishBoneBI'.
<suppressed ~9 debug messages>
Finding identical cells in module `\spiMaster'.
Finding identical cells in module `\spiCtrl'.
<suppressed ~51 debug messages>
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo'.
Finding identical cells in module `\sm_TxfifoBI'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo'.
Finding identical cells in module `\sm_RxfifoBI'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.
Finding identical cells in module `\sendCmd'.
<suppressed ~132 debug messages>
Finding identical cells in module `\readWriteSPIWireData'.
<suppressed ~102 debug messages>
Finding identical cells in module `\readWriteSDBlock'.
<suppressed ~429 debug messages>
Finding identical cells in module `\initSD'.
<suppressed ~201 debug messages>
Finding identical cells in module `\ctrlStsRegBI'.
<suppressed ~36 debug messages>
Removed a total of 325 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spiTxRxData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiMasterWishBoneBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiMaster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiCtrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_TxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sm_RxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sendCmd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSPIWireData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSDBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \initSD..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrlStsRegBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spiTxRxData.
  Optimizing cells in module \spiMasterWishBoneBI.
  Optimizing cells in module \spiMaster.
  Optimizing cells in module \spiCtrl.
    New ctrl vector for $pmux cell $procmux$558: { $procmux$569_CMP $auto$opt_reduce.cc:134:opt_mux$2506 }
    New ctrl vector for $pmux cell $procmux$542: { $procmux$569_CMP $auto$opt_reduce.cc:134:opt_mux$2508 }
    New ctrl vector for $pmux cell $procmux$531: { $procmux$569_CMP $auto$opt_reduce.cc:134:opt_mux$2510 }
    New ctrl vector for $pmux cell $procmux$524: { $auto$opt_reduce.cc:134:opt_mux$2512 $procmux$583_CMP }
  Optimizing cells in module \spiCtrl.
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
  Optimizing cells in module \sm_TxfifoBI.
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
  Optimizing cells in module \sm_RxfifoBI.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
    Consolidated identical input bits for $mux cell $procmux$637:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$637_Y
      New ports: A=1'0, B=1'1, Y=$procmux$637_Y [0]
      New connections: $procmux$637_Y [7:1] = { $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] }
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
  Optimizing cells in module \sendCmd.
    New ctrl vector for $pmux cell $procmux$801: { $procmux$874_CMP $procmux$868_CMP $procmux$857_CMP $procmux$853_CMP $procmux$849_CMP $procmux$843_CMP $procmux$840_CMP $procmux$837_CMP $auto$opt_reduce.cc:134:opt_mux$2514 }
    New ctrl vector for $pmux cell $procmux$770: { $procmux$868_CMP $auto$opt_reduce.cc:134:opt_mux$2516 }
    New ctrl vector for $pmux cell $procmux$761: { $procmux$868_CMP $auto$opt_reduce.cc:134:opt_mux$2518 }
  Optimizing cells in module \sendCmd.
  Optimizing cells in module \readWriteSPIWireData.
    New ctrl vector for $pmux cell $procmux$1007: { $procmux$1028_CMP $auto$opt_reduce.cc:134:opt_mux$2520 }
    New ctrl vector for $pmux cell $procmux$941: { $procmux$1034_CMP $procmux$1028_CMP $auto$opt_reduce.cc:134:opt_mux$2522 }
  Optimizing cells in module \readWriteSPIWireData.
  Optimizing cells in module \readWriteSDBlock.
    New ctrl vector for $pmux cell $procmux$1552: { $procmux$1918_CMP $procmux$1914_CMP $procmux$1910_CMP $procmux$1848_CMP $procmux$1845_CMP $procmux$1838_CMP $procmux$1832_CMP $procmux$1825_CMP $auto$opt_reduce.cc:134:opt_mux$2526 $auto$opt_reduce.cc:134:opt_mux$2524 }
    New ctrl vector for $pmux cell $procmux$1529: { $procmux$1881_CMP $procmux$1860_CMP $auto$opt_reduce.cc:134:opt_mux$2530 $auto$opt_reduce.cc:134:opt_mux$2528 }
    New ctrl vector for $pmux cell $procmux$1523: { $auto$opt_reduce.cc:134:opt_mux$2532 $procmux$1927_CMP $procmux$1889_CMP }
    New ctrl vector for $pmux cell $procmux$1487: { $auto$opt_reduce.cc:134:opt_mux$2536 $auto$opt_reduce.cc:134:opt_mux$2534 }
    New ctrl vector for $pmux cell $procmux$1451: { $auto$opt_reduce.cc:134:opt_mux$2540 $auto$opt_reduce.cc:134:opt_mux$2538 }
    New ctrl vector for $pmux cell $procmux$1415: { $auto$opt_reduce.cc:134:opt_mux$2544 $auto$opt_reduce.cc:134:opt_mux$2542 }
    New ctrl vector for $pmux cell $procmux$1379: { $auto$opt_reduce.cc:134:opt_mux$2548 $auto$opt_reduce.cc:134:opt_mux$2546 }
    New ctrl vector for $pmux cell $procmux$1343: { $auto$opt_reduce.cc:134:opt_mux$2552 $auto$opt_reduce.cc:134:opt_mux$2550 }
    New ctrl vector for $pmux cell $procmux$1306: { $auto$opt_reduce.cc:134:opt_mux$2556 $auto$opt_reduce.cc:134:opt_mux$2554 }
    New ctrl vector for $pmux cell $procmux$1271: { $auto$opt_reduce.cc:134:opt_mux$2560 $auto$opt_reduce.cc:134:opt_mux$2558 }
    New ctrl vector for $pmux cell $procmux$1253: { $auto$opt_reduce.cc:134:opt_mux$2564 $procmux$1881_CMP $auto$opt_reduce.cc:134:opt_mux$2562 }
    New ctrl vector for $pmux cell $procmux$1222: { $auto$opt_reduce.cc:134:opt_mux$2568 $auto$opt_reduce.cc:134:opt_mux$2566 }
    New ctrl vector for $pmux cell $procmux$1196: { $procmux$1835_CMP $auto$opt_reduce.cc:134:opt_mux$2570 }
    New ctrl vector for $pmux cell $procmux$1180: { $procmux$1860_CMP $auto$opt_reduce.cc:134:opt_mux$2572 }
    New ctrl vector for $pmux cell $procmux$1120: { $procmux$1907_CMP $procmux$1881_CMP $auto$opt_reduce.cc:134:opt_mux$2574 $procmux$1815_CMP }
    New ctrl vector for $pmux cell $procmux$1597: { $procmux$1934_CMP $procmux$1918_CMP $procmux$1914_CMP $procmux$1910_CMP $procmux$1848_CMP $procmux$1845_CMP $procmux$1838_CMP $procmux$1832_CMP $procmux$1825_CMP $auto$opt_reduce.cc:134:opt_mux$2576 }
  Optimizing cells in module \readWriteSDBlock.
  Optimizing cells in module \initSD.
    New ctrl vector for $pmux cell $procmux$2099: { $procmux$2234_CMP $auto$opt_reduce.cc:134:opt_mux$2578 }
    New ctrl vector for $pmux cell $procmux$2083: { $auto$opt_reduce.cc:134:opt_mux$2580 $procmux$2224_CMP $procmux$2203_CMP }
    New ctrl vector for $pmux cell $procmux$2075: $auto$opt_reduce.cc:134:opt_mux$2582
    New ctrl vector for $pmux cell $procmux$2067: $auto$opt_reduce.cc:134:opt_mux$2584
    New ctrl vector for $pmux cell $procmux$2059: $auto$opt_reduce.cc:134:opt_mux$2586
    New ctrl vector for $pmux cell $procmux$2051: $auto$opt_reduce.cc:134:opt_mux$2588
    New ctrl vector for $pmux cell $procmux$2043: { $auto$opt_reduce.cc:134:opt_mux$2590 $procmux$2224_CMP $procmux$2203_CMP }
    New ctrl vector for $pmux cell $procmux$2034: { $auto$opt_reduce.cc:134:opt_mux$2594 $auto$opt_reduce.cc:134:opt_mux$2592 }
    New ctrl vector for $pmux cell $procmux$2148: { $procmux$2238_CMP $procmux$2222_CMP $procmux$2212_CMP $auto$opt_reduce.cc:134:opt_mux$2596 }
    New ctrl vector for $pmux cell $procmux$2019: { $procmux$2238_CMP $procmux$2237_CMP $procmux$2234_CMP $procmux$2227_CMP $auto$opt_reduce.cc:134:opt_mux$2598 }
    New ctrl vector for $pmux cell $procmux$2012: { $auto$opt_reduce.cc:134:opt_mux$2600 $procmux$2202_CMP }
    New ctrl vector for $pmux cell $procmux$2006: { $auto$opt_reduce.cc:134:opt_mux$2602 $procmux$2198_CMP }
  Optimizing cells in module \initSD.
  Optimizing cells in module \ctrlStsRegBI.
Performed a total of 38 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spiTxRxData'.
Finding identical cells in module `\spiMasterWishBoneBI'.
Finding identical cells in module `\spiMaster'.
Finding identical cells in module `\spiCtrl'.
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo'.
Finding identical cells in module `\sm_TxfifoBI'.
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo'.
Finding identical cells in module `\sm_RxfifoBI'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.
Finding identical cells in module `\sendCmd'.
<suppressed ~15 debug messages>
Finding identical cells in module `\readWriteSPIWireData'.
<suppressed ~3 debug messages>
Finding identical cells in module `\readWriteSDBlock'.
<suppressed ~81 debug messages>
Finding identical cells in module `\initSD'.
<suppressed ~21 debug messages>
Finding identical cells in module `\ctrlStsRegBI'.
Removed a total of 40 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2384 ($dff) from module spiTxRxData (D = $procmux$413_Y, Q = \txDataOut, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2603 ($sdff) from module spiTxRxData (D = $procmux$413_Y, Q = \txDataOut).
Adding SRST signal on $procdff$2383 ($dff) from module spiTxRxData (D = $procmux$427_Y, Q = \txDataFull, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2607 ($sdff) from module spiTxRxData (D = $procmux$427_Y, Q = \txDataFull).
Adding SRST signal on $procdff$2382 ($dff) from module spiTxRxData (D = $procmux$392_Y, Q = \rxDataOut, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2613 ($sdff) from module spiTxRxData (D = \rxDataIn, Q = \rxDataOut).
Adding SRST signal on $procdff$2381 ($dff) from module spiTxRxData (D = $procmux$399_Y, Q = \rxDataRdy, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2615 ($sdff) from module spiTxRxData (D = $procmux$399_Y, Q = \rxDataRdy).
Adding SRST signal on $procdff$2390 ($dff) from module spiCtrl (D = \next_readWriteSDBlockReq, Q = \readWriteSDBlockReq, rval = 2'00).
Adding SRST signal on $procdff$2389 ($dff) from module spiCtrl (D = \next_txDataWen, Q = \txDataWen, rval = 1'0).
Adding SRST signal on $procdff$2392 ($dff) from module spiCtrl (D = \NextState_spiCtrlSt, Q = \CurrState_spiCtrlSt, rval = 3'000).
Adding SRST signal on $procdff$2391 ($dff) from module spiCtrl (D = \next_spiTransSts, Q = \spiTransSts, rval = 1'0).
Adding SRST signal on $procdff$2388 ($dff) from module spiCtrl (D = \next_spiCS_n, Q = \spiCS_n, rval = 1'1).
Adding SRST signal on $procdff$2387 ($dff) from module spiCtrl (D = \next_rxDataRdyClr, Q = \rxDataRdyClr, rval = 1'0).
Adding SRST signal on $procdff$2386 ($dff) from module spiCtrl (D = \next_SDInitReq, Q = \SDInitReq, rval = 1'0).
Adding SRST signal on $procdff$2395 ($dff) from module sm_TxfifoBI (D = $procmux$606_Y, Q = \forceEmptyToggle, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2626 ($sdff) from module sm_TxfifoBI (D = $not$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2694$263_Y, Q = \forceEmptyToggle).
Adding SRST signal on $procdff$2394 ($dff) from module sm_TxfifoBI (D = $procmux$601_Y, Q = \forceEmptyReg, rval = 1'0).
Adding SRST signal on $procdff$2399 ($dff) from module sm_RxfifoBI (D = $procmux$628_Y, Q = \forceEmptyToggle, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2629 ($sdff) from module sm_RxfifoBI (D = $not$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2414$231_Y, Q = \forceEmptyToggle).
Adding SRST signal on $procdff$2398 ($dff) from module sm_RxfifoBI (D = $procmux$623_Y, Q = \forceEmptyReg, rval = 1'0).
Adding SRST signal on $procdff$2412 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = $procmux$670_Y, Q = \bufferInIndex, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2632 ($sdff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2242$365_Y, Q = \bufferInIndex).
Adding SRST signal on $procdff$2411 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = $procmux$665_Y, Q = \fifoFull, rval = 1'0).
Adding SRST signal on $procdff$2410 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = \fifoREn, Q = \fifoREnDelayed, rval = 1'0).
Adding SRST signal on $procdff$2409 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = $procmux$654_Y, Q = \bufferOutIndex, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2636 ($sdff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = $add$/home/zhigang/raw_data/raw_designs/opencores/communication_controller/spimaster.v:2270$378_Y, Q = \bufferOutIndex).
Adding EN signal on $procdff$2405 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = \dataFromMem, Q = \dataOut).
Adding SRST signal on $procdff$2406 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL (D = $procmux$649_Y, Q = \fifoEmpty, rval = 1'1).
Setting constant 0-bit at position 10 on $procdff$2407 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Setting constant 0-bit at position 11 on $procdff$2407 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Setting constant 0-bit at position 12 on $procdff$2407 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Setting constant 0-bit at position 13 on $procdff$2407 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Setting constant 0-bit at position 14 on $procdff$2407 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Setting constant 0-bit at position 15 on $procdff$2407 ($dff) from module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Adding SRST signal on $procdff$2421 ($dff) from module sendCmd (D = \NextState_sndCmdSt, Q = \CurrState_sndCmdSt, rval = 5'10010).
Adding SRST signal on $procdff$2420 ($dff) from module sendCmd (D = \next_timeOutCnt, Q = \timeOutCnt, rval = 10'0000000000).
Adding SRST signal on $procdff$2414 ($dff) from module sendCmd (D = \next_respByte, Q = \respByte, rval = 8'00000000).
Adding SRST signal on $procdff$2415 ($dff) from module sendCmd (D = \next_respTout, Q = \respTout, rval = 1'0).
Adding SRST signal on $procdff$2416 ($dff) from module sendCmd (D = \next_sendCmdRdy, Q = \sendCmdRdy, rval = 1'0).
Adding SRST signal on $procdff$2417 ($dff) from module sendCmd (D = \next_rxDataRdyClr, Q = \rxDataRdyClr, rval = 1'0).
Adding SRST signal on $procdff$2418 ($dff) from module sendCmd (D = \next_txDataOut, Q = \txDataOut, rval = 8'00000000).
Adding SRST signal on $procdff$2419 ($dff) from module sendCmd (D = \next_txDataWen, Q = \txDataWen, rval = 1'0).
Adding SRST signal on $procdff$2438 ($dff) from module readWriteSPIWireData (D = \NextState_rwSPISt, Q = \CurrState_rwSPISt, rval = 2'11).
Adding SRST signal on $procdff$2437 ($dff) from module readWriteSPIWireData (D = \next_txDataShiftReg, Q = \txDataShiftReg, rval = 8'00000000).
Adding SRST signal on $procdff$2436 ($dff) from module readWriteSPIWireData (D = \next_rxDataShiftReg, Q = \rxDataShiftReg, rval = 8'00000000).
Adding SRST signal on $procdff$2435 ($dff) from module readWriteSPIWireData (D = \next_clkDelayCnt, Q = \clkDelayCnt, rval = 8'00000000).
Adding SRST signal on $procdff$2428 ($dff) from module readWriteSPIWireData (D = \next_txDataEmpty, Q = \txDataEmpty, rval = 1'0).
Adding SRST signal on $procdff$2429 ($dff) from module readWriteSPIWireData (D = \next_rxDataOut, Q = \rxDataOut, rval = 8'00000000).
Adding SRST signal on $procdff$2430 ($dff) from module readWriteSPIWireData (D = \next_rxDataRdySet, Q = \rxDataRdySet, rval = 1'0).
Adding SRST signal on $procdff$2431 ($dff) from module readWriteSPIWireData (D = \next_spiClkOut, Q = \spiClkOut, rval = 1'0).
Adding SRST signal on $procdff$2432 ($dff) from module readWriteSPIWireData (D = \next_spiDataOut, Q = \spiDataOut, rval = 1'0).
Adding SRST signal on $procdff$2433 ($dff) from module readWriteSPIWireData (D = \next_txDataFullClr, Q = \txDataFullClr, rval = 1'0).
Adding SRST signal on $procdff$2434 ($dff) from module readWriteSPIWireData (D = \next_bitCnt, Q = \bitCnt, rval = 4'0000).
Adding SRST signal on $procdff$2461 ($dff) from module readWriteSDBlock (D = \NextState_rwBlkSt, Q = \CurrState_rwBlkSt, rval = 6'000000).
Adding SRST signal on $procdff$2460 ($dff) from module readWriteSDBlock (D = \next_timeOutCnt, Q = \timeOutCnt, rval = 12'000000000000).
Adding SRST signal on $procdff$2459 ($dff) from module readWriteSDBlock (D = \next_locRespByte, Q = \locRespByte, rval = 8'00000000).
Adding SRST signal on $procdff$2458 ($dff) from module readWriteSDBlock (D = \next_writeError, Q = \writeError, rval = 2'00).
Adding SRST signal on $procdff$2457 ($dff) from module readWriteSDBlock (D = \next_txFifoRen, Q = \txFifoRen, rval = 1'0).
Adding SRST signal on $procdff$2456 ($dff) from module readWriteSDBlock (D = \next_rxFifoWen, Q = \rxFifoWen, rval = 1'0).
Adding SRST signal on $procdff$2455 ($dff) from module readWriteSDBlock (D = \next_rxFifoData, Q = \rxFifoData, rval = 8'00000000).
Adding SRST signal on $procdff$2454 ($dff) from module readWriteSDBlock (D = \next_readWriteSDBlockRdy, Q = \readWriteSDBlockRdy, rval = 1'0).
Adding SRST signal on $procdff$2453 ($dff) from module readWriteSDBlock (D = \next_readError, Q = \readError, rval = 2'00).
Adding SRST signal on $procdff$2452 ($dff) from module readWriteSDBlock (D = \next_loopCnt, Q = \loopCnt, rval = 9'000000000).
Adding SRST signal on $procdff$2451 ($dff) from module readWriteSDBlock (D = \next_delCnt2, Q = \delCnt2, rval = 8'00000000).
Adding SRST signal on $procdff$2450 ($dff) from module readWriteSDBlock (D = \next_delCnt1, Q = \delCnt1, rval = 8'00000000).
Adding SRST signal on $procdff$2449 ($dff) from module readWriteSDBlock (D = \next_txDataWen, Q = \txDataWen, rval = 1'0).
Adding SRST signal on $procdff$2448 ($dff) from module readWriteSDBlock (D = \next_txDataOut, Q = \txDataOut, rval = 8'00000000).
Adding SRST signal on $procdff$2439 ($dff) from module readWriteSDBlock (D = \next_checkSumByte, Q = \checkSumByte, rval = 8'00000000).
Adding SRST signal on $procdff$2440 ($dff) from module readWriteSDBlock (D = \next_cmdByte, Q = \cmdByte, rval = 8'00000000).
Adding SRST signal on $procdff$2441 ($dff) from module readWriteSDBlock (D = \next_dataByte1, Q = \dataByte1, rval = 8'00000000).
Adding SRST signal on $procdff$2442 ($dff) from module readWriteSDBlock (D = \next_dataByte2, Q = \dataByte2, rval = 8'00000000).
Adding SRST signal on $procdff$2443 ($dff) from module readWriteSDBlock (D = \next_dataByte3, Q = \dataByte3, rval = 8'00000000).
Adding SRST signal on $procdff$2444 ($dff) from module readWriteSDBlock (D = \next_dataByte4, Q = \dataByte4, rval = 8'00000000).
Adding SRST signal on $procdff$2445 ($dff) from module readWriteSDBlock (D = \next_rxDataRdyClr, Q = \rxDataRdyClr, rval = 1'0).
Adding SRST signal on $procdff$2446 ($dff) from module readWriteSDBlock (D = \next_sendCmdReq, Q = \sendCmdReq, rval = 1'0).
Adding SRST signal on $procdff$2447 ($dff) from module readWriteSDBlock (D = \next_spiCS_n, Q = \spiCS_n, rval = 1'1).
Adding SRST signal on $procdff$2479 ($dff) from module initSD (D = \NextState_initSDSt, Q = \CurrState_initSDSt, rval = 4'0000).
Adding SRST signal on $procdff$2478 ($dff) from module initSD (D = \next_loopCnt, Q = \loopCnt, rval = 8'00000000).
Adding SRST signal on $procdff$2477 ($dff) from module initSD (D = \next_delCnt2, Q = \delCnt2, rval = 8'00000000).
Adding SRST signal on $procdff$2476 ($dff) from module initSD (D = \next_delCnt1, Q = \delCnt1, rval = 10'0000000000).
Adding SRST signal on $procdff$2475 ($dff) from module initSD (D = \next_txDataWen, Q = \txDataWen, rval = 1'0).
Adding SRST signal on $procdff$2474 ($dff) from module initSD (D = \next_txDataOut, Q = \txDataOut, rval = 8'00000000).
Adding SRST signal on $procdff$2473 ($dff) from module initSD (D = \next_spiCS_n, Q = \spiCS_n, rval = 1'1).
Adding EN signal on $procdff$2472 ($dff) from module initSD (D = $procmux$1984_Y, Q = \spiClkDelayOut).
Adding SRST signal on $procdff$2471 ($dff) from module initSD (D = \next_sendCmdReq, Q = \sendCmdReq, rval = 1'0).
Adding SRST signal on $procdff$2470 ($dff) from module initSD (D = \next_SDInitRdy, Q = \SDInitRdy, rval = 1'0).
Adding SRST signal on $procdff$2462 ($dff) from module initSD (D = \next_checkSumByte, Q = \checkSumByte, rval = 8'00000000).
Adding SRST signal on $procdff$2463 ($dff) from module initSD (D = \next_cmdByte, Q = \cmdByte, rval = 8'00000000).
Adding SRST signal on $procdff$2464 ($dff) from module initSD (D = \next_dataByte1, Q = \dataByte1, rval = 8'00000000).
Adding SRST signal on $procdff$2465 ($dff) from module initSD (D = \next_dataByte2, Q = \dataByte2, rval = 8'00000000).
Adding SRST signal on $procdff$2466 ($dff) from module initSD (D = \next_dataByte3, Q = \dataByte3, rval = 8'00000000).
Adding SRST signal on $procdff$2467 ($dff) from module initSD (D = \next_dataByte4, Q = \dataByte4, rval = 8'00000000).
Adding SRST signal on $procdff$2468 ($dff) from module initSD (D = \next_initError, Q = \initError, rval = 2'00).
Adding SRST signal on $procdff$2469 ($dff) from module initSD (D = \next_rxDataRdyClr, Q = \rxDataRdyClr, rval = 1'0).
Adding SRST signal on $procdff$2503 ($dff) from module ctrlStsRegBI (D = $procmux$2376_Y, Q = \spiTransCtrlSTB, rval = 1'0).
Adding SRST signal on $procdff$2502 ($dff) from module ctrlStsRegBI (D = $procmux$2349_Y, Q = \spiTransTypeSTB, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2708 ($sdff) from module ctrlStsRegBI (D = \dataIn [1:0], Q = \spiTransTypeSTB).
Adding SRST signal on $procdff$2501 ($dff) from module ctrlStsRegBI (D = $procmux$2356_Y, Q = \spiDirectAccessTxDataSTB, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2712 ($sdff) from module ctrlStsRegBI (D = \dataIn, Q = \spiDirectAccessTxDataSTB).
Adding EN signal on $procdff$2500 ($dff) from module ctrlStsRegBI (D = $procmux$2362_Y, Q = \rstFromBus).
Adding SRST signal on $procdff$2499 ($dff) from module ctrlStsRegBI (D = $procmux$2370_Y, Q = \spiClkDelay, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$2717 ($sdff) from module ctrlStsRegBI (D = \dataIn, Q = \spiClkDelay).
Adding EN signal on $procdff$2498 ($dff) from module ctrlStsRegBI (D = \dataIn, Q = \SDAddr [31:24]).
Adding EN signal on $procdff$2498 ($dff) from module ctrlStsRegBI (D = \dataIn, Q = \SDAddr [23:16]).
Adding EN signal on $procdff$2498 ($dff) from module ctrlStsRegBI (D = \dataIn, Q = \SDAddr [15:8]).
Adding EN signal on $procdff$2498 ($dff) from module ctrlStsRegBI (D = \dataIn, Q = \SDAddr [7:0]).
Adding SRST signal on $procdff$2497 ($dff) from module ctrlStsRegBI (D = \rstShift [5:1], Q = \rstShift [4:0], rval = 5'11111).
Adding SRST signal on $procdff$2494 ($dff) from module ctrlStsRegBI (D = $procmux$2278_Y, Q = \spiTransCtrlShift, rval = 6'000000).
Adding SRST signal on $procdff$2493 ($dff) from module ctrlStsRegBI (D = \spiTransCtrl_reg2, Q = \spiTransCtrl_reg3, rval = 1'0).
Adding SRST signal on $procdff$2492 ($dff) from module ctrlStsRegBI (D = \spiTransCtrl_reg1, Q = \spiTransCtrl_reg2, rval = 1'0).
Adding SRST signal on $procdff$2491 ($dff) from module ctrlStsRegBI (D = \spiTransCtrlShift [0], Q = \spiTransCtrl_reg1, rval = 1'0).
Adding EN signal on $procdff$2490 ($dff) from module ctrlStsRegBI (D = $procmux$2272_Y, Q = \spiTransCtrl).
Adding SRST signal on $procdff$2489 ($dff) from module ctrlStsRegBI (D = \spiDirectAccessTxDataSTB, Q = \spiDirectAccessTxData, rval = 8'00000000).
Adding SRST signal on $procdff$2488 ($dff) from module ctrlStsRegBI (D = \spiTransTypeSTB, Q = \spiTransType, rval = 2'00).
Adding SRST signal on $procdff$2484 ($dff) from module ctrlStsRegBI (D = \spiTransStatusReg2, Q = \spiTransStatusReg3, rval = 1'0).
Adding SRST signal on $procdff$2483 ($dff) from module ctrlStsRegBI (D = \spiTransStatusReg1, Q = \spiTransStatusReg2, rval = 1'0).
Adding SRST signal on $procdff$2482 ($dff) from module ctrlStsRegBI (D = \spiTransStatus, Q = \spiTransStatusReg1, rval = 1'0).
Adding SRST signal on $procdff$2481 ($dff) from module ctrlStsRegBI (D = $procmux$2251_Y, Q = \spiTransStatusSTB, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2753 ($sdff) from module ctrlStsRegBI (D = $procmux$2251_Y, Q = \spiTransStatusSTB).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spiTxRxData..
Finding unused cells or wires in module \spiMasterWishBoneBI..
Finding unused cells or wires in module \spiMaster..
Finding unused cells or wires in module \spiCtrl..
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
Finding unused cells or wires in module \sm_TxfifoBI..
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
Finding unused cells or wires in module \sm_RxfifoBI..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
Finding unused cells or wires in module \sendCmd..
Finding unused cells or wires in module \readWriteSPIWireData..
Finding unused cells or wires in module \readWriteSDBlock..
Finding unused cells or wires in module \initSD..
Finding unused cells or wires in module \ctrlStsRegBI..
Removed 128 unused cells and 1225 unused wires.
<suppressed ~151 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Optimizing module ctrlStsRegBI.
<suppressed ~1 debug messages>
Optimizing module initSD.
<suppressed ~1 debug messages>
Optimizing module readWriteSDBlock.
Optimizing module readWriteSPIWireData.
Optimizing module sendCmd.
Optimizing module sm_RxfifoBI.
Optimizing module sm_TxfifoBI.
Optimizing module spiCtrl.
Optimizing module spiMaster.
Optimizing module spiMasterWishBoneBI.
Optimizing module spiTxRxData.
<suppressed ~3 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrlStsRegBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \initSD..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSDBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSPIWireData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sendCmd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_RxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_TxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiCtrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiMaster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiMasterWishBoneBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiTxRxData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
  Optimizing cells in module \ctrlStsRegBI.
  Optimizing cells in module \initSD.
    New ctrl vector for $pmux cell $procmux$2148: { $procmux$2004_CMP $auto$opt_reduce.cc:134:opt_mux$2758 $auto$opt_reduce.cc:134:opt_mux$2594 }
  Optimizing cells in module \initSD.
  Optimizing cells in module \readWriteSDBlock.
    New ctrl vector for $pmux cell $procmux$1108: { $procmux$1116_CMP $auto$opt_reduce.cc:134:opt_mux$2760 }
    New ctrl vector for $pmux cell $procmux$1552: { $auto$opt_reduce.cc:134:opt_mux$2762 $auto$opt_reduce.cc:134:opt_mux$2526 $auto$opt_reduce.cc:134:opt_mux$2524 }
    New ctrl vector for $pmux cell $procmux$1597: { $procmux$1116_CMP $procmux$1583_CMP $procmux$1565_CMP $auto$opt_reduce.cc:134:opt_mux$2764 $auto$opt_reduce.cc:134:opt_mux$2526 }
  Optimizing cells in module \readWriteSDBlock.
  Optimizing cells in module \readWriteSPIWireData.
  Optimizing cells in module \sendCmd.
    New ctrl vector for $pmux cell $procmux$801: { $procmux$763_CMP $auto$opt_reduce.cc:134:opt_mux$2766 $procmux$779_CMP $auto$opt_reduce.cc:134:opt_mux$2514 }
  Optimizing cells in module \sendCmd.
  Optimizing cells in module \sm_RxfifoBI.
  Optimizing cells in module \sm_TxfifoBI.
  Optimizing cells in module \spiCtrl.
  Optimizing cells in module \spiMaster.
  Optimizing cells in module \spiMasterWishBoneBI.
  Optimizing cells in module \spiTxRxData.
Performed a total of 5 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo'.
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.
Finding identical cells in module `\ctrlStsRegBI'.
<suppressed ~9 debug messages>
Finding identical cells in module `\initSD'.
Finding identical cells in module `\readWriteSDBlock'.
Finding identical cells in module `\readWriteSPIWireData'.
Finding identical cells in module `\sendCmd'.
Finding identical cells in module `\sm_RxfifoBI'.
Finding identical cells in module `\sm_TxfifoBI'.
Finding identical cells in module `\spiCtrl'.
Finding identical cells in module `\spiMaster'.
Finding identical cells in module `\spiMasterWishBoneBI'.
Finding identical cells in module `\spiTxRxData'.
<suppressed ~3 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$2706 ($sdff) from module initSD (D = 1'0, Q = \rxDataRdyClr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2767 ($sdffe) from module initSD.
Adding EN signal on $auto$ff.cc:262:slice$2705 ($sdff) from module initSD (D = \next_initError, Q = \initError).
Adding EN signal on $auto$ff.cc:262:slice$2704 ($sdff) from module initSD (D = 8'00000000, Q = \dataByte4).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2783 ($sdffe) from module initSD.
Adding EN signal on $auto$ff.cc:262:slice$2703 ($sdff) from module initSD (D = 8'00000000, Q = \dataByte3).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2784 ($sdffe) from module initSD.
Adding EN signal on $auto$ff.cc:262:slice$2702 ($sdff) from module initSD (D = 8'00000000, Q = \dataByte2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2785 ($sdffe) from module initSD.
Adding EN signal on $auto$ff.cc:262:slice$2701 ($sdff) from module initSD (D = 8'00000000, Q = \dataByte1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2786 ($sdffe) from module initSD.
Adding EN signal on $auto$ff.cc:262:slice$2700 ($sdff) from module initSD (D = \next_cmdByte, Q = \cmdByte).
Adding EN signal on $auto$ff.cc:262:slice$2699 ($sdff) from module initSD (D = \next_checkSumByte, Q = \checkSumByte).
Adding EN signal on $auto$ff.cc:262:slice$2698 ($sdff) from module initSD (D = \next_SDInitRdy, Q = \SDInitRdy).
Adding EN signal on $auto$ff.cc:262:slice$2697 ($sdff) from module initSD (D = \next_sendCmdReq, Q = \sendCmdReq).
Adding EN signal on $auto$ff.cc:262:slice$2693 ($sdff) from module initSD (D = \next_spiCS_n, Q = \spiCS_n).
Adding EN signal on $auto$ff.cc:262:slice$2692 ($sdff) from module initSD (D = \next_txDataOut, Q = \txDataOut).
Adding EN signal on $auto$ff.cc:262:slice$2691 ($sdff) from module initSD (D = \next_txDataWen, Q = \txDataWen).
Adding EN signal on $auto$ff.cc:262:slice$2690 ($sdff) from module initSD (D = \next_delCnt1, Q = \delCnt1).
Adding EN signal on $auto$ff.cc:262:slice$2689 ($sdff) from module initSD (D = \next_delCnt2, Q = \delCnt2).
Adding EN signal on $auto$ff.cc:262:slice$2688 ($sdff) from module initSD (D = \next_loopCnt, Q = \loopCnt).
Adding EN signal on $auto$ff.cc:262:slice$2687 ($sdff) from module initSD (D = \NextState_initSDSt, Q = \CurrState_initSDSt).
Adding EN signal on $auto$ff.cc:262:slice$2686 ($sdff) from module readWriteSDBlock (D = \next_spiCS_n, Q = \spiCS_n).
Adding EN signal on $auto$ff.cc:262:slice$2685 ($sdff) from module readWriteSDBlock (D = \next_sendCmdReq, Q = \sendCmdReq).
Adding EN signal on $auto$ff.cc:262:slice$2684 ($sdff) from module readWriteSDBlock (D = \next_rxDataRdyClr, Q = \rxDataRdyClr).
Adding EN signal on $auto$ff.cc:262:slice$2683 ($sdff) from module readWriteSDBlock (D = \next_dataByte4, Q = \dataByte4).
Adding EN signal on $auto$ff.cc:262:slice$2682 ($sdff) from module readWriteSDBlock (D = \next_dataByte3, Q = \dataByte3).
Adding EN signal on $auto$ff.cc:262:slice$2681 ($sdff) from module readWriteSDBlock (D = \next_dataByte2, Q = \dataByte2).
Adding EN signal on $auto$ff.cc:262:slice$2680 ($sdff) from module readWriteSDBlock (D = \next_dataByte1, Q = \dataByte1).
Adding EN signal on $auto$ff.cc:262:slice$2679 ($sdff) from module readWriteSDBlock (D = \next_cmdByte, Q = \cmdByte).
Adding EN signal on $auto$ff.cc:262:slice$2678 ($sdff) from module readWriteSDBlock (D = \next_checkSumByte, Q = \checkSumByte).
Adding EN signal on $auto$ff.cc:262:slice$2677 ($sdff) from module readWriteSDBlock (D = \next_txDataOut, Q = \txDataOut).
Adding EN signal on $auto$ff.cc:262:slice$2676 ($sdff) from module readWriteSDBlock (D = \next_txDataWen, Q = \txDataWen).
Adding EN signal on $auto$ff.cc:262:slice$2675 ($sdff) from module readWriteSDBlock (D = \next_delCnt1, Q = \delCnt1).
Adding EN signal on $auto$ff.cc:262:slice$2674 ($sdff) from module readWriteSDBlock (D = \next_delCnt2, Q = \delCnt2).
Adding EN signal on $auto$ff.cc:262:slice$2673 ($sdff) from module readWriteSDBlock (D = \next_loopCnt, Q = \loopCnt).
Adding EN signal on $auto$ff.cc:262:slice$2672 ($sdff) from module readWriteSDBlock (D = \next_readError, Q = \readError).
Adding EN signal on $auto$ff.cc:262:slice$2671 ($sdff) from module readWriteSDBlock (D = \next_readWriteSDBlockRdy, Q = \readWriteSDBlockRdy).
Adding EN signal on $auto$ff.cc:262:slice$2670 ($sdff) from module readWriteSDBlock (D = \next_rxFifoData, Q = \rxFifoData).
Adding EN signal on $auto$ff.cc:262:slice$2669 ($sdff) from module readWriteSDBlock (D = \next_rxFifoWen, Q = \rxFifoWen).
Adding EN signal on $auto$ff.cc:262:slice$2668 ($sdff) from module readWriteSDBlock (D = \next_txFifoRen, Q = \txFifoRen).
Adding EN signal on $auto$ff.cc:262:slice$2667 ($sdff) from module readWriteSDBlock (D = \next_writeError, Q = \writeError).
Adding EN signal on $auto$ff.cc:262:slice$2666 ($sdff) from module readWriteSDBlock (D = \next_locRespByte, Q = \locRespByte).
Adding EN signal on $auto$ff.cc:262:slice$2665 ($sdff) from module readWriteSDBlock (D = \next_timeOutCnt, Q = \timeOutCnt).
Adding EN signal on $auto$ff.cc:262:slice$2664 ($sdff) from module readWriteSDBlock (D = \NextState_rwBlkSt, Q = \CurrState_rwBlkSt).
Adding EN signal on $auto$ff.cc:262:slice$2663 ($sdff) from module readWriteSPIWireData (D = \next_bitCnt, Q = \bitCnt).
Adding EN signal on $auto$ff.cc:262:slice$2662 ($sdff) from module readWriteSPIWireData (D = \next_txDataFullClr, Q = \txDataFullClr).
Adding EN signal on $auto$ff.cc:262:slice$2661 ($sdff) from module readWriteSPIWireData (D = \next_spiDataOut, Q = \spiDataOut).
Adding EN signal on $auto$ff.cc:262:slice$2660 ($sdff) from module readWriteSPIWireData (D = \next_spiClkOut, Q = \spiClkOut).
Adding EN signal on $auto$ff.cc:262:slice$2659 ($sdff) from module readWriteSPIWireData (D = \next_rxDataRdySet, Q = \rxDataRdySet).
Adding EN signal on $auto$ff.cc:262:slice$2658 ($sdff) from module readWriteSPIWireData (D = \next_rxDataOut, Q = \rxDataOut).
Adding EN signal on $auto$ff.cc:262:slice$2657 ($sdff) from module readWriteSPIWireData (D = \next_txDataEmpty, Q = \txDataEmpty).
Adding EN signal on $auto$ff.cc:262:slice$2656 ($sdff) from module readWriteSPIWireData (D = \next_clkDelayCnt, Q = \clkDelayCnt).
Adding EN signal on $auto$ff.cc:262:slice$2655 ($sdff) from module readWriteSPIWireData (D = \next_rxDataShiftReg, Q = \rxDataShiftReg).
Adding EN signal on $auto$ff.cc:262:slice$2654 ($sdff) from module readWriteSPIWireData (D = \next_txDataShiftReg, Q = \txDataShiftReg).
Adding EN signal on $auto$ff.cc:262:slice$2653 ($sdff) from module readWriteSPIWireData (D = \NextState_rwSPISt, Q = \CurrState_rwSPISt).
Adding EN signal on $auto$ff.cc:262:slice$2652 ($sdff) from module sendCmd (D = \next_txDataWen, Q = \txDataWen).
Adding EN signal on $auto$ff.cc:262:slice$2651 ($sdff) from module sendCmd (D = \next_txDataOut, Q = \txDataOut).
Adding EN signal on $auto$ff.cc:262:slice$2650 ($sdff) from module sendCmd (D = \next_rxDataRdyClr, Q = \rxDataRdyClr).
Adding EN signal on $auto$ff.cc:262:slice$2649 ($sdff) from module sendCmd (D = \next_sendCmdRdy, Q = \sendCmdRdy).
Adding EN signal on $auto$ff.cc:262:slice$2648 ($sdff) from module sendCmd (D = \next_respTout, Q = \respTout).
Adding EN signal on $auto$ff.cc:262:slice$2647 ($sdff) from module sendCmd (D = \next_respByte, Q = \respByte).
Adding EN signal on $auto$ff.cc:262:slice$2646 ($sdff) from module sendCmd (D = \next_timeOutCnt, Q = \timeOutCnt).
Adding EN signal on $auto$ff.cc:262:slice$2645 ($sdff) from module sendCmd (D = \NextState_sndCmdSt, Q = \CurrState_sndCmdSt).
Adding EN signal on $auto$ff.cc:262:slice$2625 ($sdff) from module spiCtrl (D = \next_SDInitReq, Q = \SDInitReq).
Adding EN signal on $auto$ff.cc:262:slice$2624 ($sdff) from module spiCtrl (D = \next_rxDataRdyClr, Q = \rxDataRdyClr).
Adding EN signal on $auto$ff.cc:262:slice$2623 ($sdff) from module spiCtrl (D = \next_spiCS_n, Q = \spiCS_n).
Adding EN signal on $auto$ff.cc:262:slice$2622 ($sdff) from module spiCtrl (D = \next_spiTransSts, Q = \spiTransSts).
Adding EN signal on $auto$ff.cc:262:slice$2621 ($sdff) from module spiCtrl (D = \NextState_spiCtrlSt, Q = \CurrState_spiCtrlSt).
Adding EN signal on $auto$ff.cc:262:slice$2620 ($sdff) from module spiCtrl (D = \next_txDataWen, Q = \txDataWen).
Adding EN signal on $auto$ff.cc:262:slice$2619 ($sdff) from module spiCtrl (D = \next_readWriteSDBlockReq, Q = \readWriteSDBlockReq).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
Finding unused cells or wires in module \ctrlStsRegBI..
Finding unused cells or wires in module \initSD..
Finding unused cells or wires in module \readWriteSDBlock..
Finding unused cells or wires in module \readWriteSPIWireData..
Finding unused cells or wires in module \sendCmd..
Finding unused cells or wires in module \sm_RxfifoBI..
Finding unused cells or wires in module \sm_TxfifoBI..
Finding unused cells or wires in module \spiCtrl..
Finding unused cells or wires in module \spiMaster..
Finding unused cells or wires in module \spiMasterWishBoneBI..
Finding unused cells or wires in module \spiTxRxData..
Removed 6 unused cells and 10 unused wires.
<suppressed ~14 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Optimizing module ctrlStsRegBI.
Optimizing module initSD.
<suppressed ~12 debug messages>
Optimizing module readWriteSDBlock.
<suppressed ~23 debug messages>
Optimizing module readWriteSPIWireData.
<suppressed ~11 debug messages>
Optimizing module sendCmd.
<suppressed ~8 debug messages>
Optimizing module sm_RxfifoBI.
Optimizing module sm_TxfifoBI.
Optimizing module spiCtrl.
<suppressed ~7 debug messages>
Optimizing module spiMaster.
Optimizing module spiMasterWishBoneBI.
Optimizing module spiTxRxData.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrlStsRegBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \initSD..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSDBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSPIWireData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sendCmd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_RxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_TxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiCtrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiMaster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiMasterWishBoneBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiTxRxData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~93 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
  Optimizing cells in module \ctrlStsRegBI.
  Optimizing cells in module \initSD.
  Optimizing cells in module \readWriteSDBlock.
  Optimizing cells in module \readWriteSPIWireData.
  Optimizing cells in module \sendCmd.
  Optimizing cells in module \sm_RxfifoBI.
  Optimizing cells in module \sm_TxfifoBI.
  Optimizing cells in module \spiCtrl.
  Optimizing cells in module \spiMaster.
  Optimizing cells in module \spiMasterWishBoneBI.
  Optimizing cells in module \spiTxRxData.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo'.
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.
Finding identical cells in module `\ctrlStsRegBI'.
Finding identical cells in module `\initSD'.
<suppressed ~21 debug messages>
Finding identical cells in module `\readWriteSDBlock'.
<suppressed ~48 debug messages>
Finding identical cells in module `\readWriteSPIWireData'.
<suppressed ~51 debug messages>
Finding identical cells in module `\sendCmd'.
<suppressed ~27 debug messages>
Finding identical cells in module `\sm_RxfifoBI'.
Finding identical cells in module `\sm_TxfifoBI'.
Finding identical cells in module `\spiCtrl'.
<suppressed ~27 debug messages>
Finding identical cells in module `\spiMaster'.
Finding identical cells in module `\spiMasterWishBoneBI'.
Finding identical cells in module `\spiTxRxData'.
Removed a total of 58 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
Finding unused cells or wires in module \ctrlStsRegBI..
Finding unused cells or wires in module \initSD..
Finding unused cells or wires in module \readWriteSDBlock..
Finding unused cells or wires in module \readWriteSPIWireData..
Finding unused cells or wires in module \sendCmd..
Finding unused cells or wires in module \sm_RxfifoBI..
Finding unused cells or wires in module \sm_TxfifoBI..
Finding unused cells or wires in module \spiCtrl..
Finding unused cells or wires in module \spiMaster..
Finding unused cells or wires in module \spiMasterWishBoneBI..
Finding unused cells or wires in module \spiTxRxData..
Removed 0 unused cells and 58 unused wires.
<suppressed ~5 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Optimizing module ctrlStsRegBI.
Optimizing module initSD.
Optimizing module readWriteSDBlock.
Optimizing module readWriteSPIWireData.
Optimizing module sendCmd.
Optimizing module sm_RxfifoBI.
Optimizing module sm_TxfifoBI.
Optimizing module spiCtrl.
Optimizing module spiMaster.
Optimizing module spiMasterWishBoneBI.
Optimizing module spiTxRxData.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ctrlStsRegBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \initSD..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSDBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \readWriteSPIWireData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sendCmd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_RxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sm_TxfifoBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiCtrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiMaster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spiMasterWishBoneBI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spiTxRxData..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~98 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
  Optimizing cells in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
  Optimizing cells in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
  Optimizing cells in module \ctrlStsRegBI.
  Optimizing cells in module \initSD.
  Optimizing cells in module \readWriteSDBlock.
  Optimizing cells in module \readWriteSPIWireData.
  Optimizing cells in module \sendCmd.
  Optimizing cells in module \sm_RxfifoBI.
  Optimizing cells in module \sm_TxfifoBI.
  Optimizing cells in module \spiCtrl.
  Optimizing cells in module \spiMaster.
  Optimizing cells in module \spiMasterWishBoneBI.
  Optimizing cells in module \spiTxRxData.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo'.
Finding identical cells in module `$paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc'.
Finding identical cells in module `$paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL'.
Finding identical cells in module `\ctrlStsRegBI'.
Finding identical cells in module `\initSD'.
Finding identical cells in module `\readWriteSDBlock'.
Finding identical cells in module `\readWriteSPIWireData'.
Finding identical cells in module `\sendCmd'.
Finding identical cells in module `\sm_RxfifoBI'.
Finding identical cells in module `\sm_TxfifoBI'.
Finding identical cells in module `\spiCtrl'.
Finding identical cells in module `\spiMaster'.
Finding identical cells in module `\spiMasterWishBoneBI'.
Finding identical cells in module `\spiTxRxData'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo..
Finding unused cells or wires in module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc..
Finding unused cells or wires in module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL..
Finding unused cells or wires in module \ctrlStsRegBI..
Finding unused cells or wires in module \initSD..
Finding unused cells or wires in module \readWriteSDBlock..
Finding unused cells or wires in module \readWriteSPIWireData..
Finding unused cells or wires in module \sendCmd..
Finding unused cells or wires in module \sm_RxfifoBI..
Finding unused cells or wires in module \sm_TxfifoBI..
Finding unused cells or wires in module \spiCtrl..
Finding unused cells or wires in module \spiMaster..
Finding unused cells or wires in module \spiMasterWishBoneBI..
Finding unused cells or wires in module \spiTxRxData..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo.
Optimizing module $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc.
Optimizing module $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL.
Optimizing module ctrlStsRegBI.
Optimizing module initSD.
Optimizing module readWriteSDBlock.
Optimizing module readWriteSPIWireData.
Optimizing module sendCmd.
Optimizing module sm_RxfifoBI.
Optimizing module sm_TxfifoBI.
Optimizing module spiCtrl.
Optimizing module spiMaster.
Optimizing module spiMasterWishBoneBI.
Optimizing module spiTxRxData.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo ===

   Number of wires:                 19
   Number of wire bits:             64
   Number of public wires:          19
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
     sm_RxfifoBI                     1

=== $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo ===

   Number of wires:                 18
   Number of wire bits:             56
   Number of public wires:          18
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
     sm_TxfifoBI                     1

=== $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc ===

   Number of wires:                 12
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      38
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL ===

   Number of wires:                 36
   Number of wire bits:            151
   Number of public wires:          22
   Number of public wire bits:     119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $add                            2
     $dff                            3
     $dffe                           1
     $eq                             2
     $logic_and                      2
     $logic_or                       2
     $mux                            2
     $ne                             1
     $not                            2
     $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc      1
     $reduce_and                     1
     $sdff                           3
     $sdffe                          2
     $sub                            1

=== ctrlStsRegBI ===

   Number of wires:                 78
   Number of wire bits:            193
   Number of public wires:          39
   Number of public wire bits:     144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $dff                            7
     $dffe                           6
     $eq                            11
     $logic_and                      8
     $logic_not                      1
     $logic_or                       1
     $mux                            7
     $not                            3
     $pmux                           1
     $reduce_and                     7
     $reduce_bool                    1
     $sdff                          11
     $sdffe                          4

=== initSD ===

   Number of wires:                129
   Number of wire bits:            384
   Number of public wires:          41
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $add                            3
     $dffe                           1
     $eq                            16
     $logic_and                      2
     $logic_not                      1
     $logic_or                       2
     $mux                           25
     $ne                            13
     $pmux                          13
     $reduce_and                     6
     $reduce_bool                   13
     $reduce_or                      7
     $sdffe                         12

=== readWriteSDBlock ===

   Number of wires:                263
   Number of wire bits:            776
   Number of public wires:          58
   Number of public wire bits:     317
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                251
     $add                            4
     $eq                            55
     $logic_and                      3
     $logic_not                      3
     $logic_or                       1
     $mux                           53
     $ne                            37
     $pmux                          23
     $reduce_and                    11
     $reduce_bool                   19
     $reduce_or                     19
     $sdffe                         23

=== readWriteSPIWireData ===

   Number of wires:                 94
   Number of wire bits:            269
   Number of public wires:          28
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            2
     $eq                             5
     $logic_and                      1
     $logic_not                      1
     $mux                           29
     $ne                             7
     $pmux                          11
     $reduce_and                    10
     $reduce_bool                    9
     $reduce_or                      2
     $sdffe                         11

=== sendCmd ===

   Number of wires:                125
   Number of wire bits:            467
   Number of public wires:          43
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $add                            1
     $dff                            6
     $eq                            20
     $logic_not                      1
     $mux                           25
     $ne                            12
     $or                             7
     $pmux                           8
     $reduce_and                     5
     $reduce_bool                    8
     $reduce_or                      4
     $sdffe                          8

=== sm_RxfifoBI ===

   Number of wires:                 35
   Number of wire bits:             75
   Number of public wires:          18
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $dff                            2
     $eq                             3
     $logic_and                      8
     $logic_not                      1
     $mux                            4
     $not                            3
     $pmux                           1
     $sdff                           1
     $sdffe                          1
     $xor                            1

=== sm_TxfifoBI ===

   Number of wires:                 31
   Number of wire bits:             64
   Number of public wires:          17
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                            2
     $eq                             1
     $logic_and                      8
     $logic_not                      1
     $mux                            4
     $not                            2
     $sdff                           1
     $sdffe                          1
     $xor                            1

=== spiCtrl ===

   Number of wires:                 87
   Number of wire bits:            111
   Number of public wires:          21
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 80
     $eq                            10
     $logic_and                      4
     $logic_not                      2
     $mux                           24
     $ne                             9
     $pmux                           7
     $reduce_and                     6
     $reduce_bool                    7
     $reduce_or                      4
     $sdffe                          7

=== spiMaster ===

   Number of wires:                 81
   Number of wire bits:            327
   Number of public wires:          80
   Number of public wire bits:     326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo      1
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo      1
     ctrlStsRegBI                    1
     initSD                          1
     readWriteSDBlock                1
     readWriteSPIWireData            1
     sendCmd                         1
     spiCtrl                         1
     spiMasterWishBoneBI             1
     spiTxRxData                     1

=== spiMasterWishBoneBI ===

   Number of wires:                 26
   Number of wire bits:             75
   Number of public wires:          16
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and                            2
     $dff                            1
     $eq                             4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       1
     $mux                            4
     $not                            1
     $pmux                           1

=== spiTxRxData ===

   Number of wires:                 37
   Number of wire bits:            114
   Number of public wires:          21
   Number of public wire bits:      70
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $logic_or                       3
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      1
     $sdffe                          4

=== design hierarchy ===

   spiMaster                         1
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_RxFifo      1
       $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc      1
       sm_RxfifoBI                   1
     $paramod$80297e788cd4d9c451369bdb51828b19000853bf\sm_TxFifo      1
       $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_fifoRTL      1
         $paramod$f1c2775e520e5afa1c1d3b830edd9e03a13602e6\sm_dpMem_dc      1
       sm_TxfifoBI                   1
     ctrlStsRegBI                    1
     initSD                          1
     readWriteSDBlock                1
     readWriteSPIWireData            1
     sendCmd                         1
     spiCtrl                         1
     spiMasterWishBoneBI             1
     spiTxRxData                     1

   Number of wires:               1119
   Number of wire bits:           3419
   Number of public wires:         479
   Number of public wire bits:    2014
   Number of memories:               2
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                850
     $add                           14
     $and                            4
     $dff                           26
     $dffe                           9
     $eq                           129
     $logic_and                     39
     $logic_not                     12
     $logic_or                      12
     $memrd                          2
     $memwr_v2                       2
     $mux                          195
     $ne                            80
     $not                           13
     $or                             7
     $pmux                          65
     $reduce_and                    47
     $reduce_bool                   59
     $reduce_or                     37
     $sdff                          19
     $sdffe                         75
     $sub                            2
     $xor                            2

Warnings: 24 unique messages, 24 total
End of script. Logfile hash: a266e633f8, CPU: user 0.71s system 0.00s, MEM: 20.76 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 6x opt_expr (0 sec), 15% 5x opt_merge (0 sec), ...
