###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2s)
#  Generated on:      Fri Jul 12 16:15:13 2024
#  Design:            single_port_ram
#  Command:           report_timing -late   -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_max_path.rpt
###############################################################
Path 1: MET Setup Check with Pin ram_1/dataOut_reg[4]/CP 
Endpoint:   ram_1/dataOut_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.977
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.535  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.535  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.344  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.351  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   10.968  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   10.968  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.186  
      ram_1/g3793__8428/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.186  
      ram_1/g3793__8428/ZN    ^     ram_1/n_25            nr02d1    0.266  10.668   11.452  
      ram_1/g3788/I           ^     ram_1/n_25            inv0d0    0.000  10.668   11.453  
      ram_1/g3788/ZN          v     ram_1/n_24            inv0d0    0.204  10.872   11.656  
      ram_1/g3782__2883/A1    v     ram_1/n_24            nr02d1    0.000  10.872   11.657  
      ram_1/g3782__2883/ZN    ^     ram_1/n_35            nr02d1    0.678  11.549   12.334  
      ram_1/g3688__6131/A2    ^     ram_1/n_35            aoi22d1   0.001  11.550   12.335  
      ram_1/g3688__6131/ZN    v     ram_1/n_129           aoi22d1   0.160  11.710   12.495  
      ram_1/g3486__1617/A4    v     ram_1/n_129           nd04d1    0.000  11.710   12.495  
      ram_1/g3486__1617/ZN    ^     ram_1/n_275           nd04d1    0.410  12.121   12.905  
      ram_1/g3413__3680/B     ^     ram_1/n_275           aor211d1  0.001  12.122   12.906  
      ram_1/g3413__3680/Z     ^     ram_1/n_276           aor211d1  0.215  12.336   13.121  
      ram_1/FE_PHC17_n_276/I  ^     ram_1/n_276           dl03d1    0.000  12.336   13.121  
      ram_1/FE_PHC17_n_276/Z  ^     ram_1/FE_PHN17_n_276  dl03d1    2.641  14.977   15.761  
      ram_1/dataOut_reg[4]/D  ^     ram_1/FE_PHN17_n_276  dfnrq1    0.000  14.977   15.762  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.465  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.465  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.465  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.465  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.465  
      ram_1/dataOut_reg[4]/CP  ^     clk      dfnrq1  0.000  1.250    0.465  
      ------------------------------------------------------------------------
Path 2: MET Setup Check with Pin ram_1/dataOut_reg[0]/CP 
Endpoint:   ram_1/dataOut_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.947
= Slack Time                    0.814
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.564  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.564  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.373  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.380  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   10.997  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   10.997  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.215  
      ram_1/g3800__1617/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.215  
      ram_1/g3800__1617/ZN    ^     ram_1/n_19            nr02d1    0.246  10.648   11.462  
      ram_1/g3795/I           ^     ram_1/n_19            inv0d0    0.000  10.648   11.462  
      ram_1/g3795/ZN          v     ram_1/n_18            inv0d0    0.212  10.860   11.674  
      ram_1/g3777__7482/A1    v     ram_1/n_18            nr02d1    0.000  10.861   11.674  
      ram_1/g3777__7482/ZN    ^     ram_1/n_40            nr02d1    0.715  11.576   12.390  
      ram_1/g3699__7410/A2    ^     ram_1/n_40            aoi22d1   0.002  11.578   12.392  
      ram_1/g3699__7410/ZN    v     ram_1/n_118           aoi22d1   0.234  11.813   12.626  
      ram_1/g3500__2883/A4    v     ram_1/n_118           nd04d1    0.000  11.813   12.627  
      ram_1/g3500__2883/ZN    ^     ram_1/n_261           nd04d1    0.267  12.080   12.893  
      ram_1/g3409__4319/A     ^     ram_1/n_261           aor211d1  0.000  12.080   12.893  
      ram_1/g3409__4319/Z     ^     ram_1/n_280           aor211d1  0.212  12.292   13.105  
      ram_1/FE_PHC19_n_280/I  ^     ram_1/n_280           dl03d1    0.000  12.292   13.105  
      ram_1/FE_PHC19_n_280/Z  ^     ram_1/FE_PHN19_n_280  dl03d1    2.655  14.947   15.761  
      ram_1/dataOut_reg[0]/D  ^     ram_1/FE_PHN19_n_280  dfnrq1    0.000  14.947   15.761  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.436  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.436  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.436  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.436  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.436  
      ram_1/dataOut_reg[0]/CP  ^     clk      dfnrq1  0.000  1.250    0.436  
      ------------------------------------------------------------------------
Path 3: MET Setup Check with Pin ram_1/dataOut_reg[7]/CP 
Endpoint:   ram_1/dataOut_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.903
= Slack Time                    0.859
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.609  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.609  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.419  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.426  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   11.043  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   11.043  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.261  
      ram_1/g3793__8428/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.261  
      ram_1/g3793__8428/ZN    ^     ram_1/n_25            nr02d1    0.266  10.668   11.527  
      ram_1/g3788/I           ^     ram_1/n_25            inv0d0    0.000  10.668   11.527  
      ram_1/g3788/ZN          v     ram_1/n_24            inv0d0    0.204  10.872   11.731  
      ram_1/g3782__2883/A1    v     ram_1/n_24            nr02d1    0.000  10.872   11.731  
      ram_1/g3782__2883/ZN    ^     ram_1/n_35            nr02d1    0.678  11.549   12.409  
      ram_1/g3718__5115/A2    ^     ram_1/n_35            aoi22d1   0.001  11.551   12.410  
      ram_1/g3718__5115/ZN    v     ram_1/n_99            aoi22d1   0.164  11.715   12.574  
      ram_1/g3492__6131/A4    v     ram_1/n_99            nd04d1    0.000  11.715   12.575  
      ram_1/g3492__6131/ZN    ^     ram_1/n_269           nd04d1    0.356  12.072   12.931  
      ram_1/g3410__8428/B     ^     ram_1/n_269           aor211d1  0.001  12.073   12.932  
      ram_1/g3410__8428/Z     ^     ram_1/n_279           aor211d1  0.207  12.280   13.140  
      ram_1/FE_PHC18_n_279/I  ^     ram_1/n_279           dl03d1    0.000  12.280   13.140  
      ram_1/FE_PHC18_n_279/Z  ^     ram_1/FE_PHN18_n_279  dl03d1    2.623  14.903   15.763  
      ram_1/dataOut_reg[7]/D  ^     ram_1/FE_PHN18_n_279  dfnrq1    0.000  14.903   15.763  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.391  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.391  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.391  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.391  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.391  
      ram_1/dataOut_reg[7]/CP  ^     clk      dfnrq1  0.000  1.250    0.391  
      ------------------------------------------------------------------------
Path 4: MET Setup Check with Pin ram_1/dataOut_reg[3]/CP 
Endpoint:   ram_1/dataOut_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.882
= Slack Time                    0.881
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.631  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.631  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.440  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.447  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   11.064  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   11.065  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.283  
      ram_1/g3793__8428/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.283  
      ram_1/g3793__8428/ZN    ^     ram_1/n_25            nr02d1    0.266  10.668   11.549  
      ram_1/g3788/I           ^     ram_1/n_25            inv0d0    0.000  10.668   11.549  
      ram_1/g3788/ZN          v     ram_1/n_24            inv0d0    0.204  10.872   11.753  
      ram_1/g3782__2883/A1    v     ram_1/n_24            nr02d1    0.000  10.872   11.753  
      ram_1/g3782__2883/ZN    ^     ram_1/n_35            nr02d1    0.678  11.549   12.430  
      ram_1/g3737__3680/A2    ^     ram_1/n_35            aoi22d1   0.001  11.550   12.431  
      ram_1/g3737__3680/ZN    v     ram_1/n_80            aoi22d1   0.146  11.696   12.577  
      ram_1/g3491__7098/A4    v     ram_1/n_80            nd04d1    0.000  11.696   12.577  
      ram_1/g3491__7098/ZN    ^     ram_1/n_270           nd04d1    0.350  12.046   12.927  
      ram_1/g3411__5526/B     ^     ram_1/n_270           aor211d1  0.001  12.047   12.927  
      ram_1/g3411__5526/Z     ^     ram_1/n_278           aor211d1  0.210  12.257   13.138  
      ram_1/FE_PHC13_n_278/I  ^     ram_1/n_278           dl03d1    0.000  12.257   13.138  
      ram_1/FE_PHC13_n_278/Z  ^     ram_1/FE_PHN13_n_278  dl03d1    2.625  14.882   15.763  
      ram_1/dataOut_reg[3]/D  ^     ram_1/FE_PHN13_n_278  dfnrq1    0.000  14.882   15.763  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.369  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.369  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.369  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.369  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.369  
      ram_1/dataOut_reg[3]/CP  ^     clk      dfnrq1  0.000  1.250    0.369  
      ------------------------------------------------------------------------
Path 5: MET Setup Check with Pin ram_1/dataOut_reg[5]/CP 
Endpoint:   ram_1/dataOut_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.879
= Slack Time                    0.884
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.634  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.634  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.443  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.450  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   11.067  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   11.067  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.285  
      ram_1/g3793__8428/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.285  
      ram_1/g3793__8428/ZN    ^     ram_1/n_25            nr02d1    0.266  10.668   11.551  
      ram_1/g3788/I           ^     ram_1/n_25            inv0d0    0.000  10.668   11.552  
      ram_1/g3788/ZN          v     ram_1/n_24            inv0d0    0.204  10.872   11.755  
      ram_1/g3782__2883/A1    v     ram_1/n_24            nr02d1    0.000  10.872   11.756  
      ram_1/g3782__2883/ZN    ^     ram_1/n_35            nr02d1    0.678  11.549   12.433  
      ram_1/g3706__8428/A2    ^     ram_1/n_35            aoi22d1   0.001  11.550   12.434  
      ram_1/g3706__8428/ZN    v     ram_1/n_111           aoi22d1   0.162  11.712   12.596  
      ram_1/g3497__6161/A4    v     ram_1/n_111           nd04d1    0.000  11.712   12.596  
      ram_1/g3497__6161/ZN    ^     ram_1/n_264           nd04d1    0.330  12.043   12.926  
      ram_1/g3407__5107/B     ^     ram_1/n_264           aor211d1  0.001  12.043   12.927  
      ram_1/g3407__5107/Z     ^     ram_1/n_282           aor211d1  0.211  12.254   13.138  
      ram_1/FE_PHC12_n_282/I  ^     ram_1/n_282           dl03d1    0.000  12.254   13.138  
      ram_1/FE_PHC12_n_282/Z  ^     ram_1/FE_PHN12_n_282  dl03d1    2.625  14.879   15.763  
      ram_1/dataOut_reg[5]/D  ^     ram_1/FE_PHN12_n_282  dfnrq1    0.000  14.879   15.763  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.366  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.366  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.366  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.366  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.366  
      ram_1/dataOut_reg[5]/CP  ^     clk      dfnrq1  0.000  1.250    0.366  
      ------------------------------------------------------------------------
Path 6: MET Setup Check with Pin ram_1/dataOut_reg[1]/CP 
Endpoint:   ram_1/dataOut_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.872
= Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.639  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.639  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.448  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.455  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   11.072  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   11.072  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.290  
      ram_1/g3793__8428/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.290  
      ram_1/g3793__8428/ZN    ^     ram_1/n_25            nr02d1    0.266  10.668   11.556  
      ram_1/g3788/I           ^     ram_1/n_25            inv0d0    0.000  10.668   11.557  
      ram_1/g3788/ZN          v     ram_1/n_24            inv0d0    0.204  10.872   11.760  
      ram_1/g3782__2883/A1    v     ram_1/n_24            nr02d1    0.000  10.872   11.761  
      ram_1/g3782__2883/ZN    ^     ram_1/n_35            nr02d1    0.678  11.549   12.438  
      ram_1/g3690__5115/A2    ^     ram_1/n_35            aoi22d1   0.001  11.551   12.439  
      ram_1/g3690__5115/ZN    v     ram_1/n_127           aoi22d1   0.147  11.697   12.586  
      ram_1/g3489__5122/A4    v     ram_1/n_127           nd04d1    0.000  11.697   12.586  
      ram_1/g3489__5122/ZN    ^     ram_1/n_272           nd04d1    0.308  12.005   12.894  
      ram_1/g3412__6783/B     ^     ram_1/n_272           aor211d1  0.000  12.006   12.895  
      ram_1/g3412__6783/Z     ^     ram_1/n_277           aor211d1  0.208  12.214   13.102  
      ram_1/FE_PHC14_n_277/I  ^     ram_1/n_277           dl03d1    0.000  12.214   13.103  
      ram_1/FE_PHC14_n_277/Z  ^     ram_1/FE_PHN14_n_277  dl03d1    2.658  14.872   15.761  
      ram_1/dataOut_reg[1]/D  ^     ram_1/FE_PHN14_n_277  dfnrq1    0.000  14.872   15.761  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.361  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.361  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.361  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.361  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.361  
      ram_1/dataOut_reg[1]/CP  ^     clk      dfnrq1  0.000  1.250    0.361  
      ------------------------------------------------------------------------
Path 7: MET Setup Check with Pin ram_1/dataOut_reg[6]/CP 
Endpoint:   ram_1/dataOut_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.863
= Slack Time                    0.900
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.650  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.650  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.459  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.466  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   11.083  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   11.084  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.302  
      ram_1/g3793__8428/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.302  
      ram_1/g3793__8428/ZN    ^     ram_1/n_25            nr02d1    0.266  10.668   11.568  
      ram_1/g3788/I           ^     ram_1/n_25            inv0d0    0.000  10.668   11.568  
      ram_1/g3788/ZN          v     ram_1/n_24            inv0d0    0.204  10.872   11.772  
      ram_1/g3782__2883/A1    v     ram_1/n_24            nr02d1    0.000  10.872   11.772  
      ram_1/g3782__2883/ZN    ^     ram_1/n_35            nr02d1    0.678  11.549   12.449  
      ram_1/g3719__7482/A2    ^     ram_1/n_35            aoi22d1   0.001  11.550   12.450  
      ram_1/g3719__7482/ZN    v     ram_1/n_98            aoi22d1   0.160  11.711   12.611  
      ram_1/g3495__7482/A4    v     ram_1/n_98            nd04d1    0.000  11.711   12.611  
      ram_1/g3495__7482/ZN    ^     ram_1/n_266           nd04d1    0.315  12.026   12.926  
      ram_1/g3406__2398/B     ^     ram_1/n_266           aor211d1  0.000  12.026   12.926  
      ram_1/g3406__2398/Z     ^     ram_1/n_283           aor211d1  0.210  12.236   13.136  
      ram_1/FE_PHC15_n_283/I  ^     ram_1/n_283           dl03d1    0.000  12.236   13.136  
      ram_1/FE_PHC15_n_283/Z  ^     ram_1/FE_PHN15_n_283  dl03d1    2.627  14.863   15.763  
      ram_1/dataOut_reg[6]/D  ^     ram_1/FE_PHN15_n_283  dfnrq1    0.000  14.863   15.763  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.350  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.350  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.350  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.350  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.350  
      ram_1/dataOut_reg[6]/CP  ^     clk      dfnrq1  0.000  1.250    0.350  
      ------------------------------------------------------------------------
Path 8: MET Setup Check with Pin ram_1/dataOut_reg[2]/CP 
Endpoint:   ram_1/dataOut_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.847
= Slack Time                    0.915
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell      Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[2]             v     addr_pad[2]           -         -      7.750    8.665  
      pc3d01_5/PAD            v     addr_pad[2]           pc3d01    0.000  7.750    8.665  
      pc3d01_5/CIN            v     addr[2]               pc3d01    1.809  9.559    10.474  
      ram_1/g3813/I           v     addr[2]               inv0d0    0.007  9.566    10.481  
      ram_1/g3813/ZN          ^     ram_1/n_4             inv0d0    0.617  10.183   11.098  
      ram_1/g3802__1705/A1    ^     ram_1/n_4             nd02d1    0.000  10.184   11.098  
      ram_1/g3802__1705/ZN    v     ram_1/n_15            nd02d1    0.218  10.402   11.317  
      ram_1/g3800__1617/A1    v     ram_1/n_15            nr02d1    0.000  10.402   11.317  
      ram_1/g3800__1617/ZN    ^     ram_1/n_19            nr02d1    0.246  10.648   11.563  
      ram_1/g3795/I           ^     ram_1/n_19            inv0d0    0.000  10.648   11.563  
      ram_1/g3795/ZN          v     ram_1/n_18            inv0d0    0.212  10.860   11.775  
      ram_1/g3777__7482/A1    v     ram_1/n_18            nr02d1    0.000  10.861   11.776  
      ram_1/g3777__7482/ZN    ^     ram_1/n_40            nr02d1    0.715  11.576   12.491  
      ram_1/g3746__5115/A2    ^     ram_1/n_40            aoi22d1   0.002  11.578   12.493  
      ram_1/g3746__5115/ZN    v     ram_1/n_71            aoi22d1   0.177  11.755   12.670  
      ram_1/g3494__5115/A4    v     ram_1/n_71            nd04d1    0.000  11.755   12.670  
      ram_1/g3494__5115/ZN    ^     ram_1/n_267           nd04d1    0.272  12.028   12.942  
      ram_1/g3408__6260/A     ^     ram_1/n_267           aor211d1  0.000  12.028   12.943  
      ram_1/g3408__6260/Z     ^     ram_1/n_281           aor211d1  0.183  12.211   13.126  
      ram_1/FE_PHC16_n_281/I  ^     ram_1/n_281           dl03d1    0.000  12.211   13.126  
      ram_1/FE_PHC16_n_281/Z  ^     ram_1/FE_PHN16_n_281  dl03d1    2.636  14.847   15.762  
      ram_1/dataOut_reg[2]/D  ^     ram_1/FE_PHN16_n_281  dfnrq1    0.000  14.847   15.762  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.335  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.335  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.335  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.335  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.335  
      ram_1/dataOut_reg[2]/CP  ^     clk      dfnrq1  0.000  1.250    0.335  
      ------------------------------------------------------------------------
Path 9: MET Setup Check with Pin ram_1/mem_reg[15][1]/CP 
Endpoint:   ram_1/mem_reg[15][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.117
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.758
- Arrival Time                 14.627
= Slack Time                    1.131
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    8.881  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    8.881  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.723  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.734  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.380  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.381  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.527  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.527  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.070  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.070  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.518  
      ram_1/g3614__1666/S      v     ram_1/n_66             mx02d1  0.001  11.387   12.519  
      ram_1/g3614__1666/Z      ^     ram_1/n_203            mx02d1  0.535  11.922   13.053  
      ram_1/FE_PHC140_n_203/I  ^     ram_1/n_203            dl03d1  0.000  11.922   13.054  
      ram_1/FE_PHC140_n_203/Z  ^     ram_1/FE_PHN140_n_203  dl03d1  2.704  14.626   15.758  
      ram_1/mem_reg[15][1]/D   ^     ram_1/FE_PHN140_n_203  dfnrq1  0.000  14.627   15.758  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.119  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.119  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.119  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.119  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.119  
      ram_1/mem_reg[15][1]/CP  ^     clk      dfnrq1  0.000  1.250    0.119  
      ------------------------------------------------------------------------
Path 10: MET Setup Check with Pin ram_1/mem_reg[15][0]/CP 
Endpoint:   ram_1/mem_reg[15][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.116
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.759
- Arrival Time                 14.567
= Slack Time                    1.193
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    8.943  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    8.943  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.785  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.796  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.442  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.442  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.588  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.588  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.131  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.132  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.579  
      ram_1/g3613__2346/S      v     ram_1/n_66             mx02d1  0.001  11.388   12.580  
      ram_1/g3613__2346/Z      ^     ram_1/n_204            mx02d1  0.494  11.882   13.075  
      ram_1/FE_PHC146_n_204/I  ^     ram_1/n_204            dl03d1  0.000  11.882   13.075  
      ram_1/FE_PHC146_n_204/Z  ^     ram_1/FE_PHN146_n_204  dl03d1  2.684  14.566   15.759  
      ram_1/mem_reg[15][0]/D   ^     ram_1/FE_PHN146_n_204  dfnrq1  0.000  14.567   15.759  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.057  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.057  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.057  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.057  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.057  
      ram_1/mem_reg[15][0]/CP  ^     clk      dfnrq1  0.000  1.250    0.057  
      ------------------------------------------------------------------------
Path 11: MET Setup Check with Pin ram_1/mem_reg[15][2]/CP 
Endpoint:   ram_1/mem_reg[15][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.533
= Slack Time                    1.228
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    8.978  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    8.978  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.820  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.831  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.477  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.478  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.623  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.624  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.167  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.167  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.615  
      ram_1/g3616__6417/S      v     ram_1/n_66             mx02d1  0.002  11.388   12.616  
      ram_1/g3616__6417/Z      ^     ram_1/n_201            mx02d1  0.490  11.878   13.106  
      ram_1/FE_PHC142_n_201/I  ^     ram_1/n_201            dl03d1  0.000  11.878   13.106  
      ram_1/FE_PHC142_n_201/Z  ^     ram_1/FE_PHN142_n_201  dl03d1  2.654  14.532   15.761  
      ram_1/mem_reg[15][2]/D   ^     ram_1/FE_PHN142_n_201  dfnrq1  0.000  14.533   15.761  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    0.022  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    0.022  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    0.022  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    0.022  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    0.022  
      ram_1/mem_reg[15][2]/CP  ^     clk      dfnrq1  0.000  1.250    0.022  
      ------------------------------------------------------------------------
Path 12: MET Setup Check with Pin ram_1/mem_reg[9][3]/CP 
Endpoint:   ram_1/mem_reg[9][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.529
= Slack Time                    1.233
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    8.983  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    8.983  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.779  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.785  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.423  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.423  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.662  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.663  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   11.999  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   11.999  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.552  
      ram_1/g3660__6131/S     v     ram_1/n_61            mx02d1  0.001  11.319   12.553  
      ram_1/g3660__6131/Z     ^     ram_1/n_157           mx02d1  0.575  11.894   13.127  
      ram_1/FE_PHC39_n_157/I  ^     ram_1/n_157           dl03d1  0.000  11.894   13.127  
      ram_1/FE_PHC39_n_157/Z  ^     ram_1/FE_PHN39_n_157  dl03d1  2.635  14.529   15.762  
      ram_1/mem_reg[9][3]/D   ^     ram_1/FE_PHN39_n_157  dfnrq1  0.000  14.529   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    0.017  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    0.017  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    0.017  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    0.017  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    0.017  
      ram_1/mem_reg[9][3]/CP  ^     clk      dfnrq1  0.000  1.250    0.017  
      -----------------------------------------------------------------------
Path 13: MET Setup Check with Pin ram_1/mem_reg[9][2]/CP 
Endpoint:   ram_1/mem_reg[9][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.522
= Slack Time                    1.240
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    8.990  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    8.990  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.786  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.792  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.429  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.430  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.669  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.669  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.005  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.005  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.558  
      ram_1/g3659__7098/S     v     ram_1/n_61            mx02d1  0.001  11.319   12.559  
      ram_1/g3659__7098/Z     ^     ram_1/n_158           mx02d1  0.564  11.883   13.123  
      ram_1/FE_PHC40_n_158/I  ^     ram_1/n_158           dl03d1  0.000  11.883   13.123  
      ram_1/FE_PHC40_n_158/Z  ^     ram_1/FE_PHN40_n_158  dl03d1  2.639  14.522   15.762  
      ram_1/mem_reg[9][2]/D   ^     ram_1/FE_PHN40_n_158  dfnrq1  0.000  14.522   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    0.010  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    0.010  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    0.010  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    0.010  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    0.010  
      ram_1/mem_reg[9][2]/CP  ^     clk      dfnrq1  0.000  1.250    0.010  
      -----------------------------------------------------------------------
Path 14: MET Setup Check with Pin ram_1/mem_reg[1][1]/CP 
Endpoint:   ram_1/mem_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.511
= Slack Time                    1.251
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.001  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.001  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.797  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.802  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.440  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.440  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.680  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.680  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.016  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.016  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.566  
      ram_1/g3682__1617/S     v     ram_1/n_56            mx02d1  0.003  11.318   12.569  
      ram_1/g3682__1617/Z     ^     ram_1/n_135           mx02d1  0.551  11.869   13.120  
      ram_1/FE_PHC24_n_135/I  ^     ram_1/n_135           dl03d1  0.000  11.869   13.120  
      ram_1/FE_PHC24_n_135/Z  ^     ram_1/FE_PHN24_n_135  dl03d1  2.642  14.511   15.761  
      ram_1/mem_reg[1][1]/D   ^     ram_1/FE_PHN24_n_135  dfnrq1  0.000  14.511   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.001  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.001  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.001  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.001  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.001  
      ram_1/mem_reg[1][1]/CP  ^     clk      dfnrq1  0.000  1.250    -0.001  
      -----------------------------------------------------------------------
Path 15: MET Setup Check with Pin ram_1/mem_reg[9][7]/CP 
Endpoint:   ram_1/mem_reg[9][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.510
= Slack Time                    1.253
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.003  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.003  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.799  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.804  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.442  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.442  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.682  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.682  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.018  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.018  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.571  
      ram_1/g3664__4733/S     v     ram_1/n_61            mx02d1  0.002  11.320   12.573  
      ram_1/g3664__4733/Z     ^     ram_1/n_153           mx02d1  0.564  11.884   13.137  
      ram_1/FE_PHC38_n_153/I  ^     ram_1/n_153           dl03d1  0.000  11.884   13.137  
      ram_1/FE_PHC38_n_153/Z  ^     ram_1/FE_PHN38_n_153  dl03d1  2.626  14.510   15.763  
      ram_1/mem_reg[9][7]/D   ^     ram_1/FE_PHN38_n_153  dfnrq1  0.000  14.510   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.003  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.003  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.003  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.003  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.003  
      ram_1/mem_reg[9][7]/CP  ^     clk      dfnrq1  0.000  1.250    -0.003  
      -----------------------------------------------------------------------
Path 16: MET Setup Check with Pin ram_1/mem_reg[9][6]/CP 
Endpoint:   ram_1/mem_reg[9][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.507
= Slack Time                    1.256
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.006  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.006  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.802  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.808  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.446  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.446  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.685  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.685  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.021  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.022  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.574  
      ram_1/g3663__7482/S     v     ram_1/n_61            mx02d1  0.000  11.319   12.575  
      ram_1/g3663__7482/Z     ^     ram_1/n_154           mx02d1  0.562  11.881   13.137  
      ram_1/FE_PHC29_n_154/I  ^     ram_1/n_154           dl03d1  0.000  11.881   13.137  
      ram_1/FE_PHC29_n_154/Z  ^     ram_1/FE_PHN29_n_154  dl03d1  2.625  14.507   15.763  
      ram_1/mem_reg[9][6]/D   ^     ram_1/FE_PHN29_n_154  dfnrq1  0.000  14.507   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.006  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.006  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.006  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.006  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.006  
      ram_1/mem_reg[9][6]/CP  ^     clk      dfnrq1  0.000  1.250    -0.006  
      -----------------------------------------------------------------------
Path 17: MET Setup Check with Pin ram_1/mem_reg[1][0]/CP 
Endpoint:   ram_1/mem_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.505
= Slack Time                    1.257
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.007  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.007  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.803  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.808  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.446  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.446  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.686  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.686  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.022  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.022  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.571  
      ram_1/g3681__3680/S     v     ram_1/n_56            mx02d1  0.003  11.318   12.575  
      ram_1/g3681__3680/Z     ^     ram_1/n_136           mx02d1  0.546  11.864   13.121  
      ram_1/FE_PHC26_n_136/I  ^     ram_1/n_136           dl03d1  0.000  11.864   13.121  
      ram_1/FE_PHC26_n_136/Z  ^     ram_1/FE_PHN26_n_136  dl03d1  2.641  14.505   15.761  
      ram_1/mem_reg[1][0]/D   ^     ram_1/FE_PHN26_n_136  dfnrq1  0.000  14.505   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.007  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.007  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.007  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.007  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.007  
      ram_1/mem_reg[1][0]/CP  ^     clk      dfnrq1  0.000  1.250    -0.007  
      -----------------------------------------------------------------------
Path 18: MET Setup Check with Pin ram_1/mem_reg[9][0]/CP 
Endpoint:   ram_1/mem_reg[9][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.506
= Slack Time                    1.257
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.007  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.007  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.803  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.808  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.446  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.447  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.686  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.686  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.022  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.022  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.575  
      ram_1/g3657__5122/S     v     ram_1/n_61            mx02d1  0.002  11.320   12.577  
      ram_1/g3657__5122/Z     ^     ram_1/n_160           mx02d1  0.561  11.881   13.138  
      ram_1/FE_PHC43_n_160/I  ^     ram_1/n_160           dl03d1  0.000  11.881   13.138  
      ram_1/FE_PHC43_n_160/Z  ^     ram_1/FE_PHN43_n_160  dl03d1  2.625  14.506   15.763  
      ram_1/mem_reg[9][0]/D   ^     ram_1/FE_PHN43_n_160  dfnrq1  0.000  14.506   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.007  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.007  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.007  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.007  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.007  
      ram_1/mem_reg[9][0]/CP  ^     clk      dfnrq1  0.000  1.250    -0.007  
      -----------------------------------------------------------------------
Path 19: MET Setup Check with Pin ram_1/mem_reg[9][1]/CP 
Endpoint:   ram_1/mem_reg[9][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.503
= Slack Time                    1.260
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.010  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.010  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.806  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.811  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.449  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.450  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.689  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.689  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.025  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.025  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.578  
      ram_1/g3658__8246/S     v     ram_1/n_61            mx02d1  0.002  11.320   12.580  
      ram_1/g3658__8246/Z     ^     ram_1/n_159           mx02d1  0.567  11.887   13.147  
      ram_1/FE_PHC41_n_159/I  ^     ram_1/n_159           dl03d1  0.000  11.887   13.147  
      ram_1/FE_PHC41_n_159/Z  ^     ram_1/FE_PHN41_n_159  dl03d1  2.616  14.503   15.763  
      ram_1/mem_reg[9][1]/D   ^     ram_1/FE_PHN41_n_159  dfnrq1  0.000  14.503   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.010  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.010  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.010  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.010  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.010  
      ram_1/mem_reg[9][1]/CP  ^     clk      dfnrq1  0.000  1.250    -0.010  
      -----------------------------------------------------------------------
Path 20: MET Setup Check with Pin ram_1/mem_reg[15][7]/CP 
Endpoint:   ram_1/mem_reg[15][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.498
= Slack Time                    1.263
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    9.013  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    9.013  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.855  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.867  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.513  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.513  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.659  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.659  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.202  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.202  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.650  
      ram_1/g3621__4319/S      v     ram_1/n_66             mx02d1  0.002  11.388   12.652  
      ram_1/g3621__4319/Z      ^     ram_1/n_196            mx02d1  0.465  11.853   13.116  
      ram_1/FE_PHC143_n_196/I  ^     ram_1/n_196            dl03d1  0.000  11.853   13.116  
      ram_1/FE_PHC143_n_196/Z  ^     ram_1/FE_PHN143_n_196  dl03d1  2.645  14.498   15.761  
      ram_1/mem_reg[15][7]/D   ^     ram_1/FE_PHN143_n_196  dfnrq1  0.000  14.498   15.761  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.013  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.013  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.013  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.013  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.013  
      ram_1/mem_reg[15][7]/CP  ^     clk      dfnrq1  0.000  1.250    -0.013  
      ------------------------------------------------------------------------
Path 21: MET Setup Check with Pin ram_1/mem_reg[11][2]/CP 
Endpoint:   ram_1/mem_reg[11][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.114
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.761
- Arrival Time                 14.496
= Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.015  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.015  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.857  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.868  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.514  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.514  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.660  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.660  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.204  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.204  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.853  
      ram_1/g3600__1705/S     ^     ram_1/n_54            mx02d1  0.005  11.593   12.858  
      ram_1/g3600__1705/Z     ^     ram_1/n_217           mx02d1  0.259  11.851   13.116  
      ram_1/FE_PHC81_n_217/I  ^     ram_1/n_217           dl03d1  0.000  11.852   13.117  
      ram_1/FE_PHC81_n_217/Z  ^     ram_1/FE_PHN81_n_217  dl03d1  2.645  14.496   15.761  
      ram_1/mem_reg[11][2]/D  ^     ram_1/FE_PHN81_n_217  dfnrq1  0.000  14.496   15.761  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.015  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.015  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.015  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.015  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.015  
      ram_1/mem_reg[11][2]/CP  ^     clk      dfnrq1  0.000  1.250    -0.015  
      ------------------------------------------------------------------------
Path 22: MET Setup Check with Pin ram_1/mem_reg[9][5]/CP 
Endpoint:   ram_1/mem_reg[9][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.497
= Slack Time                    1.265
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.015  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.015  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.811  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.817  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.455  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.455  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.694  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.695  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.031  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.031  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.584  
      ram_1/g3662__5115/S     v     ram_1/n_61            mx02d1  0.001  11.319   12.585  
      ram_1/g3662__5115/Z     ^     ram_1/n_155           mx02d1  0.555  11.874   13.139  
      ram_1/FE_PHC31_n_155/I  ^     ram_1/n_155           dl03d1  0.000  11.874   13.140  
      ram_1/FE_PHC31_n_155/Z  ^     ram_1/FE_PHN31_n_155  dl03d1  2.623  14.497   15.763  
      ram_1/mem_reg[9][5]/D   ^     ram_1/FE_PHN31_n_155  dfnrq1  0.000  14.497   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.015  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.015  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.015  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.015  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.015  
      ram_1/mem_reg[9][5]/CP  ^     clk      dfnrq1  0.000  1.250    -0.015  
      -----------------------------------------------------------------------
Path 23: MET Setup Check with Pin ram_1/mem_reg[1][4]/CP 
Endpoint:   ram_1/mem_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.495
= Slack Time                    1.267
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.017  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.017  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.813  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.819  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.457  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.457  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.696  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.696  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.032  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.033  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.582  
      ram_1/g3685__5122/S     v     ram_1/n_56            mx02d1  0.001  11.316   12.583  
      ram_1/g3685__5122/Z     ^     ram_1/n_132           mx02d1  0.550  11.866   13.133  
      ram_1/FE_PHC20_n_132/I  ^     ram_1/n_132           dl03d1  0.000  11.866   13.133  
      ram_1/FE_PHC20_n_132/Z  ^     ram_1/FE_PHN20_n_132  dl03d1  2.629  14.495   15.762  
      ram_1/mem_reg[1][4]/D   ^     ram_1/FE_PHN20_n_132  dfnrq1  0.000  14.495   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.017  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.017  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.017  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.017  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.017  
      ram_1/mem_reg[1][4]/CP  ^     clk      dfnrq1  0.000  1.250    -0.017  
      -----------------------------------------------------------------------
Path 24: MET Setup Check with Pin ram_1/mem_reg[1][2]/CP 
Endpoint:   ram_1/mem_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.494
= Slack Time                    1.267
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.017  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.017  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.813  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.819  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.457  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.457  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.697  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.697  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.033  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.033  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.582  
      ram_1/g3683__2802/S     v     ram_1/n_56            mx02d1  0.003  11.318   12.586  
      ram_1/g3683__2802/Z     ^     ram_1/n_134           mx02d1  0.537  11.855   13.122  
      ram_1/FE_PHC27_n_134/I  ^     ram_1/n_134           dl03d1  0.000  11.855   13.122  
      ram_1/FE_PHC27_n_134/Z  ^     ram_1/FE_PHN27_n_134  dl03d1  2.639  14.494   15.761  
      ram_1/mem_reg[1][2]/D   ^     ram_1/FE_PHN27_n_134  dfnrq1  0.000  14.494   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.017  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.017  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.017  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.017  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.017  
      ram_1/mem_reg[1][2]/CP  ^     clk      dfnrq1  0.000  1.250    -0.017  
      -----------------------------------------------------------------------
Path 25: MET Setup Check with Pin ram_1/mem_reg[9][4]/CP 
Endpoint:   ram_1/mem_reg[9][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.495
= Slack Time                    1.268
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.018  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.018  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.814  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.820  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.457  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.458  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.697  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.697  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.033  
      ram_1/g3756__6417/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.033  
      ram_1/g3756__6417/ZN    v     ram_1/n_61            nd02d1  0.553  11.318   12.586  
      ram_1/g3661__1881/S     v     ram_1/n_61            mx02d1  0.001  11.319   12.587  
      ram_1/g3661__1881/Z     ^     ram_1/n_156           mx02d1  0.553  11.872   13.140  
      ram_1/FE_PHC33_n_156/I  ^     ram_1/n_156           dl03d1  0.000  11.872   13.140  
      ram_1/FE_PHC33_n_156/Z  ^     ram_1/FE_PHN33_n_156  dl03d1  2.622  14.495   15.763  
      ram_1/mem_reg[9][4]/D   ^     ram_1/FE_PHN33_n_156  dfnrq1  0.000  14.495   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.018  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.018  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.018  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.018  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.018  
      ram_1/mem_reg[9][4]/CP  ^     clk      dfnrq1  0.000  1.250    -0.018  
      -----------------------------------------------------------------------
Path 26: MET Setup Check with Pin ram_1/mem_reg[15][3]/CP 
Endpoint:   ram_1/mem_reg[15][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.488
= Slack Time                    1.273
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    9.023  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    9.023  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.865  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.876  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.522  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.523  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.668  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.669  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.212  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.212  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.660  
      ram_1/g3606__5115/S      v     ram_1/n_66             mx02d1  0.002  11.388   12.661  
      ram_1/g3606__5115/Z      ^     ram_1/n_211            mx02d1  0.460  11.848   13.121  
      ram_1/FE_PHC144_n_211/I  ^     ram_1/n_211            dl03d1  0.000  11.848   13.121  
      ram_1/FE_PHC144_n_211/Z  ^     ram_1/FE_PHN144_n_211  dl03d1  2.640  14.488   15.761  
      ram_1/mem_reg[15][3]/D   ^     ram_1/FE_PHN144_n_211  dfnrq1  0.000  14.488   15.762  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.023  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.023  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.023  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.023  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.023  
      ram_1/mem_reg[15][3]/CP  ^     clk      dfnrq1  0.000  1.250    -0.023  
      ------------------------------------------------------------------------
Path 27: MET Setup Check with Pin ram_1/mem_reg[1][5]/CP 
Endpoint:   ram_1/mem_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.487
= Slack Time                    1.276
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.026  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.026  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.822  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.827  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.465  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.466  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.705  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.705  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.041  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.041  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.591  
      ram_1/g3638__9315/S     v     ram_1/n_56            mx02d1  0.002  11.317   12.593  
      ram_1/g3638__9315/Z     ^     ram_1/n_179           mx02d1  0.547  11.865   13.140  
      ram_1/FE_PHC25_n_179/I  ^     ram_1/n_179           dl03d1  0.000  11.865   13.141  
      ram_1/FE_PHC25_n_179/Z  ^     ram_1/FE_PHN25_n_179  dl03d1  2.622  14.487   15.763  
      ram_1/mem_reg[1][5]/D   ^     ram_1/FE_PHN25_n_179  dfnrq1  0.000  14.487   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.026  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.026  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.026  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.026  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.026  
      ram_1/mem_reg[1][5]/CP  ^     clk      dfnrq1  0.000  1.250    -0.026  
      -----------------------------------------------------------------------
Path 28: MET Setup Check with Pin ram_1/mem_reg[15][4]/CP 
Endpoint:   ram_1/mem_reg[15][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.486
= Slack Time                    1.276
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    9.026  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    9.026  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.868  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.879  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.525  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.526  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.671  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.671  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.215  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.215  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.663  
      ram_1/g3618__2398/S      v     ram_1/n_66             mx02d1  0.000  11.387   12.663  
      ram_1/g3618__2398/Z      ^     ram_1/n_199            mx02d1  0.469  11.856   13.132  
      ram_1/FE_PHC141_n_199/I  ^     ram_1/n_199            dl03d1  0.000  11.856   13.132  
      ram_1/FE_PHC141_n_199/Z  ^     ram_1/FE_PHN141_n_199  dl03d1  2.631  14.486   15.762  
      ram_1/mem_reg[15][4]/D   ^     ram_1/FE_PHN141_n_199  dfnrq1  0.000  14.486   15.762  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.026  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.026  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.026  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.026  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.026  
      ram_1/mem_reg[15][4]/CP  ^     clk      dfnrq1  0.000  1.250    -0.026  
      ------------------------------------------------------------------------
Path 29: MET Setup Check with Pin ram_1/mem_reg[1][6]/CP 
Endpoint:   ram_1/mem_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.485
= Slack Time                    1.279
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.029  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.029  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.825  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.830  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.468  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.469  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.708  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.708  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.044  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.044  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.594  
      ram_1/g3639__9945/S     v     ram_1/n_56            mx02d1  0.002  11.317   12.596  
      ram_1/g3639__9945/Z     ^     ram_1/n_178           mx02d1  0.552  11.870   13.148  
      ram_1/FE_PHC21_n_178/I  ^     ram_1/n_178           dl03d1  0.000  11.870   13.149  
      ram_1/FE_PHC21_n_178/Z  ^     ram_1/FE_PHN21_n_178  dl03d1  2.615  14.485   15.763  
      ram_1/mem_reg[1][6]/D   ^     ram_1/FE_PHN21_n_178  dfnrq1  0.000  14.485   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.029  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.029  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.029  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.029  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.029  
      ram_1/mem_reg[1][6]/CP  ^     clk      dfnrq1  0.000  1.250    -0.029  
      -----------------------------------------------------------------------
Path 30: MET Setup Check with Pin ram_1/mem_reg[1][3]/CP 
Endpoint:   ram_1/mem_reg[1][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.482
= Slack Time                    1.281
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.031  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.031  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.827  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.832  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.470  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.470  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.710  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.710  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.046  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.046  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.596  
      ram_1/g3684__1705/S     v     ram_1/n_56            mx02d1  0.003  11.318   12.599  
      ram_1/g3684__1705/Z     ^     ram_1/n_133           mx02d1  0.537  11.855   13.136  
      ram_1/FE_PHC23_n_133/I  ^     ram_1/n_133           dl03d1  0.000  11.855   13.136  
      ram_1/FE_PHC23_n_133/Z  ^     ram_1/FE_PHN23_n_133  dl03d1  2.627  14.482   15.762  
      ram_1/mem_reg[1][3]/D   ^     ram_1/FE_PHN23_n_133  dfnrq1  0.000  14.482   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.031  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.031  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.031  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.031  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.031  
      ram_1/mem_reg[1][3]/CP  ^     clk      dfnrq1  0.000  1.250    -0.031  
      -----------------------------------------------------------------------
Path 31: MET Setup Check with Pin ram_1/mem_reg[15][5]/CP 
Endpoint:   ram_1/mem_reg[15][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.482
= Slack Time                    1.281
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    9.031  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    9.031  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.873  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.884  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.530  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.530  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.676  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.676  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.219  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.220  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.667  
      ram_1/g3619__5107/S      v     ram_1/n_66             mx02d1  0.001  11.387   12.668  
      ram_1/g3619__5107/Z      ^     ram_1/n_198            mx02d1  0.468  11.855   13.136  
      ram_1/FE_PHC147_n_198/I  ^     ram_1/n_198            dl03d1  0.000  11.856   13.136  
      ram_1/FE_PHC147_n_198/Z  ^     ram_1/FE_PHN147_n_198  dl03d1  2.626  14.482   15.763  
      ram_1/mem_reg[15][5]/D   ^     ram_1/FE_PHN147_n_198  dfnrq1  0.000  14.482   15.763  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.031  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.031  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.031  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.031  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.031  
      ram_1/mem_reg[15][5]/CP  ^     clk      dfnrq1  0.000  1.250    -0.031  
      ------------------------------------------------------------------------
Path 32: MET Setup Check with Pin ram_1/mem_reg[1][7]/CP 
Endpoint:   ram_1/mem_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.478
= Slack Time                    1.285
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[1]             v     addr_pad[1]           -       -      7.750    9.035  
      pc3d01_6/PAD            v     addr_pad[1]           pc3d01  0.000  7.750    9.035  
      pc3d01_6/CIN            v     addr[1]               pc3d01  1.796  9.546    10.831  
      ram_1/g3814/I           v     addr[1]               inv0d0  0.006  9.552    10.836  
      ram_1/g3814/ZN          ^     ram_1/n_3             inv0d0  0.638  10.190   11.474  
      ram_1/g3811__4733/A1    ^     ram_1/n_3             nd02d1  0.000  10.190   11.475  
      ram_1/g3811__4733/ZN    v     ram_1/n_7             nd02d1  0.239  10.429   11.714  
      ram_1/g3807/I           v     ram_1/n_7             inv0d0  0.000  10.429   11.714  
      ram_1/g3807/ZN          ^     ram_1/n_6             inv0d0  0.336  10.765   12.050  
      ram_1/g3761__4319/A1    ^     ram_1/n_6             nd02d1  0.000  10.766   12.050  
      ram_1/g3761__4319/ZN    v     ram_1/n_56            nd02d1  0.549  11.315   12.600  
      ram_1/g3640__2883/S     v     ram_1/n_56            mx02d1  0.003  11.318   12.603  
      ram_1/g3640__2883/Z     ^     ram_1/n_177           mx02d1  0.537  11.855   13.139  
      ram_1/FE_PHC22_n_177/I  ^     ram_1/n_177           dl03d1  0.000  11.855   13.139  
      ram_1/FE_PHC22_n_177/Z  ^     ram_1/FE_PHN22_n_177  dl03d1  2.623  14.478   15.762  
      ram_1/mem_reg[1][7]/D   ^     ram_1/FE_PHN22_n_177  dfnrq1  0.000  14.478   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.035  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.035  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.035  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.035  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.035  
      ram_1/mem_reg[1][7]/CP  ^     clk      dfnrq1  0.000  1.250    -0.035  
      -----------------------------------------------------------------------
Path 33: MET Setup Check with Pin ram_1/mem_reg[11][6]/CP 
Endpoint:   ram_1/mem_reg[11][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.475
= Slack Time                    1.287
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.037  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.037  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.879  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.890  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.536  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.537  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.682  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.682  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.226  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.226  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.875  
      ram_1/g3604__6131/S     ^     ram_1/n_54            mx02d1  0.001  11.589   12.876  
      ram_1/g3604__6131/Z     ^     ram_1/n_213           mx02d1  0.258  11.847   13.135  
      ram_1/FE_PHC77_n_213/I  ^     ram_1/n_213           dl03d1  0.000  11.848   13.135  
      ram_1/FE_PHC77_n_213/Z  ^     ram_1/FE_PHN77_n_213  dl03d1  2.628  14.475   15.762  
      ram_1/mem_reg[11][6]/D  ^     ram_1/FE_PHN77_n_213  dfnrq1  0.000  14.475   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.037  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.037  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.037  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.037  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.037  
      ram_1/mem_reg[11][6]/CP  ^     clk      dfnrq1  0.000  1.250    -0.037  
      ------------------------------------------------------------------------
Path 34: MET Setup Check with Pin ram_1/mem_reg[11][0]/CP 
Endpoint:   ram_1/mem_reg[11][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.468
= Slack Time                    1.296
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.046  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.046  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.888  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.899  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.545  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.545  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.691  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.691  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.234  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.235  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.884  
      ram_1/g3598__1617/S     ^     ram_1/n_54            mx02d1  0.004  11.592   12.888  
      ram_1/g3598__1617/Z     ^     ram_1/n_219           mx02d1  0.259  11.851   13.146  
      ram_1/FE_PHC82_n_219/I  ^     ram_1/n_219           dl03d1  0.000  11.851   13.146  
      ram_1/FE_PHC82_n_219/Z  ^     ram_1/FE_PHN82_n_219  dl03d1  2.617  14.468   15.763  
      ram_1/mem_reg[11][0]/D  ^     ram_1/FE_PHN82_n_219  dfnrq1  0.000  14.468   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.046  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.046  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.046  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.046  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.046  
      ram_1/mem_reg[11][0]/CP  ^     clk      dfnrq1  0.000  1.250    -0.046  
      ------------------------------------------------------------------------
Path 35: MET Setup Check with Pin ram_1/mem_reg[15][6]/CP 
Endpoint:   ram_1/mem_reg[15][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.465
= Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    9.047  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    9.047  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.889  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    10.901  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.547  
      ram_1/g3769__2802/A2     ^     ram_1/n_2              nr02d1  0.000  10.249   11.547  
      ram_1/g3769__2802/ZN     v     ram_1/n_48             nr02d1  0.146  10.395   11.693  
      ram_1/g3767/I            v     ram_1/n_48             inv0d0  0.000  10.395   11.693  
      ram_1/g3767/ZN           ^     ram_1/n_49             inv0d0  0.543  10.939   12.236  
      ram_1/g3751__9945/A1     ^     ram_1/n_49             nr02d1  0.000  10.939   12.236  
      ram_1/g3751__9945/ZN     v     ram_1/n_66             nr02d1  0.448  11.386   12.684  
      ram_1/g3620__6260/S      v     ram_1/n_66             mx02d1  0.001  11.387   12.685  
      ram_1/g3620__6260/Z      ^     ram_1/n_197            mx02d1  0.455  11.842   13.139  
      ram_1/FE_PHC145_n_197/I  ^     ram_1/n_197            dl03d1  0.000  11.842   13.139  
      ram_1/FE_PHC145_n_197/Z  ^     ram_1/FE_PHN145_n_197  dl03d1  2.623  14.465   15.763  
      ram_1/mem_reg[15][6]/D   ^     ram_1/FE_PHN145_n_197  dfnrq1  0.000  14.465   15.763  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.047  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.047  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.047  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.047  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.047  
      ram_1/mem_reg[15][6]/CP  ^     clk      dfnrq1  0.000  1.250    -0.047  
      ------------------------------------------------------------------------
Path 36: MET Setup Check with Pin ram_1/mem_reg[11][1]/CP 
Endpoint:   ram_1/mem_reg[11][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.462
= Slack Time                    1.301
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.051  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.051  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.893  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.904  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.550  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.550  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.696  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.696  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.239  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.240  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.889  
      ram_1/g3599__2802/S     ^     ram_1/n_54            mx02d1  0.004  11.592   12.893  
      ram_1/g3599__2802/Z     ^     ram_1/n_218           mx02d1  0.246  11.838   13.139  
      ram_1/FE_PHC83_n_218/I  ^     ram_1/n_218           dl03d1  0.000  11.838   13.139  
      ram_1/FE_PHC83_n_218/Z  ^     ram_1/FE_PHN83_n_218  dl03d1  2.624  14.462   15.763  
      ram_1/mem_reg[11][1]/D  ^     ram_1/FE_PHN83_n_218  dfnrq1  0.000  14.462   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.051  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.051  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.051  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.051  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.051  
      ram_1/mem_reg[11][1]/CP  ^     clk      dfnrq1  0.000  1.250    -0.051  
      ------------------------------------------------------------------------
Path 37: MET Setup Check with Pin ram_1/mem_reg[13][2]/CP 
Endpoint:   ram_1/mem_reg[13][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.461
= Slack Time                    1.301
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.051  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.051  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.893  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.904  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.550  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.551  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.696  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.697  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.240  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.240  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.863  
      ram_1/g3584__2883/S     ^     ram_1/n_53            mx02d1  0.006  11.568   12.869  
      ram_1/g3584__2883/Z     ^     ram_1/n_233           mx02d1  0.255  11.822   13.124  
      ram_1/FE_PHC76_n_233/I  ^     ram_1/n_233           dl03d1  0.000  11.822   13.124  
      ram_1/FE_PHC76_n_233/Z  ^     ram_1/FE_PHN76_n_233  dl03d1  2.638  14.460   15.762  
      ram_1/mem_reg[13][2]/D  ^     ram_1/FE_PHN76_n_233  dfnrq1  0.000  14.461   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.051  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.051  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.051  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.051  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.051  
      ram_1/mem_reg[13][2]/CP  ^     clk      dfnrq1  0.000  1.250    -0.051  
      ------------------------------------------------------------------------
Path 38: MET Setup Check with Pin ram_1/mem_reg[11][4]/CP 
Endpoint:   ram_1/mem_reg[11][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.459
= Slack Time                    1.303
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.053  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.053  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.895  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.907  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.553  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.553  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.699  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.699  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.242  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.242  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.891  
      ram_1/g3602__8246/S     ^     ram_1/n_54            mx02d1  0.003  11.591   12.894  
      ram_1/g3602__8246/Z     ^     ram_1/n_215           mx02d1  0.245  11.836   13.139  
      ram_1/FE_PHC78_n_215/I  ^     ram_1/n_215           dl03d1  0.000  11.836   13.139  
      ram_1/FE_PHC78_n_215/Z  ^     ram_1/FE_PHN78_n_215  dl03d1  2.623  14.459   15.763  
      ram_1/mem_reg[11][4]/D  ^     ram_1/FE_PHN78_n_215  dfnrq1  0.000  14.459   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.053  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.053  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.053  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.053  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.053  
      ram_1/mem_reg[11][4]/CP  ^     clk      dfnrq1  0.000  1.250    -0.053  
      ------------------------------------------------------------------------
Path 39: MET Setup Check with Pin ram_1/mem_reg[11][5]/CP 
Endpoint:   ram_1/mem_reg[11][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.458
= Slack Time                    1.305
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.055  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.055  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.897  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.908  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.554  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.554  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.700  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.700  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.244  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.244  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.893  
      ram_1/g3603__7098/S     ^     ram_1/n_54            mx02d1  0.002  11.590   12.895  
      ram_1/g3603__7098/Z     ^     ram_1/n_214           mx02d1  0.250  11.840   13.145  
      ram_1/FE_PHC75_n_214/I  ^     ram_1/n_214           dl03d1  0.000  11.840   13.145  
      ram_1/FE_PHC75_n_214/Z  ^     ram_1/FE_PHN75_n_214  dl03d1  2.618  14.458   15.763  
      ram_1/mem_reg[11][5]/D  ^     ram_1/FE_PHN75_n_214  dfnrq1  0.000  14.458   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.055  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.055  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.055  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.055  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.055  
      ram_1/mem_reg[11][5]/CP  ^     clk      dfnrq1  0.000  1.250    -0.055  
      ------------------------------------------------------------------------
Path 40: MET Setup Check with Pin ram_1/mem_reg[11][3]/CP 
Endpoint:   ram_1/mem_reg[11][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.457
= Slack Time                    1.306
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.056  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.056  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.898  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.909  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.555  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.555  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.701  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.701  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.244  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.244  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.894  
      ram_1/g3601__5122/S     ^     ram_1/n_54            mx02d1  0.005  11.593   12.898  
      ram_1/g3601__5122/Z     ^     ram_1/n_216           mx02d1  0.241  11.833   13.139  
      ram_1/FE_PHC80_n_216/I  ^     ram_1/n_216           dl03d1  0.000  11.833   13.139  
      ram_1/FE_PHC80_n_216/Z  ^     ram_1/FE_PHN80_n_216  dl03d1  2.624  14.457   15.763  
      ram_1/mem_reg[11][3]/D  ^     ram_1/FE_PHN80_n_216  dfnrq1  0.000  14.457   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.056  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.056  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.056  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.056  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.056  
      ram_1/mem_reg[11][3]/CP  ^     clk      dfnrq1  0.000  1.250    -0.056  
      ------------------------------------------------------------------------
Path 41: MET Setup Check with Pin ram_1/mem_reg[11][7]/CP 
Endpoint:   ram_1/mem_reg[11][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.457
= Slack Time                    1.306
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.056  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.056  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.898  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.909  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.555  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.556  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.701  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.702  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.245  
      ram_1/g3763__5526/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.245  
      ram_1/g3763__5526/Z     ^     ram_1/n_54            or02d1  0.649  11.588   12.894  
      ram_1/g3605__1881/S     ^     ram_1/n_54            mx02d1  0.004  11.592   12.899  
      ram_1/g3605__1881/Z     ^     ram_1/n_212           mx02d1  0.247  11.839   13.145  
      ram_1/FE_PHC79_n_212/I  ^     ram_1/n_212           dl03d1  0.000  11.839   13.145  
      ram_1/FE_PHC79_n_212/Z  ^     ram_1/FE_PHN79_n_212  dl03d1  2.618  14.457   15.763  
      ram_1/mem_reg[11][7]/D  ^     ram_1/FE_PHN79_n_212  dfnrq1  0.000  14.457   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.056  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.056  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.056  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.056  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.056  
      ram_1/mem_reg[11][7]/CP  ^     clk      dfnrq1  0.000  1.250    -0.056  
      ------------------------------------------------------------------------
Path 42: MET Setup Check with Pin ram_1/mem_reg[13][4]/CP 
Endpoint:   ram_1/mem_reg[13][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.442
= Slack Time                    1.321
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.071  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.071  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.913  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.924  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.570  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.570  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.716  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.716  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.259  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.260  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.883  
      ram_1/g3586__1666/S     ^     ram_1/n_53            mx02d1  0.003  11.565   12.886  
      ram_1/g3586__1666/Z     ^     ram_1/n_231           mx02d1  0.248  11.814   13.134  
      ram_1/FE_PHC70_n_231/I  ^     ram_1/n_231           dl03d1  0.000  11.814   13.135  
      ram_1/FE_PHC70_n_231/Z  ^     ram_1/FE_PHN70_n_231  dl03d1  2.628  14.442   15.762  
      ram_1/mem_reg[13][4]/D  ^     ram_1/FE_PHN70_n_231  dfnrq1  0.000  14.442   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.071  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.071  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.071  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.071  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.071  
      ram_1/mem_reg[13][4]/CP  ^     clk      dfnrq1  0.000  1.250    -0.071  
      ------------------------------------------------------------------------
Path 43: MET Setup Check with Pin ram_1/mem_reg[13][6]/CP 
Endpoint:   ram_1/mem_reg[13][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.441
= Slack Time                    1.321
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.071  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.071  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.913  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.924  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.570  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.571  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.716  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.717  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.260  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.260  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.883  
      ram_1/g3588__6417/S     ^     ram_1/n_53            mx02d1  0.001  11.563   12.884  
      ram_1/g3588__6417/Z     ^     ram_1/n_229           mx02d1  0.240  11.803   13.124  
      ram_1/FE_PHC68_n_229/I  ^     ram_1/n_229           dl03d1  0.000  11.803   13.124  
      ram_1/FE_PHC68_n_229/Z  ^     ram_1/FE_PHN68_n_229  dl03d1  2.637  14.440   15.762  
      ram_1/mem_reg[13][6]/D  ^     ram_1/FE_PHN68_n_229  dfnrq1  0.000  14.441   15.762  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.071  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.071  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.071  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.071  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.071  
      ram_1/mem_reg[13][6]/CP  ^     clk      dfnrq1  0.000  1.250    -0.071  
      ------------------------------------------------------------------------
Path 44: MET Setup Check with Pin ram_1/mem_reg[13][1]/CP 
Endpoint:   ram_1/mem_reg[13][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.441
= Slack Time                    1.322
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.072  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.072  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.914  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.925  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.571  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.571  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.717  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.717  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.260  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.260  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.884  
      ram_1/g3583__9945/S     ^     ram_1/n_53            mx02d1  0.005  11.567   12.888  
      ram_1/g3583__9945/Z     ^     ram_1/n_234           mx02d1  0.249  11.816   13.137  
      ram_1/FE_PHC74_n_234/I  ^     ram_1/n_234           dl03d1  0.000  11.816   13.137  
      ram_1/FE_PHC74_n_234/Z  ^     ram_1/FE_PHN74_n_234  dl03d1  2.625  14.441   15.763  
      ram_1/mem_reg[13][1]/D  ^     ram_1/FE_PHN74_n_234  dfnrq1  0.000  14.441   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.072  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.072  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.072  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.072  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.072  
      ram_1/mem_reg[13][1]/CP  ^     clk      dfnrq1  0.000  1.250    -0.072  
      ------------------------------------------------------------------------
Path 45: MET Setup Check with Pin ram_1/mem_reg[13][0]/CP 
Endpoint:   ram_1/mem_reg[13][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.431
= Slack Time                    1.332
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.082  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.082  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.924  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.935  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.581  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.581  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.727  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.727  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.270  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.271  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.894  
      ram_1/g3582__9315/S     ^     ram_1/n_53            mx02d1  0.005  11.567   12.899  
      ram_1/g3582__9315/Z     ^     ram_1/n_235           mx02d1  0.242  11.809   13.141  
      ram_1/FE_PHC69_n_235/I  ^     ram_1/n_235           dl03d1  0.000  11.809   13.141  
      ram_1/FE_PHC69_n_235/Z  ^     ram_1/FE_PHN69_n_235  dl03d1  2.622  14.431   15.763  
      ram_1/mem_reg[13][0]/D  ^     ram_1/FE_PHN69_n_235  dfnrq1  0.000  14.431   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.082  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.082  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.082  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.082  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.082  
      ram_1/mem_reg[13][0]/CP  ^     clk      dfnrq1  0.000  1.250    -0.082  
      ------------------------------------------------------------------------
Path 46: MET Setup Check with Pin ram_1/mem_reg[13][5]/CP 
Endpoint:   ram_1/mem_reg[13][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.426
= Slack Time                    1.337
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.087  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.087  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.929  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.940  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.586  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.586  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.732  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.732  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.275  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.276  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.899  
      ram_1/g3587__7410/S     ^     ram_1/n_53            mx02d1  0.002  11.564   12.901  
      ram_1/g3587__7410/Z     ^     ram_1/n_230           mx02d1  0.238  11.802   13.139  
      ram_1/FE_PHC73_n_230/I  ^     ram_1/n_230           dl03d1  0.000  11.802   13.139  
      ram_1/FE_PHC73_n_230/Z  ^     ram_1/FE_PHN73_n_230  dl03d1  2.624  14.426   15.763  
      ram_1/mem_reg[13][5]/D  ^     ram_1/FE_PHN73_n_230  dfnrq1  0.000  14.426   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.087  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.087  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.087  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.087  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.087  
      ram_1/mem_reg[13][5]/CP  ^     clk      dfnrq1  0.000  1.250    -0.087  
      ------------------------------------------------------------------------
Path 47: MET Setup Check with Pin ram_1/mem_reg[13][7]/CP 
Endpoint:   ram_1/mem_reg[13][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.426
= Slack Time                    1.337
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.087  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.087  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.929  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.940  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.586  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.586  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.732  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.732  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.276  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.276  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.899  
      ram_1/g3589__5477/S     ^     ram_1/n_53            mx02d1  0.006  11.568   12.905  
      ram_1/g3589__5477/Z     ^     ram_1/n_228           mx02d1  0.238  11.806   13.143  
      ram_1/FE_PHC72_n_228/I  ^     ram_1/n_228           dl03d1  0.000  11.806   13.143  
      ram_1/FE_PHC72_n_228/Z  ^     ram_1/FE_PHN72_n_228  dl03d1  2.620  14.426   15.763  
      ram_1/mem_reg[13][7]/D  ^     ram_1/FE_PHN72_n_228  dfnrq1  0.000  14.426   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.087  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.087  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.087  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.087  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.087  
      ram_1/mem_reg[13][7]/CP  ^     clk      dfnrq1  0.000  1.250    -0.087  
      ------------------------------------------------------------------------
Path 48: MET Setup Check with Pin ram_1/mem_reg[13][3]/CP 
Endpoint:   ram_1/mem_reg[13][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.112
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.763
- Arrival Time                 14.412
= Slack Time                    1.351
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.101  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.101  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.943  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    10.954  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.600  
      ram_1/g3769__2802/A2    ^     ram_1/n_2             nr02d1  0.000  10.249   11.600  
      ram_1/g3769__2802/ZN    v     ram_1/n_48            nr02d1  0.146  10.395   11.746  
      ram_1/g3767/I           v     ram_1/n_48            inv0d0  0.000  10.395   11.746  
      ram_1/g3767/ZN          ^     ram_1/n_49            inv0d0  0.543  10.939   12.289  
      ram_1/g3764__6783/A2    ^     ram_1/n_49            or02d1  0.000  10.939   12.290  
      ram_1/g3764__6783/Z     ^     ram_1/n_53            or02d1  0.623  11.562   12.913  
      ram_1/g3585__2346/S     ^     ram_1/n_53            mx02d1  0.006  11.568   12.919  
      ram_1/g3585__2346/Z     ^     ram_1/n_232           mx02d1  0.229  11.797   13.148  
      ram_1/FE_PHC71_n_232/I  ^     ram_1/n_232           dl03d1  0.000  11.797   13.148  
      ram_1/FE_PHC71_n_232/Z  ^     ram_1/FE_PHN71_n_232  dl03d1  2.615  14.412   15.763  
      ram_1/mem_reg[13][3]/D  ^     ram_1/FE_PHN71_n_232  dfnrq1  0.000  14.412   15.763  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ------------------------------------------------------------------------
      Pin                      Edge  Net      Cell    Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      clk_pad                  ^     clk_pad  -       -      1.250    -0.101  
      pc3d01_1/PAD             ^     clk_pad  pc3d01  0.000  1.250    -0.101  
      pc3d01_1/CIN             ^     clock    pc3d01  0.000  1.250    -0.101  
      pc3c01_1/CCLK            ^     clock    pc3c01  0.000  1.250    -0.101  
      pc3c01_1/CP              ^     clk      pc3c01  0.000  1.250    -0.101  
      ram_1/mem_reg[13][3]/CP  ^     clk      dfnrq1  0.000  1.250    -0.101  
      ------------------------------------------------------------------------
Path 49: MET Setup Check with Pin ram_1/mem_reg[4][4]/CP 
Endpoint:   ram_1/mem_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.116
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.759
- Arrival Time                 14.360
= Slack Time                    1.399
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      --------------------------------------------------------------------------------------
      Pin                      Edge  Net                    Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      addr_pad[3]              v     addr_pad[3]            -       -      7.750    9.149  
      pc3d01_4/PAD             v     addr_pad[3]            pc3d01  0.000  7.750    9.149  
      pc3d01_4/CIN             v     addr[3]                pc3d01  1.842  9.592    10.991  
      ram_1/g3815/I            v     addr[3]                inv0d0  0.011  9.603    11.002  
      ram_1/g3815/ZN           ^     ram_1/n_2              inv0d0  0.646  10.249   11.648  
      ram_1/g3778__4733/A1     ^     ram_1/n_2              nd02d1  0.000  10.249   11.648  
      ram_1/g3778__4733/ZN     v     ram_1/n_39             nd02d1  0.293  10.543   11.942  
      ram_1/g3758__2398/A1     v     ram_1/n_39             nr02d1  0.000  10.543   11.942  
      ram_1/g3758__2398/ZN     ^     ram_1/n_59             nr02d1  0.814  11.357   12.756  
      ram_1/g3594__8428/S      ^     ram_1/n_59             mx02d1  0.002  11.359   12.758  
      ram_1/g3594__8428/Z      ^     ram_1/n_223            mx02d1  0.311  11.670   13.069  
      ram_1/FE_PHC100_n_223/I  ^     ram_1/n_223            dl03d1  0.000  11.671   13.069  
      ram_1/FE_PHC100_n_223/Z  ^     ram_1/FE_PHN100_n_223  dl03d1  2.689  14.359   15.758  
      ram_1/mem_reg[4][4]/D    ^     ram_1/FE_PHN100_n_223  dfnrq1  0.000  14.360   15.759  
      --------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.149  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.149  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.149  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.149  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.149  
      ram_1/mem_reg[4][4]/CP  ^     clk      dfnrq1  0.000  1.250    -0.149  
      -----------------------------------------------------------------------
Path 50: MET Setup Check with Pin ram_1/mem_reg[2][0]/CP 
Endpoint:   ram_1/mem_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.117
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.758
- Arrival Time                 14.356
= Slack Time                    1.402
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------------------
      Pin                     Edge  Net                   Cell    Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      addr_pad[3]             v     addr_pad[3]           -       -      7.750    9.152  
      pc3d01_4/PAD            v     addr_pad[3]           pc3d01  0.000  7.750    9.152  
      pc3d01_4/CIN            v     addr[3]               pc3d01  1.842  9.592    10.994  
      ram_1/g3815/I           v     addr[3]               inv0d0  0.011  9.603    11.005  
      ram_1/g3815/ZN          ^     ram_1/n_2             inv0d0  0.646  10.249   11.651  
      ram_1/g3778__4733/A1    ^     ram_1/n_2             nd02d1  0.000  10.249   11.651  
      ram_1/g3778__4733/ZN    v     ram_1/n_39            nd02d1  0.293  10.543   11.944  
      ram_1/g3765__3680/A1    v     ram_1/n_39            nr02d1  0.000  10.543   11.945  
      ram_1/g3765__3680/ZN    ^     ram_1/n_52            nr02d1  0.746  11.289   12.691  
      ram_1/g3574__8246/S     ^     ram_1/n_52            mx02d1  0.001  11.291   12.692  
      ram_1/g3574__8246/Z     ^     ram_1/n_243           mx02d1  0.363  11.654   13.055  
      ram_1/FE_PHC96_n_243/I  ^     ram_1/n_243           dl03d1  0.001  11.654   13.056  
      ram_1/FE_PHC96_n_243/Z  ^     ram_1/FE_PHN96_n_243  dl03d1  2.702  14.356   15.758  
      ram_1/mem_reg[2][0]/D   ^     ram_1/FE_PHN96_n_243  dfnrq1  0.000  14.356   15.758  
      ------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Pin                     Edge  Net      Cell    Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      clk_pad                 ^     clk_pad  -       -      1.250    -0.152  
      pc3d01_1/PAD            ^     clk_pad  pc3d01  0.000  1.250    -0.152  
      pc3d01_1/CIN            ^     clock    pc3d01  0.000  1.250    -0.152  
      pc3c01_1/CCLK           ^     clock    pc3c01  0.000  1.250    -0.152  
      pc3c01_1/CP             ^     clk      pc3c01  0.000  1.250    -0.152  
      ram_1/mem_reg[2][0]/CP  ^     clk      dfnrq1  0.000  1.250    -0.152  
      -----------------------------------------------------------------------

