--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -filter
/home/raphael/Desktop/Mojo-Base-VHDL/ise_files/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o
mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3385 paths analyzed, 826 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.426ns.
--------------------------------------------------------------------------------

Paths for end point controle/tx_data_q_2 (SLICE_X10Y17.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/block_q (FF)
  Destination:          controle/tx_data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.629 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/block_q to controle/tx_data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AQ        Tcko                  0.430   avr_interface/serial_tx/block_q
                                                       avr_interface/serial_tx/block_q
    SLICE_X11Y16.B4      net (fanout=12)       2.619   avr_interface/serial_tx/block_q
    SLICE_X11Y16.B       Tilo                  0.259   controle/new_tx_data_q
                                                       controle/TX_BUSY_new_tx_data_q_AND_301_o1
    SLICE_X14Y13.B6      net (fanout=26)       1.294   controle/TX_BUSY_new_tx_data_q_AND_301_o
    SLICE_X14Y13.B       Tilo                  0.235   controle/rx_data_q<7>
                                                       controle/Mmux_tx_data_d104_SW0
    SLICE_X10Y17.A2      net (fanout=1)        1.105   N98
    SLICE_X10Y17.CLK     Tas                   0.349   controle/tx_data_q<3>
                                                       controle/Mmux_tx_data_d104
                                                       controle/tx_data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.291ns (1.273ns logic, 5.018ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/state_q_FSM_FFd1_1 (FF)
  Destination:          controle/tx_data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.629 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/state_q_FSM_FFd1_1 to controle/tx_data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   avr_interface/serial_tx/state_q_FSM_FFd1_1
                                                       avr_interface/serial_tx/state_q_FSM_FFd1_1
    SLICE_X11Y16.B2      net (fanout=2)        0.982   avr_interface/serial_tx/state_q_FSM_FFd1_1
    SLICE_X11Y16.B       Tilo                  0.259   controle/new_tx_data_q
                                                       controle/TX_BUSY_new_tx_data_q_AND_301_o1
    SLICE_X14Y13.B6      net (fanout=26)       1.294   controle/TX_BUSY_new_tx_data_q_AND_301_o
    SLICE_X14Y13.B       Tilo                  0.235   controle/rx_data_q<7>
                                                       controle/Mmux_tx_data_d104_SW0
    SLICE_X10Y17.A2      net (fanout=1)        1.105   N98
    SLICE_X10Y17.CLK     Tas                   0.349   controle/tx_data_q<3>
                                                       controle/Mmux_tx_data_d104
                                                       controle/tx_data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.319ns logic, 3.381ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/state_q_FSM_FFd2 (FF)
  Destination:          controle/tx_data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.629 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/state_q_FSM_FFd2 to controle/tx_data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.CQ      Tcko                  0.476   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd2
    SLICE_X11Y16.B6      net (fanout=13)       0.628   avr_interface/serial_tx/state_q_FSM_FFd2
    SLICE_X11Y16.B       Tilo                  0.259   controle/new_tx_data_q
                                                       controle/TX_BUSY_new_tx_data_q_AND_301_o1
    SLICE_X14Y13.B6      net (fanout=26)       1.294   controle/TX_BUSY_new_tx_data_q_AND_301_o
    SLICE_X14Y13.B       Tilo                  0.235   controle/rx_data_q<7>
                                                       controle/Mmux_tx_data_d104_SW0
    SLICE_X10Y17.A2      net (fanout=1)        1.105   N98
    SLICE_X10Y17.CLK     Tas                   0.349   controle/tx_data_q<3>
                                                       controle/Mmux_tx_data_d104
                                                       controle/tx_data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.319ns logic, 3.027ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/rw_q (SLICE_X8Y37.A1), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/lidar_i2c/count_delay_q_14_C_14 (FF)
  Destination:          controle/lidar_i2c/rw_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.622 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/lidar_i2c/count_delay_q_14_C_14 to controle/lidar_i2c/rw_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.AQ      Tcko                  0.476   controle/lidar_i2c/count_delay_q_14_C_14
                                                       controle/lidar_i2c/count_delay_q_14_C_14
    SLICE_X7Y35.D3       net (fanout=2)        1.264   controle/lidar_i2c/count_delay_q_14_C_14
    SLICE_X7Y35.D        Tilo                  0.259   controle/lidar_i2c/i2c_interface/sclp_q
                                                       controle/lidar_i2c/count_delay_q_141
    SLICE_X16Y33.C2      net (fanout=1)        1.450   controle/lidar_i2c/count_delay_q<14>
    SLICE_X16Y33.COUT    Topcyc                0.328   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_lut<2>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
    SLICE_X16Y34.CMUX    Tcinc                 0.302   controle/lidar_i2c/count_delay_q<19>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<6>
    SLICE_X8Y37.A1       net (fanout=13)       1.803   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<6>
    SLICE_X8Y37.CLK      Tas                   0.339   controle/lidar_i2c/rw_q
                                                       controle/lidar_i2c/rw_q_rstpot
                                                       controle/lidar_i2c/rw_q
    -------------------------------------------------  ---------------------------
    Total                                      6.224ns (1.704ns logic, 4.520ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/lidar_i2c/count_delay_q_14_P_14 (FF)
  Destination:          controle/lidar_i2c/rw_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.083ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.622 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/lidar_i2c/count_delay_q_14_P_14 to controle/lidar_i2c/rw_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.430   controle/lidar_i2c/count_delay_q_14_P_14
                                                       controle/lidar_i2c/count_delay_q_14_P_14
    SLICE_X7Y35.D5       net (fanout=2)        1.169   controle/lidar_i2c/count_delay_q_14_P_14
    SLICE_X7Y35.D        Tilo                  0.259   controle/lidar_i2c/i2c_interface/sclp_q
                                                       controle/lidar_i2c/count_delay_q_141
    SLICE_X16Y33.C2      net (fanout=1)        1.450   controle/lidar_i2c/count_delay_q<14>
    SLICE_X16Y33.COUT    Topcyc                0.328   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_lut<2>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
    SLICE_X16Y34.CMUX    Tcinc                 0.302   controle/lidar_i2c/count_delay_q<19>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<6>
    SLICE_X8Y37.A1       net (fanout=13)       1.803   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<6>
    SLICE_X8Y37.CLK      Tas                   0.339   controle/lidar_i2c/rw_q
                                                       controle/lidar_i2c/rw_q_rstpot
                                                       controle/lidar_i2c/rw_q
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (1.658ns logic, 4.425ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/lidar_i2c/count_delay_q_6_P_6 (FF)
  Destination:          controle/lidar_i2c/rw_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.622 - 0.630)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/lidar_i2c/count_delay_q_6_P_6 to controle/lidar_i2c/rw_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.DQ      Tcko                  0.525   controle/lidar_i2c/count_delay_q_6_P_6
                                                       controle/lidar_i2c/count_delay_q_6_P_6
    SLICE_X16Y32.A1      net (fanout=2)        1.385   controle/lidar_i2c/count_delay_q_6_P_6
    SLICE_X16Y32.AMUX    Tilo                  0.326   controle/lidar_i2c/count_delay_q<8>
                                                       controle/lidar_i2c/count_delay_q_61
    SLICE_X16Y33.B4      net (fanout=1)        0.517   controle/lidar_i2c/count_delay_q<6>
    SLICE_X16Y33.COUT    Topcyb                0.483   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_lut<1>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<3>
    SLICE_X16Y34.CMUX    Tcinc                 0.302   controle/lidar_i2c/count_delay_q<19>
                                                       controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<6>
    SLICE_X8Y37.A1       net (fanout=13)       1.803   controle/lidar_i2c/Mcompar_count_delay_q[31]_GND_91_o_LessThan_78_o_cy<6>
    SLICE_X8Y37.CLK      Tas                   0.339   controle/lidar_i2c/rw_q
                                                       controle/lidar_i2c/rw_q_rstpot
                                                       controle/lidar_i2c/rw_q
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (1.975ns logic, 3.708ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point controle/tx_data_q_7 (SLICE_X12Y16.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/block_q (FF)
  Destination:          controle/tx_data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.128ns (0.601 - 0.729)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/block_q to controle/tx_data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y2.AQ        Tcko                  0.430   avr_interface/serial_tx/block_q
                                                       avr_interface/serial_tx/block_q
    SLICE_X11Y16.B4      net (fanout=12)       2.619   avr_interface/serial_tx/block_q
    SLICE_X11Y16.B       Tilo                  0.259   controle/new_tx_data_q
                                                       controle/TX_BUSY_new_tx_data_q_AND_301_o1
    SLICE_X14Y14.D3      net (fanout=26)       1.277   controle/TX_BUSY_new_tx_data_q_AND_301_o
    SLICE_X14Y14.D       Tilo                  0.235   controle/rx_data_q<3>
                                                       controle/Mmux_tx_data_d20_SW3
    SLICE_X12Y16.C3      net (fanout=1)        0.796   N90
    SLICE_X12Y16.CLK     Tas                   0.339   controle/tx_data_q<7>
                                                       controle/Mmux_tx_data_d20
                                                       controle/tx_data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.263ns logic, 4.692ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/serial_tx/state_q_FSM_FFd1_1 (FF)
  Destination:          controle/tx_data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (0.601 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/serial_tx/state_q_FSM_FFd1_1 to controle/tx_data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.DQ      Tcko                  0.476   avr_interface/serial_tx/state_q_FSM_FFd1_1
                                                       avr_interface/serial_tx/state_q_FSM_FFd1_1
    SLICE_X11Y16.B2      net (fanout=2)        0.982   avr_interface/serial_tx/state_q_FSM_FFd1_1
    SLICE_X11Y16.B       Tilo                  0.259   controle/new_tx_data_q
                                                       controle/TX_BUSY_new_tx_data_q_AND_301_o1
    SLICE_X14Y14.D3      net (fanout=26)       1.277   controle/TX_BUSY_new_tx_data_q_AND_301_o
    SLICE_X14Y14.D       Tilo                  0.235   controle/rx_data_q<3>
                                                       controle/Mmux_tx_data_d20_SW3
    SLICE_X12Y16.C3      net (fanout=1)        0.796   N90
    SLICE_X12Y16.CLK     Tas                   0.339   controle/tx_data_q<7>
                                                       controle/Mmux_tx_data_d20
                                                       controle/tx_data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (1.309ns logic, 3.055ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controle/new_tx_data_q (FF)
  Destination:          controle/tx_data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controle/new_tx_data_q to controle/tx_data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y16.CQ      Tcko                  0.430   controle/new_tx_data_q
                                                       controle/new_tx_data_q
    SLICE_X11Y16.B1      net (fanout=7)        0.740   controle/new_tx_data_q
    SLICE_X11Y16.B       Tilo                  0.259   controle/new_tx_data_q
                                                       controle/TX_BUSY_new_tx_data_q_AND_301_o1
    SLICE_X14Y14.D3      net (fanout=26)       1.277   controle/TX_BUSY_new_tx_data_q_AND_301_o
    SLICE_X14Y14.D       Tilo                  0.235   controle/rx_data_q<3>
                                                       controle/Mmux_tx_data_d20_SW3
    SLICE_X12Y16.C3      net (fanout=1)        0.796   N90
    SLICE_X12Y16.CLK     Tas                   0.339   controle/tx_data_q<7>
                                                       controle/Mmux_tx_data_d20
                                                       controle/tx_data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.263ns logic, 2.813ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point avr_interface/spi_slave/data_q_5 (SLICE_X11Y3.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/spi_slave/data_q_4 (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/spi_slave/data_q_4 to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.CQ       Tcko                  0.198   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/data_q_4
    SLICE_X11Y3.C5       net (fanout=2)        0.059   avr_interface/spi_slave/data_q<4>
    SLICE_X11Y3.CLK      Tah         (-Th)    -0.155   avr_interface/spi_slave/data_q<7>
                                                       avr_interface/spi_slave/Mmux_data_q[6]_din[7]_mux_4_OUT61
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.353ns logic, 0.059ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------

Paths for end point controle/lidar_i2c/i2c_interface/scl_q_C (SLICE_X6Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controle/lidar_i2c/i2c_interface/scl_q_C (FF)
  Destination:          controle/lidar_i2c/i2c_interface/scl_q_C (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: controle/lidar_i2c/i2c_interface/scl_q_C to controle/lidar_i2c/i2c_interface/scl_q_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.DQ       Tcko                  0.200   controle/lidar_i2c/i2c_interface/scl_q_C
                                                       controle/lidar_i2c/i2c_interface/scl_q_C
    SLICE_X6Y34.D6       net (fanout=3)        0.024   controle/lidar_i2c/i2c_interface/scl_q_C
    SLICE_X6Y34.CLK      Tah         (-Th)    -0.190   controle/lidar_i2c/i2c_interface/scl_q_C
                                                       controle/lidar_i2c/i2c_interface/scl_q_rstpot
                                                       controle/lidar_i2c/i2c_interface/scl_q_C
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point avr_interface/serial_tx/state_q_FSM_FFd2 (SLICE_X10Y11.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               avr_interface/serial_tx/state_q_FSM_FFd2 (FF)
  Destination:          avr_interface/serial_tx/state_q_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: avr_interface/serial_tx/state_q_FSM_FFd2 to avr_interface/serial_tx/state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.CQ      Tcko                  0.200   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd2
    SLICE_X10Y11.CX      net (fanout=13)       0.112   avr_interface/serial_tx/state_q_FSM_FFd2
    SLICE_X10Y11.CLK     Tckdi       (-Th)    -0.106   avr_interface/serial_tx/state_q_FSM_FFd2
                                                       avr_interface/serial_tx/state_q_FSM_FFd2-In
                                                       avr_interface/serial_tx/state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.306ns logic, 0.112ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q<3>/CLK
  Logical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q_0/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q<3>/CLK
  Logical resource: controle/lidar_i2c/i2c_interface/count_gen_scl_q_1/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.426|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3385 paths, 0 nets, and 1285 connections

Design statistics:
   Minimum period:   6.426ns{1}   (Maximum frequency: 155.618MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 29 03:40:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



