===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.6050 seconds

  ----Wall Time----  ----Name----
    3.7354 ( 11.5%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.0729 (  9.4%)    Parse modules
    0.6260 (  1.9%)    Verify circuit
   17.2637 ( 52.9%)  'firrtl.circuit' Pipeline
    1.3264 (  4.1%)    'firrtl.module' Pipeline
    1.2361 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0903 (  0.3%)      LowerCHIRRTLPass
    0.1097 (  0.3%)    InferWidths
    0.8028 (  2.5%)    InferResets
    0.0512 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0803 (  0.2%)    WireDFT
    0.0843 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7167 (  2.2%)    LowerFIRRTLTypes
    7.1227 ( 21.8%)    'firrtl.module' Pipeline
    0.7844 (  2.4%)      ExpandWhens
    0.0210 (  0.1%)      RemoveInvalid
    5.9108 ( 18.1%)      Canonicalizer
    0.4065 (  1.2%)      InferReadWrite
    0.5360 (  1.6%)    Inliner
    1.0470 (  3.2%)    IMConstProp
    0.0615 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0585 (  0.2%)    BlackBoxReader
    0.0584 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4521 ( 13.7%)    'firrtl.module' Pipeline
    4.4521 ( 13.7%)      Canonicalizer
    0.4084 (  1.3%)    RemoveUnusedPorts
    0.0566 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3814 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4028 ( 10.4%)  LowerFIRRTLToHW
    0.0589 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.7564 ( 11.5%)  'hw.module' Pipeline
    0.8339 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3194 (  7.1%)    Canonicalizer
    0.6032 (  1.8%)    HWCleanup
    0.7600 (  2.3%)  'hw.module' Pipeline
    0.0729 (  0.2%)    HWLegalizeModules
    0.6871 (  2.1%)    PrettifyVerilog
    3.4902 ( 10.7%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   32.6050 (100.0%)  Total

{
  totalTime: 32.631,
  maxMemory: 741675008
}
