<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-integrator › include › mach › platform.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>platform.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cm">/**************************************************************************</span>
<span class="cm"> * * Copyright © ARM Limited 1998.  All rights reserved.</span>
<span class="cm"> * ***********************************************************************/</span>
<span class="cm">/* ************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> *   Integrator address map</span>
<span class="cm"> *</span>
<span class="cm"> * ***********************************************************************/</span>

<span class="cp">#ifndef __address_h</span>
<span class="cp">#define __address_h                     1</span>

<span class="cm">/* ========================================================================</span>
<span class="cm"> *  Integrator definitions</span>
<span class="cm"> * ========================================================================</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *  Memory definitions</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *  Integrator memory map</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_BOOT_ROM_LO          0x00000000</span>
<span class="cp">#define INTEGRATOR_BOOT_ROM_HI          0x20000000</span>
<span class="cp">#define INTEGRATOR_BOOT_ROM_BASE        INTEGRATOR_BOOT_ROM_HI	 </span><span class="cm">/*  Normal position */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_BOOT_ROM_SIZE        SZ_512K</span>

<span class="cm">/*</span>
<span class="cm"> *  New Core Modules have different amounts of SSRAM, the amount of SSRAM</span>
<span class="cm"> *  fitted can be found in HDR_STAT.</span>
<span class="cm"> *</span>
<span class="cm"> *  The symbol INTEGRATOR_SSRAM_SIZE is kept, however this now refers to</span>
<span class="cm"> *  the minimum amount of SSRAM fitted on any core module.</span>
<span class="cm"> *</span>
<span class="cm"> *  New Core Modules also alias the SSRAM.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_SSRAM_BASE           0x00000000</span>
<span class="cp">#define INTEGRATOR_SSRAM_ALIAS_BASE     0x10800000</span>
<span class="cp">#define INTEGRATOR_SSRAM_SIZE           SZ_256K</span>

<span class="cp">#define INTEGRATOR_FLASH_BASE           0x24000000</span>
<span class="cp">#define INTEGRATOR_FLASH_SIZE           SZ_32M</span>

<span class="cp">#define INTEGRATOR_MBRD_SSRAM_BASE      0x28000000</span>
<span class="cp">#define INTEGRATOR_MBRD_SSRAM_SIZE      SZ_512K</span>

<span class="cm">/*</span>
<span class="cm"> *  SDRAM is a SIMM therefore the size is not known.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_SDRAM_BASE           0x00040000</span>

<span class="cp">#define INTEGRATOR_SDRAM_ALIAS_BASE     0x80000000</span>
<span class="cp">#define INTEGRATOR_HDR0_SDRAM_BASE      0x80000000</span>
<span class="cp">#define INTEGRATOR_HDR1_SDRAM_BASE      0x90000000</span>
<span class="cp">#define INTEGRATOR_HDR2_SDRAM_BASE      0xA0000000</span>
<span class="cp">#define INTEGRATOR_HDR3_SDRAM_BASE      0xB0000000</span>

<span class="cm">/*</span>
<span class="cm"> *  Logic expansion modules</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_LOGIC_MODULES_BASE   0xC0000000</span>
<span class="cp">#define INTEGRATOR_LOGIC_MODULE0_BASE   0xC0000000</span>
<span class="cp">#define INTEGRATOR_LOGIC_MODULE1_BASE   0xD0000000</span>
<span class="cp">#define INTEGRATOR_LOGIC_MODULE2_BASE   0xE0000000</span>
<span class="cp">#define INTEGRATOR_LOGIC_MODULE3_BASE   0xF0000000</span>

<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  Integrator header card registers</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_HDR_ID_OFFSET        0x00</span>
<span class="cp">#define INTEGRATOR_HDR_PROC_OFFSET      0x04</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_OFFSET       0x08</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_OFFSET      0x0C</span>
<span class="cp">#define INTEGRATOR_HDR_STAT_OFFSET      0x10</span>
<span class="cp">#define INTEGRATOR_HDR_LOCK_OFFSET      0x14</span>
<span class="cp">#define INTEGRATOR_HDR_SDRAM_OFFSET     0x20</span>
<span class="cp">#define INTEGRATOR_HDR_INIT_OFFSET      0x24	 </span><span class="cm">/*  CM9x6 */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_HDR_IC_OFFSET        0x40</span>
<span class="cp">#define INTEGRATOR_HDR_SPDBASE_OFFSET   0x100</span>
<span class="cp">#define INTEGRATOR_HDR_SPDTOP_OFFSET    0x200</span>

<span class="cp">#define INTEGRATOR_HDR_BASE             0x10000000</span>
<span class="cp">#define INTEGRATOR_HDR_ID               (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_ID_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_PROC             (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_PROC_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_OSC              (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_OSC_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL             (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_CTRL_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_STAT             (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_STAT_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_LOCK             (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_LOCK_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_SDRAM            (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_SDRAM_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_INIT             (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_INIT_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_IC               (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_IC_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_SPDBASE          (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_SPDBASE_OFFSET)</span>
<span class="cp">#define INTEGRATOR_HDR_SPDTOP           (INTEGRATOR_HDR_BASE + INTEGRATOR_HDR_SPDTOP_OFFSET)</span>

<span class="cp">#define INTEGRATOR_HDR_CTRL_LED         0x01</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_MBRD_DETECH 0x02</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_REMAP       0x04</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_RESET       0x08</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_HIGHVECTORS 0x10</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_BIG_ENDIAN  0x20</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_FASTBUS     0x40</span>
<span class="cp">#define INTEGRATOR_HDR_CTRL_SYNC        0x80</span>

<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_10MHz   0x102</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_15MHz   0x107</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_20MHz   0x10C</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_25MHz   0x111</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_30MHz   0x116</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_35MHz   0x11B</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_40MHz   0x120</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_45MHz   0x125</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_50MHz   0x12A</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_55MHz   0x12F</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_60MHz   0x134</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_65MHz   0x139</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_70MHz   0x13E</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_75MHz   0x143</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_80MHz   0x148</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_85MHz   0x14D</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_90MHz   0x152</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_95MHz   0x157</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_100MHz  0x15C</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_105MHz  0x161</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_110MHz  0x166</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_115MHz  0x16B</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_120MHz  0x170</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_125MHz  0x175</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_130MHz  0x17A</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_135MHz  0x17F</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_140MHz  0x184</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_145MHz  0x189</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_150MHz  0x18E</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_155MHz  0x193</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_160MHz  0x198</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_CORE_MASK    0x7FF</span>

<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_10MHz    0x10C000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_15MHz    0x116000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_20MHz    0x120000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_25MHz    0x12A000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_30MHz    0x134000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_33MHz    0x13A000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_40MHz    0x148000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_50MHz    0x15C000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_60MHz    0x170000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_66MHz    0x17C000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_MEM_MASK     0x7FF000</span>

<span class="cp">#define INTEGRATOR_HDR_OSC_BUS_MODE_CM7x0  0x0</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_BUS_MODE_CM9x0  0x0800000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_BUS_MODE_CM9x6  0x1000000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_BUS_MODE_CM10x00  0x1800000</span>
<span class="cp">#define INTEGRATOR_HDR_OSC_BUS_MODE_MASK  0x1800000</span>

<span class="cp">#define INTEGRATOR_HDR_SDRAM_SPD_OK     (1 &lt;&lt; 5)</span>


<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  Integrator system registers</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> *  System Controller</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_SC_ID_OFFSET         0x00</span>
<span class="cp">#define INTEGRATOR_SC_OSC_OFFSET        0x04</span>
<span class="cp">#define INTEGRATOR_SC_CTRLS_OFFSET      0x08</span>
<span class="cp">#define INTEGRATOR_SC_CTRLC_OFFSET      0x0C</span>
<span class="cp">#define INTEGRATOR_SC_DEC_OFFSET        0x10</span>
<span class="cp">#define INTEGRATOR_SC_ARB_OFFSET        0x14</span>
<span class="cp">#define INTEGRATOR_SC_PCIENABLE_OFFSET  0x18</span>
<span class="cp">#define INTEGRATOR_SC_LOCK_OFFSET       0x1C</span>

<span class="cp">#define INTEGRATOR_SC_BASE              0x11000000</span>
<span class="cp">#define INTEGRATOR_SC_ID                (INTEGRATOR_SC_BASE + INTEGRATOR_SC_ID_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_OSC               (INTEGRATOR_SC_BASE + INTEGRATOR_SC_OSC_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_CTRLS             (INTEGRATOR_SC_BASE + INTEGRATOR_SC_CTRLS_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_CTRLC             (INTEGRATOR_SC_BASE + INTEGRATOR_SC_CTRLC_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_DEC               (INTEGRATOR_SC_BASE + INTEGRATOR_SC_DEC_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_ARB               (INTEGRATOR_SC_BASE + INTEGRATOR_SC_ARB_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_PCIENABLE         (INTEGRATOR_SC_BASE + INTEGRATOR_SC_PCIENABLE_OFFSET)</span>
<span class="cp">#define INTEGRATOR_SC_LOCK              (INTEGRATOR_SC_BASE + INTEGRATOR_SC_LOCK_OFFSET)</span>

<span class="cp">#define INTEGRATOR_SC_OSC_SYS_10MHz     0x20</span>
<span class="cp">#define INTEGRATOR_SC_OSC_SYS_15MHz     0x34</span>
<span class="cp">#define INTEGRATOR_SC_OSC_SYS_20MHz     0x48</span>
<span class="cp">#define INTEGRATOR_SC_OSC_SYS_25MHz     0x5C</span>
<span class="cp">#define INTEGRATOR_SC_OSC_SYS_33MHz     0x7C</span>
<span class="cp">#define INTEGRATOR_SC_OSC_SYS_MASK      0xFF</span>

<span class="cp">#define INTEGRATOR_SC_OSC_PCI_25MHz     0x100</span>
<span class="cp">#define INTEGRATOR_SC_OSC_PCI_33MHz     0x0</span>
<span class="cp">#define INTEGRATOR_SC_OSC_PCI_MASK      0x100</span>

<span class="cp">#define INTEGRATOR_SC_CTRL_SOFTRST      (1 &lt;&lt; 0)</span>
<span class="cp">#define INTEGRATOR_SC_CTRL_nFLVPPEN     (1 &lt;&lt; 1)</span>
<span class="cp">#define INTEGRATOR_SC_CTRL_nFLWP        (1 &lt;&lt; 2)</span>
<span class="cp">#define INTEGRATOR_SC_CTRL_URTS0        (1 &lt;&lt; 4)</span>
<span class="cp">#define INTEGRATOR_SC_CTRL_UDTR0        (1 &lt;&lt; 5)</span>
<span class="cp">#define INTEGRATOR_SC_CTRL_URTS1        (1 &lt;&lt; 6)</span>
<span class="cp">#define INTEGRATOR_SC_CTRL_UDTR1        (1 &lt;&lt; 7)</span>

<span class="cm">/*</span>
<span class="cm"> *  External Bus Interface</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_EBI_BASE             0x12000000</span>

<span class="cp">#define INTEGRATOR_EBI_CSR0_OFFSET      0x00</span>
<span class="cp">#define INTEGRATOR_EBI_CSR1_OFFSET      0x04</span>
<span class="cp">#define INTEGRATOR_EBI_CSR2_OFFSET      0x08</span>
<span class="cp">#define INTEGRATOR_EBI_CSR3_OFFSET      0x0C</span>
<span class="cp">#define INTEGRATOR_EBI_LOCK_OFFSET      0x20</span>

<span class="cp">#define INTEGRATOR_EBI_CSR0             (INTEGRATOR_EBI_BASE + INTEGRATOR_EBI_CSR0_OFFSET)</span>
<span class="cp">#define INTEGRATOR_EBI_CSR1             (INTEGRATOR_EBI_BASE + INTEGRATOR_EBI_CSR1_OFFSET)</span>
<span class="cp">#define INTEGRATOR_EBI_CSR2             (INTEGRATOR_EBI_BASE + INTEGRATOR_EBI_CSR2_OFFSET)</span>
<span class="cp">#define INTEGRATOR_EBI_CSR3             (INTEGRATOR_EBI_BASE + INTEGRATOR_EBI_CSR3_OFFSET)</span>
<span class="cp">#define INTEGRATOR_EBI_LOCK             (INTEGRATOR_EBI_BASE + INTEGRATOR_EBI_LOCK_OFFSET)</span>

<span class="cp">#define INTEGRATOR_EBI_8_BIT            0x00</span>
<span class="cp">#define INTEGRATOR_EBI_16_BIT           0x01</span>
<span class="cp">#define INTEGRATOR_EBI_32_BIT           0x02</span>
<span class="cp">#define INTEGRATOR_EBI_WRITE_ENABLE     0x04</span>
<span class="cp">#define INTEGRATOR_EBI_SYNC             0x08</span>
<span class="cp">#define INTEGRATOR_EBI_WS_2             0x00</span>
<span class="cp">#define INTEGRATOR_EBI_WS_3             0x10</span>
<span class="cp">#define INTEGRATOR_EBI_WS_4             0x20</span>
<span class="cp">#define INTEGRATOR_EBI_WS_5             0x30</span>
<span class="cp">#define INTEGRATOR_EBI_WS_6             0x40</span>
<span class="cp">#define INTEGRATOR_EBI_WS_7             0x50</span>
<span class="cp">#define INTEGRATOR_EBI_WS_8             0x60</span>
<span class="cp">#define INTEGRATOR_EBI_WS_9             0x70</span>
<span class="cp">#define INTEGRATOR_EBI_WS_10            0x80</span>
<span class="cp">#define INTEGRATOR_EBI_WS_11            0x90</span>
<span class="cp">#define INTEGRATOR_EBI_WS_12            0xA0</span>
<span class="cp">#define INTEGRATOR_EBI_WS_13            0xB0</span>
<span class="cp">#define INTEGRATOR_EBI_WS_14            0xC0</span>
<span class="cp">#define INTEGRATOR_EBI_WS_15            0xD0</span>
<span class="cp">#define INTEGRATOR_EBI_WS_16            0xE0</span>
<span class="cp">#define INTEGRATOR_EBI_WS_17            0xF0</span>


<span class="cp">#define INTEGRATOR_CT_BASE              0x13000000	 </span><span class="cm">/*  Counter/Timers */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_IC_BASE              0x14000000	 </span><span class="cm">/*  Interrupt Controller */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_RTC_BASE             0x15000000	 </span><span class="cm">/*  Real Time Clock */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_UART0_BASE           0x16000000	 </span><span class="cm">/*  UART 0 */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_UART1_BASE           0x17000000	 </span><span class="cm">/*  UART 1 */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_KBD_BASE             0x18000000	 </span><span class="cm">/*  Keyboard */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_MOUSE_BASE           0x19000000	 </span><span class="cm">/*  Mouse */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *  LED&#39;s &amp; Switches</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define INTEGRATOR_DBG_ALPHA_OFFSET     0x00</span>
<span class="cp">#define INTEGRATOR_DBG_LEDS_OFFSET      0x04</span>
<span class="cp">#define INTEGRATOR_DBG_SWITCH_OFFSET    0x08</span>

<span class="cp">#define INTEGRATOR_DBG_BASE             0x1A000000</span>
<span class="cp">#define INTEGRATOR_DBG_ALPHA            (INTEGRATOR_DBG_BASE + INTEGRATOR_DBG_ALPHA_OFFSET)</span>
<span class="cp">#define INTEGRATOR_DBG_LEDS             (INTEGRATOR_DBG_BASE + INTEGRATOR_DBG_LEDS_OFFSET)</span>
<span class="cp">#define INTEGRATOR_DBG_SWITCH           (INTEGRATOR_DBG_BASE + INTEGRATOR_DBG_SWITCH_OFFSET)</span>

<span class="cp">#define INTEGRATOR_AP_GPIO_BASE		0x1B000000	</span><span class="cm">/* GPIO */</span><span class="cp"></span>

<span class="cp">#define INTEGRATOR_CP_MMC_BASE		0x1C000000	</span><span class="cm">/* MMC */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_CP_AACI_BASE		0x1D000000	</span><span class="cm">/* AACI */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_CP_ETH_BASE		0xC8000000	</span><span class="cm">/* Ethernet */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_CP_GPIO_BASE		0xC9000000	</span><span class="cm">/* GPIO */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_CP_SIC_BASE		0xCA000000	</span><span class="cm">/* SIC */</span><span class="cp"></span>
<span class="cp">#define INTEGRATOR_CP_CTL_BASE		0xCB000000	</span><span class="cm">/* CP system control */</span><span class="cp"></span>

<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  KMI keyboard/mouse definitions</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> */</span>
<span class="cm">/* PS2 Keyboard interface */</span>
<span class="cp">#define KMI0_BASE                       INTEGRATOR_KBD_BASE</span>

<span class="cm">/* PS2 Mouse interface */</span>
<span class="cp">#define KMI1_BASE                       INTEGRATOR_MOUSE_BASE</span>

<span class="cm">/* KMI definitions are now in include/asm-arm/hardware/amba_kmi.h -- rmk */</span>

<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  Where in the memory map does PCI live?</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *  This represents a fairly liberal usage of address space.  Even though</span>
<span class="cm"> *  the V3 only has two windows (therefore we need to map stuff on the fly),</span>
<span class="cm"> *  we maintain the same addresses, even if they&#39;re not mapped.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define PHYS_PCI_MEM_BASE               0x40000000   </span><span class="cm">/* 512M to xxx */</span><span class="cp"></span>
<span class="cm">/*  unused 256M from A0000000-AFFFFFFF might be used for I2O ???</span>
<span class="cm"> */</span>
<span class="cp">#define PHYS_PCI_IO_BASE                0x60000000   </span><span class="cm">/* 16M to xxx */</span><span class="cp"></span>
<span class="cm">/*  unused (128-16)M from B1000000-B7FFFFFF</span>
<span class="cm"> */</span>
<span class="cp">#define PHYS_PCI_CONFIG_BASE            0x61000000   </span><span class="cm">/* 16M to xxx */</span><span class="cp"></span>
<span class="cm">/*  unused ((128-16)M - 64K) from XXX</span>
<span class="cm"> */</span>
<span class="cp">#define PHYS_PCI_V3_BASE                0x62000000</span>

<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  Integrator Interrupt Controllers</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> *  Offsets from interrupt controller base</span>
<span class="cm"> *</span>
<span class="cm"> *  System Controller interrupt controller base is</span>
<span class="cm"> *</span>
<span class="cm"> * 	INTEGRATOR_IC_BASE + (header_number &lt;&lt; 6)</span>
<span class="cm"> *</span>
<span class="cm"> *  Core Module interrupt controller base is</span>
<span class="cm"> *</span>
<span class="cm"> * 	INTEGRATOR_HDR_IC</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_STATUS                      0</span>
<span class="cp">#define IRQ_RAW_STATUS                  0x04</span>
<span class="cp">#define IRQ_ENABLE                      0x08</span>
<span class="cp">#define IRQ_ENABLE_SET                  0x08</span>
<span class="cp">#define IRQ_ENABLE_CLEAR                0x0C</span>

<span class="cp">#define INT_SOFT_SET                    0x10</span>
<span class="cp">#define INT_SOFT_CLEAR                  0x14</span>

<span class="cp">#define FIQ_STATUS                      0x20</span>
<span class="cp">#define FIQ_RAW_STATUS                  0x24</span>
<span class="cp">#define FIQ_ENABLE                      0x28</span>
<span class="cp">#define FIQ_ENABLE_SET                  0x28</span>
<span class="cp">#define FIQ_ENABLE_CLEAR                0x2C</span>


<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  Interrupts</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  Each Core Module has two interrupts controllers, one on the core module</span>
<span class="cm"> *  itself and one in the system controller on the motherboard.  The</span>
<span class="cm"> *  READ_INT macro in target.s reads both interrupt controllers and returns</span>
<span class="cm"> *  a 32 bit bitmask, bits 0 to 23 are interrupts from the system controller</span>
<span class="cm"> *  and bits 24 to 31 are from the core module.</span>
<span class="cm"> *</span>
<span class="cm"> *  The following definitions relate to the bitmask returned by READ_INT.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* ------------------------------------------------------------------------</span>
<span class="cm"> *  LED&#39;s</span>
<span class="cm"> * ------------------------------------------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#define GREEN_LED                       0x01</span>
<span class="cp">#define YELLOW_LED                      0x02</span>
<span class="cp">#define RED_LED                         0x04</span>
<span class="cp">#define GREEN_LED_2                     0x08</span>
<span class="cp">#define ALL_LEDS                        0x0F</span>

<span class="cp">#define LED_BANK                        INTEGRATOR_DBG_LEDS</span>

<span class="cm">/*</span>
<span class="cm"> *  Timer definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Only use timer 1 &amp; 2</span>
<span class="cm"> *  (both run at 24MHz and will need the clock divider set to 16).</span>
<span class="cm"> *</span>
<span class="cm"> *  Timer 0 runs at bus frequency</span>
<span class="cm"> */</span>

<span class="cp">#define INTEGRATOR_TIMER0_BASE          INTEGRATOR_CT_BASE</span>
<span class="cp">#define INTEGRATOR_TIMER1_BASE          (INTEGRATOR_CT_BASE + 0x100)</span>
<span class="cp">#define INTEGRATOR_TIMER2_BASE          (INTEGRATOR_CT_BASE + 0x200)</span>

<span class="cp">#define INTEGRATOR_CSR_BASE             0x10000000</span>
<span class="cp">#define INTEGRATOR_CSR_SIZE             0x10000000</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
