INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.srcs/sources_1/new/AND_Gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.srcs/sim_1/new/AND_Gate_Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_Gate_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mo/Desktop/Github/ce-road-to-mastery/02-tutorials/03-fpga-projects/00_hello_world/00_hello_world.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
