TimeQuest Timing Analyzer report for mem_2_port
Thu May 02 17:10:28 2019
Quartus II 64-Bit Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name      ; mem_2_port                                        ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 313.58 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.189 ; -65.456       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -253.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.189 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.101      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a2~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a3~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a4~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a5~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a6~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a7~portb_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.037     ; 2.843      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                         ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
; 2.920 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 0.000        ; -0.053     ; 3.101      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_a[*]  ; clock      ; 4.458  ; 4.458  ; Rise       ; clock           ;
;  address_a[0] ; clock      ; 3.419  ; 3.419  ; Rise       ; clock           ;
;  address_a[1] ; clock      ; 3.604  ; 3.604  ; Rise       ; clock           ;
;  address_a[2] ; clock      ; 4.110  ; 4.110  ; Rise       ; clock           ;
;  address_a[3] ; clock      ; 4.458  ; 4.458  ; Rise       ; clock           ;
;  address_a[4] ; clock      ; 3.978  ; 3.978  ; Rise       ; clock           ;
;  address_a[5] ; clock      ; 3.875  ; 3.875  ; Rise       ; clock           ;
; address_b[*]  ; clock      ; 4.475  ; 4.475  ; Rise       ; clock           ;
;  address_b[0] ; clock      ; 4.475  ; 4.475  ; Rise       ; clock           ;
;  address_b[1] ; clock      ; 3.665  ; 3.665  ; Rise       ; clock           ;
;  address_b[2] ; clock      ; 3.101  ; 3.101  ; Rise       ; clock           ;
;  address_b[3] ; clock      ; 3.861  ; 3.861  ; Rise       ; clock           ;
;  address_b[4] ; clock      ; 3.168  ; 3.168  ; Rise       ; clock           ;
;  address_b[5] ; clock      ; 3.843  ; 3.843  ; Rise       ; clock           ;
; byteena_a[*]  ; clock      ; 3.623  ; 3.623  ; Rise       ; clock           ;
;  byteena_a[0] ; clock      ; 3.623  ; 3.623  ; Rise       ; clock           ;
; data_a[*]     ; clock      ; 4.432  ; 4.432  ; Rise       ; clock           ;
;  data_a[0]    ; clock      ; 3.777  ; 3.777  ; Rise       ; clock           ;
;  data_a[1]    ; clock      ; 3.970  ; 3.970  ; Rise       ; clock           ;
;  data_a[2]    ; clock      ; 3.350  ; 3.350  ; Rise       ; clock           ;
;  data_a[3]    ; clock      ; 4.416  ; 4.416  ; Rise       ; clock           ;
;  data_a[4]    ; clock      ; 4.011  ; 4.011  ; Rise       ; clock           ;
;  data_a[5]    ; clock      ; 4.432  ; 4.432  ; Rise       ; clock           ;
;  data_a[6]    ; clock      ; 3.126  ; 3.126  ; Rise       ; clock           ;
;  data_a[7]    ; clock      ; 3.364  ; 3.364  ; Rise       ; clock           ;
; data_b[*]     ; clock      ; 4.159  ; 4.159  ; Rise       ; clock           ;
;  data_b[0]    ; clock      ; 4.159  ; 4.159  ; Rise       ; clock           ;
;  data_b[1]    ; clock      ; 3.825  ; 3.825  ; Rise       ; clock           ;
;  data_b[2]    ; clock      ; 3.355  ; 3.355  ; Rise       ; clock           ;
;  data_b[3]    ; clock      ; 3.400  ; 3.400  ; Rise       ; clock           ;
;  data_b[4]    ; clock      ; 3.332  ; 3.332  ; Rise       ; clock           ;
;  data_b[5]    ; clock      ; 3.823  ; 3.823  ; Rise       ; clock           ;
;  data_b[6]    ; clock      ; 3.378  ; 3.378  ; Rise       ; clock           ;
;  data_b[7]    ; clock      ; 3.835  ; 3.835  ; Rise       ; clock           ;
; wren_a        ; clock      ; -0.220 ; -0.220 ; Rise       ; clock           ;
; wren_b        ; clock      ; -0.242 ; -0.242 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_a[*]  ; clock      ; -3.150 ; -3.150 ; Rise       ; clock           ;
;  address_a[0] ; clock      ; -3.150 ; -3.150 ; Rise       ; clock           ;
;  address_a[1] ; clock      ; -3.335 ; -3.335 ; Rise       ; clock           ;
;  address_a[2] ; clock      ; -3.841 ; -3.841 ; Rise       ; clock           ;
;  address_a[3] ; clock      ; -4.189 ; -4.189 ; Rise       ; clock           ;
;  address_a[4] ; clock      ; -3.709 ; -3.709 ; Rise       ; clock           ;
;  address_a[5] ; clock      ; -3.606 ; -3.606 ; Rise       ; clock           ;
; address_b[*]  ; clock      ; -2.832 ; -2.832 ; Rise       ; clock           ;
;  address_b[0] ; clock      ; -4.206 ; -4.206 ; Rise       ; clock           ;
;  address_b[1] ; clock      ; -3.396 ; -3.396 ; Rise       ; clock           ;
;  address_b[2] ; clock      ; -2.832 ; -2.832 ; Rise       ; clock           ;
;  address_b[3] ; clock      ; -3.592 ; -3.592 ; Rise       ; clock           ;
;  address_b[4] ; clock      ; -2.899 ; -2.899 ; Rise       ; clock           ;
;  address_b[5] ; clock      ; -3.574 ; -3.574 ; Rise       ; clock           ;
; byteena_a[*]  ; clock      ; -3.354 ; -3.354 ; Rise       ; clock           ;
;  byteena_a[0] ; clock      ; -3.354 ; -3.354 ; Rise       ; clock           ;
; data_a[*]     ; clock      ; -2.857 ; -2.857 ; Rise       ; clock           ;
;  data_a[0]    ; clock      ; -3.508 ; -3.508 ; Rise       ; clock           ;
;  data_a[1]    ; clock      ; -3.701 ; -3.701 ; Rise       ; clock           ;
;  data_a[2]    ; clock      ; -3.081 ; -3.081 ; Rise       ; clock           ;
;  data_a[3]    ; clock      ; -4.147 ; -4.147 ; Rise       ; clock           ;
;  data_a[4]    ; clock      ; -3.742 ; -3.742 ; Rise       ; clock           ;
;  data_a[5]    ; clock      ; -4.163 ; -4.163 ; Rise       ; clock           ;
;  data_a[6]    ; clock      ; -2.857 ; -2.857 ; Rise       ; clock           ;
;  data_a[7]    ; clock      ; -3.095 ; -3.095 ; Rise       ; clock           ;
; data_b[*]     ; clock      ; -3.063 ; -3.063 ; Rise       ; clock           ;
;  data_b[0]    ; clock      ; -3.890 ; -3.890 ; Rise       ; clock           ;
;  data_b[1]    ; clock      ; -3.556 ; -3.556 ; Rise       ; clock           ;
;  data_b[2]    ; clock      ; -3.086 ; -3.086 ; Rise       ; clock           ;
;  data_b[3]    ; clock      ; -3.131 ; -3.131 ; Rise       ; clock           ;
;  data_b[4]    ; clock      ; -3.063 ; -3.063 ; Rise       ; clock           ;
;  data_b[5]    ; clock      ; -3.554 ; -3.554 ; Rise       ; clock           ;
;  data_b[6]    ; clock      ; -3.109 ; -3.109 ; Rise       ; clock           ;
;  data_b[7]    ; clock      ; -3.566 ; -3.566 ; Rise       ; clock           ;
; wren_a        ; clock      ; 0.489  ; 0.489  ; Rise       ; clock           ;
; wren_b        ; clock      ; 0.511  ; 0.511  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q_a[*]    ; clock      ; 7.494 ; 7.494 ; Rise       ; clock           ;
;  q_a[0]   ; clock      ; 6.589 ; 6.589 ; Rise       ; clock           ;
;  q_a[1]   ; clock      ; 7.494 ; 7.494 ; Rise       ; clock           ;
;  q_a[2]   ; clock      ; 6.799 ; 6.799 ; Rise       ; clock           ;
;  q_a[3]   ; clock      ; 6.592 ; 6.592 ; Rise       ; clock           ;
;  q_a[4]   ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q_a[5]   ; clock      ; 6.788 ; 6.788 ; Rise       ; clock           ;
;  q_a[6]   ; clock      ; 7.121 ; 7.121 ; Rise       ; clock           ;
;  q_a[7]   ; clock      ; 7.227 ; 7.227 ; Rise       ; clock           ;
; q_b[*]    ; clock      ; 8.440 ; 8.440 ; Rise       ; clock           ;
;  q_b[0]   ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  q_b[1]   ; clock      ; 6.608 ; 6.608 ; Rise       ; clock           ;
;  q_b[2]   ; clock      ; 7.060 ; 7.060 ; Rise       ; clock           ;
;  q_b[3]   ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  q_b[4]   ; clock      ; 7.398 ; 7.398 ; Rise       ; clock           ;
;  q_b[5]   ; clock      ; 8.440 ; 8.440 ; Rise       ; clock           ;
;  q_b[6]   ; clock      ; 7.141 ; 7.141 ; Rise       ; clock           ;
;  q_b[7]   ; clock      ; 6.886 ; 6.886 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q_a[*]    ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q_a[0]   ; clock      ; 6.589 ; 6.589 ; Rise       ; clock           ;
;  q_a[1]   ; clock      ; 7.494 ; 7.494 ; Rise       ; clock           ;
;  q_a[2]   ; clock      ; 6.799 ; 6.799 ; Rise       ; clock           ;
;  q_a[3]   ; clock      ; 6.592 ; 6.592 ; Rise       ; clock           ;
;  q_a[4]   ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q_a[5]   ; clock      ; 6.788 ; 6.788 ; Rise       ; clock           ;
;  q_a[6]   ; clock      ; 7.121 ; 7.121 ; Rise       ; clock           ;
;  q_a[7]   ; clock      ; 7.227 ; 7.227 ; Rise       ; clock           ;
; q_b[*]    ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  q_b[0]   ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  q_b[1]   ; clock      ; 6.608 ; 6.608 ; Rise       ; clock           ;
;  q_b[2]   ; clock      ; 7.060 ; 7.060 ; Rise       ; clock           ;
;  q_b[3]   ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  q_b[4]   ; clock      ; 7.398 ; 7.398 ; Rise       ; clock           ;
;  q_b[5]   ; clock      ; 8.440 ; 8.440 ; Rise       ; clock           ;
;  q_b[6]   ; clock      ; 7.141 ; 7.141 ; Rise       ; clock           ;
;  q_b[7]   ; clock      ; 6.886 ; 6.886 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -39.016       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.840 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -253.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a2~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a3~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a4~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a5~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a6~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a7~portb_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.018     ; 2.438      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                         ; clock        ; clock       ; 1.000        ; -0.020     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                         ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6] ; clock        ; clock       ; 0.000        ; -0.020     ; 1.960      ;
+-------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|q_b[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a0~portb_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_9a72:auto_generated|ram_block1a1~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_a[*]  ; clock      ; 2.406  ; 2.406  ; Rise       ; clock           ;
;  address_a[0] ; clock      ; 1.807  ; 1.807  ; Rise       ; clock           ;
;  address_a[1] ; clock      ; 1.872  ; 1.872  ; Rise       ; clock           ;
;  address_a[2] ; clock      ; 2.146  ; 2.146  ; Rise       ; clock           ;
;  address_a[3] ; clock      ; 2.406  ; 2.406  ; Rise       ; clock           ;
;  address_a[4] ; clock      ; 2.115  ; 2.115  ; Rise       ; clock           ;
;  address_a[5] ; clock      ; 2.045  ; 2.045  ; Rise       ; clock           ;
; address_b[*]  ; clock      ; 2.422  ; 2.422  ; Rise       ; clock           ;
;  address_b[0] ; clock      ; 2.422  ; 2.422  ; Rise       ; clock           ;
;  address_b[1] ; clock      ; 1.936  ; 1.936  ; Rise       ; clock           ;
;  address_b[2] ; clock      ; 1.642  ; 1.642  ; Rise       ; clock           ;
;  address_b[3] ; clock      ; 2.012  ; 2.012  ; Rise       ; clock           ;
;  address_b[4] ; clock      ; 1.711  ; 1.711  ; Rise       ; clock           ;
;  address_b[5] ; clock      ; 2.005  ; 2.005  ; Rise       ; clock           ;
; byteena_a[*]  ; clock      ; 1.902  ; 1.902  ; Rise       ; clock           ;
;  byteena_a[0] ; clock      ; 1.902  ; 1.902  ; Rise       ; clock           ;
; data_a[*]     ; clock      ; 2.381  ; 2.381  ; Rise       ; clock           ;
;  data_a[0]    ; clock      ; 2.033  ; 2.033  ; Rise       ; clock           ;
;  data_a[1]    ; clock      ; 2.106  ; 2.106  ; Rise       ; clock           ;
;  data_a[2]    ; clock      ; 1.747  ; 1.747  ; Rise       ; clock           ;
;  data_a[3]    ; clock      ; 2.376  ; 2.376  ; Rise       ; clock           ;
;  data_a[4]    ; clock      ; 2.125  ; 2.125  ; Rise       ; clock           ;
;  data_a[5]    ; clock      ; 2.381  ; 2.381  ; Rise       ; clock           ;
;  data_a[6]    ; clock      ; 1.650  ; 1.650  ; Rise       ; clock           ;
;  data_a[7]    ; clock      ; 1.760  ; 1.760  ; Rise       ; clock           ;
; data_b[*]     ; clock      ; 2.179  ; 2.179  ; Rise       ; clock           ;
;  data_b[0]    ; clock      ; 2.179  ; 2.179  ; Rise       ; clock           ;
;  data_b[1]    ; clock      ; 1.977  ; 1.977  ; Rise       ; clock           ;
;  data_b[2]    ; clock      ; 1.764  ; 1.764  ; Rise       ; clock           ;
;  data_b[3]    ; clock      ; 1.792  ; 1.792  ; Rise       ; clock           ;
;  data_b[4]    ; clock      ; 1.737  ; 1.737  ; Rise       ; clock           ;
;  data_b[5]    ; clock      ; 1.978  ; 1.978  ; Rise       ; clock           ;
;  data_b[6]    ; clock      ; 1.790  ; 1.790  ; Rise       ; clock           ;
;  data_b[7]    ; clock      ; 1.980  ; 1.980  ; Rise       ; clock           ;
; wren_a        ; clock      ; -0.482 ; -0.482 ; Rise       ; clock           ;
; wren_b        ; clock      ; -0.484 ; -0.484 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_a[*]  ; clock      ; -1.668 ; -1.668 ; Rise       ; clock           ;
;  address_a[0] ; clock      ; -1.668 ; -1.668 ; Rise       ; clock           ;
;  address_a[1] ; clock      ; -1.733 ; -1.733 ; Rise       ; clock           ;
;  address_a[2] ; clock      ; -2.007 ; -2.007 ; Rise       ; clock           ;
;  address_a[3] ; clock      ; -2.267 ; -2.267 ; Rise       ; clock           ;
;  address_a[4] ; clock      ; -1.976 ; -1.976 ; Rise       ; clock           ;
;  address_a[5] ; clock      ; -1.906 ; -1.906 ; Rise       ; clock           ;
; address_b[*]  ; clock      ; -1.503 ; -1.503 ; Rise       ; clock           ;
;  address_b[0] ; clock      ; -2.283 ; -2.283 ; Rise       ; clock           ;
;  address_b[1] ; clock      ; -1.797 ; -1.797 ; Rise       ; clock           ;
;  address_b[2] ; clock      ; -1.503 ; -1.503 ; Rise       ; clock           ;
;  address_b[3] ; clock      ; -1.873 ; -1.873 ; Rise       ; clock           ;
;  address_b[4] ; clock      ; -1.572 ; -1.572 ; Rise       ; clock           ;
;  address_b[5] ; clock      ; -1.866 ; -1.866 ; Rise       ; clock           ;
; byteena_a[*]  ; clock      ; -1.763 ; -1.763 ; Rise       ; clock           ;
;  byteena_a[0] ; clock      ; -1.763 ; -1.763 ; Rise       ; clock           ;
; data_a[*]     ; clock      ; -1.511 ; -1.511 ; Rise       ; clock           ;
;  data_a[0]    ; clock      ; -1.894 ; -1.894 ; Rise       ; clock           ;
;  data_a[1]    ; clock      ; -1.967 ; -1.967 ; Rise       ; clock           ;
;  data_a[2]    ; clock      ; -1.608 ; -1.608 ; Rise       ; clock           ;
;  data_a[3]    ; clock      ; -2.237 ; -2.237 ; Rise       ; clock           ;
;  data_a[4]    ; clock      ; -1.986 ; -1.986 ; Rise       ; clock           ;
;  data_a[5]    ; clock      ; -2.242 ; -2.242 ; Rise       ; clock           ;
;  data_a[6]    ; clock      ; -1.511 ; -1.511 ; Rise       ; clock           ;
;  data_a[7]    ; clock      ; -1.621 ; -1.621 ; Rise       ; clock           ;
; data_b[*]     ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  data_b[0]    ; clock      ; -2.040 ; -2.040 ; Rise       ; clock           ;
;  data_b[1]    ; clock      ; -1.838 ; -1.838 ; Rise       ; clock           ;
;  data_b[2]    ; clock      ; -1.625 ; -1.625 ; Rise       ; clock           ;
;  data_b[3]    ; clock      ; -1.653 ; -1.653 ; Rise       ; clock           ;
;  data_b[4]    ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  data_b[5]    ; clock      ; -1.839 ; -1.839 ; Rise       ; clock           ;
;  data_b[6]    ; clock      ; -1.651 ; -1.651 ; Rise       ; clock           ;
;  data_b[7]    ; clock      ; -1.841 ; -1.841 ; Rise       ; clock           ;
; wren_a        ; clock      ; 0.621  ; 0.621  ; Rise       ; clock           ;
; wren_b        ; clock      ; 0.623  ; 0.623  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q_a[*]    ; clock      ; 4.182 ; 4.182 ; Rise       ; clock           ;
;  q_a[0]   ; clock      ; 3.783 ; 3.783 ; Rise       ; clock           ;
;  q_a[1]   ; clock      ; 4.182 ; 4.182 ; Rise       ; clock           ;
;  q_a[2]   ; clock      ; 3.872 ; 3.872 ; Rise       ; clock           ;
;  q_a[3]   ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_a[4]   ; clock      ; 3.780 ; 3.780 ; Rise       ; clock           ;
;  q_a[5]   ; clock      ; 3.859 ; 3.859 ; Rise       ; clock           ;
;  q_a[6]   ; clock      ; 4.033 ; 4.033 ; Rise       ; clock           ;
;  q_a[7]   ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
; q_b[*]    ; clock      ; 4.773 ; 4.773 ; Rise       ; clock           ;
;  q_b[0]   ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
;  q_b[1]   ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  q_b[2]   ; clock      ; 4.001 ; 4.001 ; Rise       ; clock           ;
;  q_b[3]   ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_b[4]   ; clock      ; 4.185 ; 4.185 ; Rise       ; clock           ;
;  q_b[5]   ; clock      ; 4.773 ; 4.773 ; Rise       ; clock           ;
;  q_b[6]   ; clock      ; 4.044 ; 4.044 ; Rise       ; clock           ;
;  q_b[7]   ; clock      ; 3.936 ; 3.936 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q_a[*]    ; clock      ; 3.780 ; 3.780 ; Rise       ; clock           ;
;  q_a[0]   ; clock      ; 3.783 ; 3.783 ; Rise       ; clock           ;
;  q_a[1]   ; clock      ; 4.182 ; 4.182 ; Rise       ; clock           ;
;  q_a[2]   ; clock      ; 3.872 ; 3.872 ; Rise       ; clock           ;
;  q_a[3]   ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_a[4]   ; clock      ; 3.780 ; 3.780 ; Rise       ; clock           ;
;  q_a[5]   ; clock      ; 3.859 ; 3.859 ; Rise       ; clock           ;
;  q_a[6]   ; clock      ; 4.033 ; 4.033 ; Rise       ; clock           ;
;  q_a[7]   ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
; q_b[*]    ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_b[0]   ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
;  q_b[1]   ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  q_b[2]   ; clock      ; 4.001 ; 4.001 ; Rise       ; clock           ;
;  q_b[3]   ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_b[4]   ; clock      ; 4.185 ; 4.185 ; Rise       ; clock           ;
;  q_b[5]   ; clock      ; 4.773 ; 4.773 ; Rise       ; clock           ;
;  q_b[6]   ; clock      ; 4.044 ; 4.044 ; Rise       ; clock           ;
;  q_b[7]   ; clock      ; 3.936 ; 3.936 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.189  ; 1.840 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -2.189  ; 1.840 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -65.456 ; 0.0   ; 0.0      ; 0.0     ; -253.38             ;
;  clock           ; -65.456 ; 0.000 ; N/A      ; N/A     ; -253.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_a[*]  ; clock      ; 4.458  ; 4.458  ; Rise       ; clock           ;
;  address_a[0] ; clock      ; 3.419  ; 3.419  ; Rise       ; clock           ;
;  address_a[1] ; clock      ; 3.604  ; 3.604  ; Rise       ; clock           ;
;  address_a[2] ; clock      ; 4.110  ; 4.110  ; Rise       ; clock           ;
;  address_a[3] ; clock      ; 4.458  ; 4.458  ; Rise       ; clock           ;
;  address_a[4] ; clock      ; 3.978  ; 3.978  ; Rise       ; clock           ;
;  address_a[5] ; clock      ; 3.875  ; 3.875  ; Rise       ; clock           ;
; address_b[*]  ; clock      ; 4.475  ; 4.475  ; Rise       ; clock           ;
;  address_b[0] ; clock      ; 4.475  ; 4.475  ; Rise       ; clock           ;
;  address_b[1] ; clock      ; 3.665  ; 3.665  ; Rise       ; clock           ;
;  address_b[2] ; clock      ; 3.101  ; 3.101  ; Rise       ; clock           ;
;  address_b[3] ; clock      ; 3.861  ; 3.861  ; Rise       ; clock           ;
;  address_b[4] ; clock      ; 3.168  ; 3.168  ; Rise       ; clock           ;
;  address_b[5] ; clock      ; 3.843  ; 3.843  ; Rise       ; clock           ;
; byteena_a[*]  ; clock      ; 3.623  ; 3.623  ; Rise       ; clock           ;
;  byteena_a[0] ; clock      ; 3.623  ; 3.623  ; Rise       ; clock           ;
; data_a[*]     ; clock      ; 4.432  ; 4.432  ; Rise       ; clock           ;
;  data_a[0]    ; clock      ; 3.777  ; 3.777  ; Rise       ; clock           ;
;  data_a[1]    ; clock      ; 3.970  ; 3.970  ; Rise       ; clock           ;
;  data_a[2]    ; clock      ; 3.350  ; 3.350  ; Rise       ; clock           ;
;  data_a[3]    ; clock      ; 4.416  ; 4.416  ; Rise       ; clock           ;
;  data_a[4]    ; clock      ; 4.011  ; 4.011  ; Rise       ; clock           ;
;  data_a[5]    ; clock      ; 4.432  ; 4.432  ; Rise       ; clock           ;
;  data_a[6]    ; clock      ; 3.126  ; 3.126  ; Rise       ; clock           ;
;  data_a[7]    ; clock      ; 3.364  ; 3.364  ; Rise       ; clock           ;
; data_b[*]     ; clock      ; 4.159  ; 4.159  ; Rise       ; clock           ;
;  data_b[0]    ; clock      ; 4.159  ; 4.159  ; Rise       ; clock           ;
;  data_b[1]    ; clock      ; 3.825  ; 3.825  ; Rise       ; clock           ;
;  data_b[2]    ; clock      ; 3.355  ; 3.355  ; Rise       ; clock           ;
;  data_b[3]    ; clock      ; 3.400  ; 3.400  ; Rise       ; clock           ;
;  data_b[4]    ; clock      ; 3.332  ; 3.332  ; Rise       ; clock           ;
;  data_b[5]    ; clock      ; 3.823  ; 3.823  ; Rise       ; clock           ;
;  data_b[6]    ; clock      ; 3.378  ; 3.378  ; Rise       ; clock           ;
;  data_b[7]    ; clock      ; 3.835  ; 3.835  ; Rise       ; clock           ;
; wren_a        ; clock      ; -0.220 ; -0.220 ; Rise       ; clock           ;
; wren_b        ; clock      ; -0.242 ; -0.242 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; address_a[*]  ; clock      ; -1.668 ; -1.668 ; Rise       ; clock           ;
;  address_a[0] ; clock      ; -1.668 ; -1.668 ; Rise       ; clock           ;
;  address_a[1] ; clock      ; -1.733 ; -1.733 ; Rise       ; clock           ;
;  address_a[2] ; clock      ; -2.007 ; -2.007 ; Rise       ; clock           ;
;  address_a[3] ; clock      ; -2.267 ; -2.267 ; Rise       ; clock           ;
;  address_a[4] ; clock      ; -1.976 ; -1.976 ; Rise       ; clock           ;
;  address_a[5] ; clock      ; -1.906 ; -1.906 ; Rise       ; clock           ;
; address_b[*]  ; clock      ; -1.503 ; -1.503 ; Rise       ; clock           ;
;  address_b[0] ; clock      ; -2.283 ; -2.283 ; Rise       ; clock           ;
;  address_b[1] ; clock      ; -1.797 ; -1.797 ; Rise       ; clock           ;
;  address_b[2] ; clock      ; -1.503 ; -1.503 ; Rise       ; clock           ;
;  address_b[3] ; clock      ; -1.873 ; -1.873 ; Rise       ; clock           ;
;  address_b[4] ; clock      ; -1.572 ; -1.572 ; Rise       ; clock           ;
;  address_b[5] ; clock      ; -1.866 ; -1.866 ; Rise       ; clock           ;
; byteena_a[*]  ; clock      ; -1.763 ; -1.763 ; Rise       ; clock           ;
;  byteena_a[0] ; clock      ; -1.763 ; -1.763 ; Rise       ; clock           ;
; data_a[*]     ; clock      ; -1.511 ; -1.511 ; Rise       ; clock           ;
;  data_a[0]    ; clock      ; -1.894 ; -1.894 ; Rise       ; clock           ;
;  data_a[1]    ; clock      ; -1.967 ; -1.967 ; Rise       ; clock           ;
;  data_a[2]    ; clock      ; -1.608 ; -1.608 ; Rise       ; clock           ;
;  data_a[3]    ; clock      ; -2.237 ; -2.237 ; Rise       ; clock           ;
;  data_a[4]    ; clock      ; -1.986 ; -1.986 ; Rise       ; clock           ;
;  data_a[5]    ; clock      ; -2.242 ; -2.242 ; Rise       ; clock           ;
;  data_a[6]    ; clock      ; -1.511 ; -1.511 ; Rise       ; clock           ;
;  data_a[7]    ; clock      ; -1.621 ; -1.621 ; Rise       ; clock           ;
; data_b[*]     ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  data_b[0]    ; clock      ; -2.040 ; -2.040 ; Rise       ; clock           ;
;  data_b[1]    ; clock      ; -1.838 ; -1.838 ; Rise       ; clock           ;
;  data_b[2]    ; clock      ; -1.625 ; -1.625 ; Rise       ; clock           ;
;  data_b[3]    ; clock      ; -1.653 ; -1.653 ; Rise       ; clock           ;
;  data_b[4]    ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  data_b[5]    ; clock      ; -1.839 ; -1.839 ; Rise       ; clock           ;
;  data_b[6]    ; clock      ; -1.651 ; -1.651 ; Rise       ; clock           ;
;  data_b[7]    ; clock      ; -1.841 ; -1.841 ; Rise       ; clock           ;
; wren_a        ; clock      ; 0.621  ; 0.621  ; Rise       ; clock           ;
; wren_b        ; clock      ; 0.623  ; 0.623  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q_a[*]    ; clock      ; 7.494 ; 7.494 ; Rise       ; clock           ;
;  q_a[0]   ; clock      ; 6.589 ; 6.589 ; Rise       ; clock           ;
;  q_a[1]   ; clock      ; 7.494 ; 7.494 ; Rise       ; clock           ;
;  q_a[2]   ; clock      ; 6.799 ; 6.799 ; Rise       ; clock           ;
;  q_a[3]   ; clock      ; 6.592 ; 6.592 ; Rise       ; clock           ;
;  q_a[4]   ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q_a[5]   ; clock      ; 6.788 ; 6.788 ; Rise       ; clock           ;
;  q_a[6]   ; clock      ; 7.121 ; 7.121 ; Rise       ; clock           ;
;  q_a[7]   ; clock      ; 7.227 ; 7.227 ; Rise       ; clock           ;
; q_b[*]    ; clock      ; 8.440 ; 8.440 ; Rise       ; clock           ;
;  q_b[0]   ; clock      ; 7.103 ; 7.103 ; Rise       ; clock           ;
;  q_b[1]   ; clock      ; 6.608 ; 6.608 ; Rise       ; clock           ;
;  q_b[2]   ; clock      ; 7.060 ; 7.060 ; Rise       ; clock           ;
;  q_b[3]   ; clock      ; 6.598 ; 6.598 ; Rise       ; clock           ;
;  q_b[4]   ; clock      ; 7.398 ; 7.398 ; Rise       ; clock           ;
;  q_b[5]   ; clock      ; 8.440 ; 8.440 ; Rise       ; clock           ;
;  q_b[6]   ; clock      ; 7.141 ; 7.141 ; Rise       ; clock           ;
;  q_b[7]   ; clock      ; 6.886 ; 6.886 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q_a[*]    ; clock      ; 3.780 ; 3.780 ; Rise       ; clock           ;
;  q_a[0]   ; clock      ; 3.783 ; 3.783 ; Rise       ; clock           ;
;  q_a[1]   ; clock      ; 4.182 ; 4.182 ; Rise       ; clock           ;
;  q_a[2]   ; clock      ; 3.872 ; 3.872 ; Rise       ; clock           ;
;  q_a[3]   ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_a[4]   ; clock      ; 3.780 ; 3.780 ; Rise       ; clock           ;
;  q_a[5]   ; clock      ; 3.859 ; 3.859 ; Rise       ; clock           ;
;  q_a[6]   ; clock      ; 4.033 ; 4.033 ; Rise       ; clock           ;
;  q_a[7]   ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
; q_b[*]    ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_b[0]   ; clock      ; 4.063 ; 4.063 ; Rise       ; clock           ;
;  q_b[1]   ; clock      ; 3.797 ; 3.797 ; Rise       ; clock           ;
;  q_b[2]   ; clock      ; 4.001 ; 4.001 ; Rise       ; clock           ;
;  q_b[3]   ; clock      ; 3.790 ; 3.790 ; Rise       ; clock           ;
;  q_b[4]   ; clock      ; 4.185 ; 4.185 ; Rise       ; clock           ;
;  q_b[5]   ; clock      ; 4.773 ; 4.773 ; Rise       ; clock           ;
;  q_b[6]   ; clock      ; 4.044 ; 4.044 ; Rise       ; clock           ;
;  q_b[7]   ; clock      ; 3.936 ; 3.936 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 128      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 128      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Thu May 02 17:10:24 2019
Info: Command: quartus_sta mem_2_port -c mem_2_port
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'mem_2_port.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clock clock
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.189
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.189       -65.456 clock 
Info: Worst-case hold slack is 2.645
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.645         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.000      -253.380 clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 16 output pins without output pin load capacitance assignment
    Info: Pin "q_a[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_a[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q_b[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.460
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.460       -39.016 clock 
Info: Worst-case hold slack is 1.840
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.840         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.000      -253.380 clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 367 megabytes
    Info: Processing ended: Thu May 02 17:10:28 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


