/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2022 MediaTek Inc.
 */


#ifndef __DT_BINDINGS_INTERCONNECT_MTK_MT8169_EMI_H
#define __DT_BINDINGS_INTERCONNECT_MTK_MT8169_EMI_H

#define MT8169_SLAVE_DDR_EMI		0
#define MT8169_MASTER_MCUSYS		1
#define MT8169_MASTER_GPUSYS		2
#define MT8169_MASTER_MMSYS		3
#define MT8169_MASTER_MM_VPU		4
#define MT8169_MASTER_MM_DISP		5
#define MT8169_MASTER_MM_VDEC		6
#define MT8169_MASTER_MM_VENC		7
#define MT8169_MASTER_MM_CAM		8
#define MT8169_MASTER_MM_IMG		9
#define MT8169_MASTER_MM_MDP		10
#define MT8169_MASTER_VPUSYS		11
#define MT8169_MASTER_VPU_0		12
#define MT8169_MASTER_VPU_1		13
#define MT8169_MASTER_DBGIF		14
#define MT8169_SLAVE_HRT_DDR_EMI	15
#define MT8169_MASTER_HRT_MMSYS		16
#define MT8169_MASTER_HRT_MM_DISP	17
#define MT8169_MASTER_HRT_MM_VDEC	18
#define MT8169_MASTER_HRT_MM_VENC	19
#define MT8169_MASTER_HRT_MM_CAM	20
#define MT8169_MASTER_HRT_MM_IMG	21
#define MT8169_MASTER_HRT_MM_MDP	22
#define MT8169_MASTER_HRT_DBGIF		23
#define MT8169_MASTER_WIFI		24
#define MT8169_MASTER_BT		25
#define MT8169_MASTER_NNA_0		26
#define MT8169_MASTER_NNA_1		27
#define MT8169_MASTER_ADSP		28
#endif
