#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 20:45:03 2018
# Process ID: 18680
# Current directory: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22016 D:\Fall 2018\CS151\CS151-Verilog-Project\CS151-processor\CS151-processor.xpr
# Log file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/vivado.log
# Journal file: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Fri Nov 30 20:48:17 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instruction_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_tb_behav xil_defaultlib.instruction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.instruction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 932.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_tb_behav -key {Behavioral:sim_1:Functional:instruction_tb} -tclbatch {instruction_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source instruction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 942.641 ; gain = 10.371
add_bp {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v} 32
remove_bps -file {D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v} -line 32
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 30 20:54:10 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instruction_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_tb_behav xil_defaultlib.instruction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.instruction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_tb_behav -key {Behavioral:sim_1:Functional:instruction_tb} -tclbatch {instruction_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source instruction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 954.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instruction_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_tb_behav xil_defaultlib.instruction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.instruction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_tb_behav -key {Behavioral:sim_1:Functional:instruction_tb} -tclbatch {instruction_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source instruction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 955.305 ; gain = 0.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'instruction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj instruction_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_tb_behav xil_defaultlib.instruction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.instruction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_tb_behav -key {Behavioral:sim_1:Functional:instruction_tb} -tclbatch {instruction_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source instruction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 955.305 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/insDec.v}} -to_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v' with file 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/insDec.v'.
INFO: [filemgmt 20-762] Replacing file 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/instruction.v' with file 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/insDec.v'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v}} -to_files {{D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/instruction_tb.v' with file 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v'.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 30 21:09:31 2018] Launched synth_1...
Run output will be captured here: D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'insDec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj insDec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insDec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot insDec_tb_behav xil_defaultlib.insDec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rt on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 979.145 ; gain = 2.617
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'insDec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj insDec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insDec_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot insDec_tb_behav xil_defaultlib.insDec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port rt on this module [D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 983.977 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'insDec_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj insDec_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/insDec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insDec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insDec_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a75e5fe7589c42b0ac32963ab3467198 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot insDec_tb_behav xil_defaultlib.insDec_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.insDec
Compiling module xil_defaultlib.insDec_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot insDec_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Fall -notrace
couldn't read file "D:/Fall": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 30 21:16:22 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 983.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "insDec_tb_behav -key {Behavioral:sim_1:Functional:insDec_tb} -tclbatch {insDec_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source insDec_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 115 ns : File "D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'insDec_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 983.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 21:25:55 2018...
