
*** Running vivado
    with args -log Convolution_Accel_matrixAccTopDevice_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Convolution_Accel_matrixAccTopDevice_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Convolution_Accel_matrixAccTopDevice_0_0.tcl -notrace
Command: synth_design -top Convolution_Accel_matrixAccTopDevice_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Convolution_Accel_matrixAccTopDevice_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14432 
WARNING: [Synth 8-6901] identifier 'o_rdata' is used before its declaration [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:94]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 701.305 ; gain = 245.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Convolution_Accel_matrixAccTopDevice_0_0' [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/synth/Convolution_Accel_matrixAccTopDevice_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrixAccTopDevice' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixControl3x3' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'matrixControl3x3' (1#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:4]
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'floatmultiplyComputePynq' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v:3]
WARNING: [Synth 8-6014] Unused sequential element man_check_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v:58]
WARNING: [Synth 8-6014] Unused sequential element product_man_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v:60]
WARNING: [Synth 8-6014] Unused sequential element exp_carry_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v:77]
INFO: [Synth 8-6155] done synthesizing module 'floatmultiplyComputePynq' (2#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/floatmComputePynq.v:3]
INFO: [Synth 8-6157] synthesizing module 'adderFloat' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:5]
WARNING: [Synth 8-6014] Unused sequential element smallVal_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:30]
WARNING: [Synth 8-6014] Unused sequential element smallExp_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:31]
WARNING: [Synth 8-6014] Unused sequential element smallMan_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:32]
WARNING: [Synth 8-6014] Unused sequential element tempMan_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:33]
WARNING: [Synth 8-6014] Unused sequential element bigMan_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:34]
INFO: [Synth 8-6155] done synthesizing module 'adderFloat' (3#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Adder/adderFloat.v:5]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:53]
WARNING: [Synth 8-6014] Unused sequential element rowCheck_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:86]
WARNING: [Synth 8-6014] Unused sequential element rowSet_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:87]
WARNING: [Synth 8-6014] Unused sequential element selectRow_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:89]
WARNING: [Synth 8-6014] Unused sequential element selectColomn_reg was removed.  [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:91]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (4#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:19]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (5#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccelerator.v:4]
INFO: [Synth 8-6157] synthesizing module 'aFIFO' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aFIFO' (6#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/aFIFO.v:68]
WARNING: [Synth 8-3848] Net FULLL in module/entity matrixAccTopDevice does not have driver. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:49]
WARNING: [Synth 8-3848] Net AddressSelect in module/entity matrixAccTopDevice does not have driver. [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:28]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccTopDevice' (7#1) [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixAccTopDevice.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Convolution_Accel_matrixAccTopDevice_0_0' (8#1) [c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/synth/Convolution_Accel_matrixAccTopDevice_0_0.v:58]
WARNING: [Synth 8-3331] design matrixControl3x3 has unconnected port FULL
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 755.969 ; gain = 299.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 755.969 ; gain = 299.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 755.969 ; gain = 299.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/XBar2.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 757.473 ; gain = 301.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 124   
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 11    
	   4 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 31    
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 136   
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 240   
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixControl3x3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	               48 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module XBar2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module floatmultiplyComputePynq 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module adderFloat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 30    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 34    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 60    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module aFIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module matrixAccTopDevice 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/matrixAccel/genblk3[0].inputMulti/product_man2, operation Mode is: A*B.
DSP Report: operator inst/matrixAccel/genblk3[0].inputMulti/product_man2 is absorbed into DSP inst/matrixAccel/genblk3[0].inputMulti/product_man2.
DSP Report: Generating DSP inst/matrixAccel/genblk3[1].inputMulti/product_man2, operation Mode is: A*B.
DSP Report: operator inst/matrixAccel/genblk3[1].inputMulti/product_man2 is absorbed into DSP inst/matrixAccel/genblk3[1].inputMulti/product_man2.
DSP Report: Generating DSP inst/matrixAccel/genblk3[2].inputMulti/product_man2, operation Mode is: A*B.
DSP Report: operator inst/matrixAccel/genblk3[2].inputMulti/product_man2 is absorbed into DSP inst/matrixAccel/genblk3[2].inputMulti/product_man2.
WARNING: [Synth 8-3331] design matrixControl3x3 has unconnected port FULL
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/controller /holdFilter_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[2][2]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[1][2]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[0][2]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[2][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[2].inputMulti/product_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[2][1]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[1][1]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[0][1]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[1].inputMulti/product_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/matrixAccel/xbar2/AddressSave_reg[2][0]' (FDCE) to 'inst/matrixAccel/xbar2/AddressSave_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/AddressSave_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/genblk3[0].inputMulti/product_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/controller /MULTIst_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/matrixAccel/xbar2/OutputSave_reg[0][31] )
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][31]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][30]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][29]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][28]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][27]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][26]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][25]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][24]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][23]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][22]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][21]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][20]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][19]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][18]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][17]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][16]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][15]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][14]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][13]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][12]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][11]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][10]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][9]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][8]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][7]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][6]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][5]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][4]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][3]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][2]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][1]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[0][0]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][31]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][30]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][29]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][28]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][27]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][26]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][25]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][24]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][23]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][22]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][21]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][20]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][19]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][18]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][17]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][16]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][15]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][14]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][13]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][12]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][11]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][10]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][9]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][8]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][7]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][6]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][5]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][4]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][3]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][2]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][1]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[1][0]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][31]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][30]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][29]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][28]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][27]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][26]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][25]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][24]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][23]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][22]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][21]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][20]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][19]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][18]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][17]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][16]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][15]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][14]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][13]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][12]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][11]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][10]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][9]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][8]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][7]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][6]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][5]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][4]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][3]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][2]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][1]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3332] Sequential element (inst/matrixAccel/xbar2/OutputSave_reg[2][0]) is unused and will be removed from module Convolution_Accel_matrixAccTopDevice_0_0.
INFO: [Synth 8-3886] merging instance 'inst/controller/i_4/rdPointer_reg[3]' (FDCE) to 'inst/controller/i_4/rdPointer_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/controller/i_4/rdPointer_reg[2]' (FDCE) to 'inst/controller/i_4/rdPointer_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/controller /i_4/\rdPointer_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/controller/i_4/RDloopcnt_reg[2]' (FDCE) to 'inst/controller/i_4/RDloopcnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/controller/i_4/multiPointer_reg[2]' (FDCE) to 'inst/controller/i_4/multiPointer_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/controller/i_4/multiPointer_reg[3]' (FDCE) to 'inst/controller/i_4/multiPointer_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.875 ; gain = 697.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------+--------------------------+-----------+----------------------+-------------+
|Module Name                              | RTL Object               | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------------------+--------------------------+-----------+----------------------+-------------+
|Convolution_Accel_matrixAccTopDevice_0_0 | inst/inputBuffer/mem_reg | Implied   | 64 x 16              | RAM64M x 6	 | 
+-----------------------------------------+--------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|floatmultiplyComputePynq | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatmultiplyComputePynq | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|floatmultiplyComputePynq | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1153.875 ; gain = 697.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------------------------------+--------------------------+-----------+----------------------+-------------+
|Module Name                              | RTL Object               | Inference | Size (Depth x Width) | Primitives  | 
+-----------------------------------------+--------------------------+-----------+----------------------+-------------+
|Convolution_Accel_matrixAccTopDevice_0_0 | inst/inputBuffer/mem_reg | Implied   | 64 x 16              | RAM64M x 6	 | 
+-----------------------------------------+--------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rbin_reg_rep[0]' (FDC) to 'inst/inputBuffer/rbin_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rbin_reg_rep[1]' (FDC) to 'inst/inputBuffer/rbin_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rbin_reg_rep[2]' (FDC) to 'inst/inputBuffer/rbin_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rbin_reg_rep[3]' (FDC) to 'inst/inputBuffer/rbin_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rbin_reg_rep[4]' (FDC) to 'inst/inputBuffer/rbin_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rbin_reg_rep[5]' (FDC) to 'inst/inputBuffer/rbin_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/wgray_reg[6]' (FDC) to 'inst/inputBuffer/wbin_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/inputBuffer/rgray_reg[6]' (FDC) to 'inst/inputBuffer/rbin_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/controller/RDloopcnt_reg[4]' (FDCE) to 'inst/controller/RDloopcnt_reg[3]'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:70]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/General/matrixControl3x3.v:70]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   260|
|2     |DSP48E1 |     3|
|3     |LUT1    |    97|
|4     |LUT2    |   211|
|5     |LUT3    |   721|
|6     |LUT4    |  1057|
|7     |LUT5    |  1077|
|8     |LUT6    |  2284|
|9     |RAM64M  |     6|
|10    |FDCE    |   174|
|11    |FDPE    |     1|
|12    |FDRE    |   115|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------+---------------------------+------+
|      |Instance                       |Module                     |Cells |
+------+-------------------------------+---------------------------+------+
|1     |top                            |                           |  6006|
|2     |  inst                         |matrixAccTopDevice         |  6006|
|3     |    controller                 |matrixControl3x3           |   235|
|4     |    finalAdder                 |adderFloat                 |    24|
|5     |    inputBuffer                |aFIFO                      |   146|
|6     |    matrixAccel                |matrixAccelerator          |  5601|
|7     |      \genblk3[0].inputMulti   |floatmultiplyComputePynq   |  1377|
|8     |      \genblk3[1].inputMulti   |floatmultiplyComputePynq_0 |  1377|
|9     |      \genblk3[2].inputMulti   |floatmultiplyComputePynq_1 |  1377|
|10    |      \genblk4[0].outputAdder  |adderFloat_2               |  1389|
|11    |      \genblk4[1].outputAdder  |adderFloat_3               |    32|
|12    |      \genblk4[2].outputAdder  |adderFloat_4               |    49|
+------+-------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1557.074 ; gain = 1100.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1557.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
249 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1557.074 ; gain = 1108.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/Convolution_Accel_matrixAccTopDevice_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.074 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/Convolution_Accel_matrixAccTopDevice_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Convolution_Accel_matrixAccTopDevice_0_0_utilization_synth.rpt -pb Convolution_Accel_matrixAccTopDevice_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 20 18:52:04 2020...
