#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 10 09:41:40 2025
# Process ID: 10275
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 28, Host memory: 946737 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2408.133 ; gain = 114.992 ; free physical = 433286 ; free virtual = 830056
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10308
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2846.551 ; gain = 414.508 ; free physical = 432065 ; free virtual = 829078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in2500/reduction-in2500-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 4228.215 ; gain = 1796.172 ; free physical = 429882 ; free virtual = 826953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4228.215 ; gain = 1796.172 ; free physical = 429727 ; free virtual = 826806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4248.141 ; gain = 1816.098 ; free physical = 429696 ; free virtual = 826807
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 4560.016 ; gain = 2127.973 ; free physical = 414660 ; free virtual = 814259
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 592   
	               10 Bit    Registers := 3112  
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input   10 Bit        Muxes := 4120  
	   2 Input    9 Bit        Muxes := 3074  
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 480   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[3]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[6]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_1_reg_135103_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134598_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_135118_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134598_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i67_i67_i_i1341_i_i_i_reg_135098_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134598_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i_i_i2481_i_i_i_reg_134598_reg[9]' (FDE) to 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133788_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i_i_reg_138598_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_138658_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i625_i_i_i4453_i_i_reg_138328_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_138658_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i533_i_i_i_i_i_reg_133788_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i65_i_i_i_i_i4841_i_i_reg_135778_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_135878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_135878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_135878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_135878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_135878_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_reg_135878_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i141_i_i_i_i4603_i_i_1_reg_135883_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135428_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_135418_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i1089_i1089_i_i_i_reg_135208_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i1087_i1087_i_i_i_reg_135198_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[5]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[6]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_1_reg_135173_reg[10]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i1135_i1135_i_i_i_reg_135188_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i_i1133_i1133_i_i_i_reg_135178_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i1169_i1169_i_i_i_reg_135168_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i1535_i_i_i_reg_135018_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i1533_i_i_i_reg_135008_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_134998_reg[9]' (FDE) to 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i107_i107_i107_i_i_i_i_reg_134538_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_reg_134458_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i616_i_i_reg_138738_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i461_i_i_i_reg_138658_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i_i_i_reg_138658_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i459_i_i_i_reg_138648_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i459_i_i_i_reg_138648_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_138628_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_reg_138628_reg[9]' (FDE) to 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138368_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i929_i_i_i_i_reg_134178_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i_i_i_i_reg_134168_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i1587_i1587_i_i_reg_138458_reg[9]' (FDE) to 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138368_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48856_reg[9]' (FDE) to 'reg_49258_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i1585_i_i_reg_138448_reg[9]' (FDE) to 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138368_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_133948_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_138428_reg[9]' (FDE) to 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138368_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_133918_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i2533_i2533_i_i_reg_138408_reg[9]' (FDE) to 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138368_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48844_reg[9]' (FDE) to 'reg_49258_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138368_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138188_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_i_i_i_reg_133838_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i_i_i_i_i_reg_133778_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138318_reg[9]' (FDE) to 'agg_tmp3_i313_i313_i313_i_i_i_i_reg_138188_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i609_i_i_i_i_i_reg_133768_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i607_i_i_i_i_i_reg_133758_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[2]' (FDE) to 'reg_49258_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[3]' (FDE) to 'reg_49258_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[4]' (FDE) to 'reg_49258_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[5]' (FDE) to 'reg_49258_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[7]' (FDE) to 'reg_49258_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[8]' (FDE) to 'reg_49258_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_49258_reg[9]' (FDE) to 'reg_49252_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49252_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i313_i_i_i_i_reg_138188_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_133608_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48808_reg[9]' (FDE) to 'reg_48772_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i_i_i_reg_133578_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49328_reg[9]' (FDE) to 'reg_49358_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_133558_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_48820_reg[9]' (FDE) to 'reg_48772_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_133598_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49358_reg[9]' (FDE) to 'reg_49308_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_i_i_reg_133538_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49308_reg[9]' (FDE) to 'reg_49298_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_133528_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49298_reg[9]' (FDE) to 'reg_49288_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i_i_i_i_i_i_i_reg_133518_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49288_reg[9] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133508_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133498_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48772_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_i_i_reg_133498_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i67_i67_i_i_i_i4529_i_i_reg_135918_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i_i226_i_i_reg_138798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i455_i455_i455_i_i_i_reg_135478_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49180_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_134988_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49144_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49264_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i_i_i_reg_138528_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i_i_i_reg_133848_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i1241_i_i_i_i_1_reg_134033_reg[10] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i2363_i_i_i_reg_134658_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i2443_i_i_i_reg_134618_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i2361_i_i_i_reg_134648_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[2]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[4]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[5]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_1_reg_135283_reg[10]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i855_i855_i_i_i_reg_135308_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i_i853_i853_i_i_i_reg_135298_reg[9]' (FDE) to 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i893_i_i_i_reg_135278_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_reg_134608_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i981_i981_i_i_i_reg_135258_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_reg_134608_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i979_i979_i_i_i_reg_135248_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_reg_134608_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i_i1015_i1015_i_i_i_reg_135238_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_reg_134608_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i_i927_i927_i_i_i_reg_135268_reg[9]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i2483_i_i_i_reg_134608_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49338_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i627_i_i_i4455_i_i_reg_138338_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i_i535_i_i_i_i_i_reg_133798_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49132_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i821_i821_i821_i_i_reg_137778_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i_i1379_i1379_i_i_1_reg_137493_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i311_i311_i_i2865_i_i_reg_138398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i185_i_i2739_i_i_reg_136808_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i_i_i4915_i_i_reg_135748_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49216_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i_i4207_i_i_reg_136068_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i388_i_i_reg_138778_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i_i501_i501_i_i_i_i_reg_134368_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i219_i_i_i_i4681_i_i_reg_135848_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i421_i421_i421_i_i_reg_137978_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i1259_i_i3813_i_i_reg_138358_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i_i_i_i4567_i_i_reg_135888_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i607_i607_i_i_i_reg_135398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i105_i105_i105_i_i_i_i_reg_134528_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i1727_i1727_i_i_reg_137308_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i139_i_i773_i_i3327_i_i_reg_136508_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i_i2327_i_i_i_reg_134668_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i575_i575_i575_i575_i_i_reg_137898_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i379_i_i1653_i1653_i_i_reg_137348_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_reg_134728_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i185_i185_i185_i185_i185_i_i_reg_138088_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:27 . Memory (MB): peak = 4576.027 ; gain = 2143.984 ; free physical = 409877 ; free virtual = 812718
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:03:08 . Memory (MB): peak = 4576.027 ; gain = 2143.984 ; free physical = 409691 ; free virtual = 812640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp_i31_i_i_i259_i259_i259_i_i_i_i_1_reg_134463_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp3_i33_i_i107_i_i421_i421_i_i_i_i_1_reg_134403_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp_i_i_i_i_i_i26_i_1_reg_138523_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/reg_49030_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp_i_i_i139_i139_i_i_i2047_i_i_i_1_reg_134793_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_1_reg_135093_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp_i31_i31_i31_i31_i31_i31_i31_i_i_i_1_reg_135663_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp3_i33_i33_i_i_i501_i501_i_i_i_i_1_reg_134373_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp3_i_i_i_i_i_i_i2517_i_i_i_1_reg_134593_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0/agg_tmp3_i_i_i_i295_i_i_i2203_i_i_i_1_reg_134733_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:03:19 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409119 ; free virtual = 812082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:12 ; elapsed = 00:03:38 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409096 ; free virtual = 812119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:12 ; elapsed = 00:03:38 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409098 ; free virtual = 812121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:16 ; elapsed = 00:03:42 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409098 ; free virtual = 812121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:16 ; elapsed = 00:03:42 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409093 ; free virtual = 812116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:00 ; elapsed = 00:04:27 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409120 ; free virtual = 812144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:01 ; elapsed = 00:04:27 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409090 ; free virtual = 812113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |  4191|
|4     |LUT3  |  3202|
|5     |LUT4  | 14065|
|6     |LUT5  |  8002|
|7     |LUT6  | 43050|
|8     |MUXF7 |   355|
|9     |FDRE  | 34301|
|10    |FDSE  |    16|
|11    |IBUF  | 25004|
|12    |OBUF  |    58|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 132251|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |     45|
|3     |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S                                                  |     45|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_7                                       |     37|
|5     |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_0                                                |     45|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_6                                       |     37|
|7     |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_1                                                |     51|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_5                                       |     37|
|9     |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_2                                                |     50|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_4                                       |     37|
|11    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_3                                                |     46|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                         |     37|
|13    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4 | 106901|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:01 ; elapsed = 00:04:27 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 409095 ; free virtual = 812119
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:04 ; elapsed = 00:04:31 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 423305 ; free virtual = 826328
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:31 . Memory (MB): peak = 4584.031 ; gain = 2151.988 ; free physical = 423320 ; free virtual = 826324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4584.031 ; gain = 0.000 ; free physical = 423257 ; free virtual = 826304
INFO: [Netlist 29-17] Analyzing 25360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_50_1_5_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4628.133 ; gain = 0.000 ; free physical = 434754 ; free virtual = 835995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 25004 instances

Synth Design complete | Checksum: 38586923
INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:33 ; elapsed = 00:05:01 . Memory (MB): peak = 4628.133 ; gain = 2220.000 ; free physical = 434761 ; free virtual = 836002
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18062.235; main = 3932.890; forked = 14374.073
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23133.340; main = 4628.137; forked = 18553.227
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4692.164 ; gain = 64.031 ; free physical = 434766 ; free virtual = 836008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 130a8d3ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4740.648 ; gain = 48.484 ; free physical = 447328 ; free virtual = 845662

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6d5c6ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 445529 ; free virtual = 844171
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 13 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ae05e65d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 445425 ; free virtual = 844127
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 71 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3647eef0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 445020 ; free virtual = 844055
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 121c5ccff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444838 ; free virtual = 844058
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 7c4f7faf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444800 ; free virtual = 844064
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              13  |                                              0  |
|  Constant propagation         |              33  |              71  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9d352dff

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444776 ; free virtual = 844064

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9d352dff

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444753 ; free virtual = 844045

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9d352dff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444698 ; free virtual = 843991

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444782 ; free virtual = 844075
Ending Netlist Obfuscation Task | Checksum: 9d352dff

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4892.602 ; gain = 0.000 ; free physical = 444783 ; free virtual = 844076
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4892.602 ; gain = 264.469 ; free physical = 444813 ; free virtual = 844106
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Thu Jul 10 09:47:47 2025...
