###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sat Nov  1 19:34:09 2025
#  Design:            MCU
#  Command:           report_ccopt_skew_groups -file rpt/MCU.report_ccopt_skew_groups.postcts
###############################################################

Skew Group Structure:
=====================

-----------------------------------------------------------------------------------------
Skew Group                            Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------------------------------
clk_cpu/prelayout_constraint_mode        1             1746                    67
clk_sck0/prelayout_constraint_mode       1               71                     2
clk_sck1/prelayout_constraint_mode       1               71                     2
mclk/prelayout_constraint_mode           1             2051                   107
smclk/prelayout_constraint_mode          1              672                     6
-----------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode         -        0.317     0.441     0.416        0.017       ignored                  -         0.124              -
                                clk_sck0/prelayout_constraint_mode        -        0.419     0.424     0.422        0.002       ignored                  -         0.004              -
                                clk_sck1/prelayout_constraint_mode        -        0.350     0.357     0.352        0.002       ignored                  -         0.007              -
                                mclk/prelayout_constraint_mode            -        0.566     0.716     0.687        0.017       ignored                  -         0.151              -
                                smclk/prelayout_constraint_mode           -        0.530     0.687     0.662        0.028       ignored                  -         0.158              -
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     none         0.317     0.441     0.416        0.017       auto computed        0.154         0.124    100% {0.317, 0.441}
                                clk_sck0/prelayout_constraint_mode    none         0.422     0.427     0.425        0.002       auto computed        0.154         0.005    100% {0.422, 0.427}
                                clk_sck1/prelayout_constraint_mode    none         0.352     0.359     0.354        0.002       auto computed        0.154         0.007    100% {0.352, 0.359}
                                mclk/prelayout_constraint_mode        none         0.579     0.729     0.700        0.017       auto computed        0.154         0.150    100% {0.579, 0.729}
                                smclk/prelayout_constraint_mode       none         0.531     0.688     0.664        0.028       auto computed       *0.154         0.158    99.9% {0.535, 0.688}
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode         -        0.117     0.176     0.160        0.008       ignored                  -         0.060              -
                                clk_sck0/prelayout_constraint_mode        -        0.151     0.158     0.156        0.002       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.131     0.133     0.132        0.001       ignored                  -         0.003              -
                                mclk/prelayout_constraint_mode            -        0.213     0.281     0.267        0.008       ignored                  -         0.068              -
                                smclk/prelayout_constraint_mode           -        0.196     0.267     0.249        0.011       ignored                  -         0.071              -
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode         -        0.117     0.176     0.160        0.008       ignored                  -         0.060              -
                                clk_sck0/prelayout_constraint_mode        -        0.152     0.159     0.157        0.002       ignored                  -         0.007              -
                                clk_sck1/prelayout_constraint_mode        -        0.132     0.134     0.133        0.001       ignored                  -         0.003              -
                                mclk/prelayout_constraint_mode            -        0.217     0.285     0.271        0.008       ignored                  -         0.068              -
                                smclk/prelayout_constraint_mode           -        0.196     0.267     0.250        0.011       ignored                  -         0.071              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group                            Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------
max_delay_corner:setup.early    clk_cpu/prelayout_constraint_mode     0.317        1      0.441        2
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer0/timer_value_write_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.419        9      0.424       10
-    min spi0/s_tx_sreg_reg[26]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.350       17      0.357       18
-    min spi1/s_rx_sreg_reg[23]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.566       25      0.716       26
-    min core/irq_restore_ack_reg/CK
-    max core/datapath_inst/rf/registers_reg[13][23]/CK
                                smclk/prelayout_constraint_mode       0.530       33      0.687       34
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max spi1/baud_counter_reg[7]/CK
max_delay_corner:setup.late     clk_cpu/prelayout_constraint_mode     0.317        3      0.441        4
-    min adddec0/mem_sel_periph_int_reg[14]/CK
-    max timer0/timer_value_write_reg[6]/CK
                                clk_sck0/prelayout_constraint_mode    0.422       11      0.427       12
-    min spi0/s_tx_sreg_reg[26]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.352       19      0.359       20
-    min spi1/s_rx_sreg_reg[23]/CKN
-    max spi1/s_counter_reg[5]/CK
                                mclk/prelayout_constraint_mode        0.579       27      0.729       28
-    min core/irq_restore_ack_reg/CK
-    max core/datapath_inst/rf/registers_reg[13][23]/CK
                                smclk/prelayout_constraint_mode       0.531       35      0.688       36
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max timer1/timer_value_reg[31]/CK
min_delay_corner:hold.early     clk_cpu/prelayout_constraint_mode     0.117        5      0.176        6
-    min adddec0/mem_sel_int_reg[0]/CK
-    max system0/read_data_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.151       13      0.158       14
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.131       21      0.133       22
-    min spi1/s_rx_sreg_reg[23]/CKN
-    max spi1/s_tx_sreg_reg[29]/CK
                                mclk/prelayout_constraint_mode        0.213       29      0.281       30
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[13][27]/CK
                                smclk/prelayout_constraint_mode       0.196       37      0.267       38
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
min_delay_corner:hold.late      clk_cpu/prelayout_constraint_mode     0.117        7      0.176        8
-    min adddec0/mem_sel_int_reg[0]/CK
-    max system0/read_data_reg[31]/CK
                                clk_sck0/prelayout_constraint_mode    0.152       15      0.159       16
-    min spi0/s_counter_reg[5]/CK
-    max spi0/s_rx_sreg_reg[28]/CKN
                                clk_sck1/prelayout_constraint_mode    0.132       23      0.134       24
-    min spi1/s_rx_sreg_reg[23]/CKN
-    max spi1/s_tx_sreg_reg[29]/CK
                                mclk/prelayout_constraint_mode        0.217       31      0.285       32
-    min core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-    max core/datapath_inst/rf/registers_reg[13][27]/CK
                                smclk/prelayout_constraint_mode       0.196       39      0.267       40
-    min afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-    max timer0/clk_mux/MuxGen[0].DefaultSlice.DLYDFF0/CK
----------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 1
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.317

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.057  0.073  (475.100,413.500)  -            5    
adddec0/CTS_cci_inv_00315/A
-     INVX6BA10TH       rise   0.001   0.001   0.057  -      (403.300,407.100)   78.200   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX6BA10TH       rise   0.064   0.065   0.087  0.056  (403.100,407.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.001   0.065   0.073  -      (365.500,407.100)   37.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.079   0.145   0.081  0.163  (365.500,407.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.002   0.147   0.095  -      (350.900,428.300)   35.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.170   0.317   0.128  0.006  (353.500,428.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.317   0.128  -      (353.700,432.900)    4.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 2
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer0/timer_value_write_reg[0]/CK
Delay     : 0.441

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.057  0.073  (475.100,413.500)  -            5    
adddec0/CTS_cci_inv_00315/A
-     INVX6BA10TH      rise   0.001   0.001   0.057  -      (403.300,407.100)   78.200   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX6BA10TH      rise   0.064   0.065   0.087  0.056  (403.100,407.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH     fall   0.001   0.065   0.073  -      (365.500,407.100)   37.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH     fall   0.079   0.145   0.081  0.163  (365.500,407.500)    0.400     15    
adddec0/gen_cg_periph[6].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.003   0.148   0.095  -      (281.900,331.700)  159.400   -       
adddec0/gen_cg_periph[6].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.121   0.269   0.080  0.096  (278.100,330.900)    4.600     18    
timer0/RC_CG_HIER_INST264/RC_CGIC_INST/CK
-     PREICGX4BA10TH   rise   0.002   0.272   0.081  -      (242.700,284.300)   82.000   -       
timer0/RC_CG_HIER_INST264/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   rise   0.169   0.440   0.151  0.064  (239.900,285.100)    3.600     32    
timer0/timer_value_write_reg[0]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.441   0.151  -      (194.100,263.100)   67.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 3
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_periph_int_reg[14]/CK
Delay     : 0.317

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.057  0.073  (475.100,413.500)  -            5    
adddec0/CTS_cci_inv_00315/A
-     INVX6BA10TH       rise   0.001   0.001   0.057  -      (403.300,407.100)   78.200   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX6BA10TH       rise   0.064   0.065   0.087  0.056  (403.100,407.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.001   0.065   0.073  -      (365.500,407.100)   37.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.079   0.145   0.081  0.163  (365.500,407.500)    0.400     15    
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.002   0.147   0.095  -      (350.900,428.300)   35.400   -       
adddec0/RC_CG_HIER_INST2/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.170   0.317   0.128  0.006  (353.500,428.500)    2.800      3    
adddec0/mem_sel_periph_int_reg[14]/CK
-     DFFQX0P5MA10TH    rise   0.000   0.317   0.128  -      (353.700,432.900)    4.600   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 4
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : timer0/timer_value_write_reg[0]/CK
Delay     : 0.441

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.057  0.073  (475.100,413.500)  -            5    
adddec0/CTS_cci_inv_00315/A
-     INVX6BA10TH      rise   0.001   0.001   0.057  -      (403.300,407.100)   78.200   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX6BA10TH      rise   0.064   0.065   0.087  0.056  (403.100,407.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH     fall   0.001   0.065   0.073  -      (365.500,407.100)   37.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH     fall   0.079   0.145   0.081  0.163  (365.500,407.500)    0.400     15    
adddec0/gen_cg_periph[6].cg_periph/CG1/CK
-     PREICGX13BA10TH  rise   0.003   0.148   0.095  -      (281.900,331.700)  159.400   -       
adddec0/gen_cg_periph[6].cg_periph/CG1/ECK
-     PREICGX13BA10TH  rise   0.121   0.269   0.080  0.096  (278.100,330.900)    4.600     18    
timer0/RC_CG_HIER_INST264/RC_CGIC_INST/CK
-     PREICGX4BA10TH   rise   0.002   0.272   0.081  -      (242.700,284.300)   82.000   -       
timer0/RC_CG_HIER_INST264/RC_CGIC_INST/ECK
-     PREICGX4BA10TH   rise   0.169   0.440   0.151  0.064  (239.900,285.100)    3.600     32    
timer0/timer_value_write_reg[0]/CK
-     DFFQX0P5MA10TH   rise   0.001   0.441   0.151  -      (194.100,263.100)   67.800   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 5
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[0]/CK
Delay     : 0.117

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.025  0.071  (475.100,413.500)  -            5    
adddec0/CTS_cci_inv_00315/A
-     INVX6BA10TH       rise   0.001   0.001   0.025  -      (403.300,407.100)   78.200   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX6BA10TH       rise   0.026   0.027   0.040  0.059  (403.100,407.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.001   0.028   0.033  -      (365.500,407.100)   37.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.029   0.057   0.035  0.151  (365.500,407.500)    0.400     15    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.057   0.041  -      (370.300,407.700)    5.000   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.060   0.117   0.056  0.007  (367.700,407.500)    2.800      3    
adddec0/mem_sel_int_reg[0]/CK
-     DFFQX4MA10TH      rise   0.000   0.117   0.056  -      (365.100,408.900)    4.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 6
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : system0/read_data_reg[24]/CK
Delay     : 0.176

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.025  0.071  (475.100,413.500)  -            5    
adddec0/gen_cg_periph[9].cg_periph/CG1/CK
-     PREICGX9BA10TH   rise   0.001   0.001   0.025  -      (392.300,395.700)  100.600   -       
adddec0/gen_cg_periph[9].cg_periph/CG1/ECK
-     PREICGX9BA10TH   rise   0.061   0.062   0.067  0.142  (388.900,394.900)    4.200     31    
system0/CTS_cci_inv_00256/A
-     INVX2BA10TH      rise   0.002   0.063   0.067  -      (343.100,392.900)   47.800   -       
system0/CTS_cci_inv_00256/Y
-     INVX2BA10TH      rise   0.018   0.081   0.025  0.006  (343.300,392.700)    0.400      1    
system0/CTS_ccl_a_inv_00252/A
-     INVX3BA10TH      fall   0.000   0.081   0.024  -      (343.300,396.900)    4.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX3BA10TH      fall   0.093   0.175   0.133  0.125  (343.300,396.500)    0.400     59    
system0/read_data_reg[24]/CK
-     DFFQX0P5MA10TH   rise   0.002   0.176   0.163  -      (382.700,320.900)  115.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 7
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : adddec0/mem_sel_int_reg[0]/CK
Delay     : 0.117

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH   rise   -       0.000   0.025  0.071  (475.100,413.500)  -            5    
adddec0/CTS_cci_inv_00315/A
-     INVX6BA10TH       rise   0.001   0.001   0.025  -      (403.300,407.100)   78.200   -       
adddec0/CTS_cci_inv_00315/Y
-     INVX6BA10TH       rise   0.026   0.027   0.040  0.059  (403.100,407.300)    0.400      2    
adddec0/CTS_ccl_a_inv_00308/A
-     INVX16BA10TH      fall   0.001   0.028   0.033  -      (365.500,407.100)   37.800   -       
adddec0/CTS_ccl_a_inv_00308/Y
-     INVX16BA10TH      fall   0.029   0.057   0.035  0.151  (365.500,407.500)    0.400     15    
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.000   0.057   0.041  -      (370.300,407.700)    5.000   -       
adddec0/RC_CG_HIER_INST0/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.060   0.117   0.056  0.007  (367.700,407.500)    2.800      3    
adddec0/mem_sel_int_reg[0]/CK
-     DFFQX4MA10TH      rise   0.000   0.117   0.056  -      (365.100,408.900)    4.000   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 8
Path type : skew group clk_cpu/prelayout_constraint_mode (path 1 of 1)
Start     : core/cg_clk_cpu/CG1/ECK
End       : system0/read_data_reg[24]/CK
Delay     : 0.176

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   -       0.000   0.025  0.071  (475.100,413.500)  -            5    
adddec0/gen_cg_periph[9].cg_periph/CG1/CK
-     PREICGX9BA10TH   rise   0.001   0.001   0.025  -      (392.300,395.700)  100.600   -       
adddec0/gen_cg_periph[9].cg_periph/CG1/ECK
-     PREICGX9BA10TH   rise   0.061   0.062   0.067  0.142  (388.900,394.900)    4.200     31    
system0/CTS_cci_inv_00256/A
-     INVX2BA10TH      rise   0.002   0.063   0.067  -      (343.100,392.900)   47.800   -       
system0/CTS_cci_inv_00256/Y
-     INVX2BA10TH      rise   0.018   0.081   0.025  0.006  (343.300,392.700)    0.400      1    
system0/CTS_ccl_a_inv_00252/A
-     INVX3BA10TH      fall   0.000   0.081   0.024  -      (343.300,396.900)    4.200   -       
system0/CTS_ccl_a_inv_00252/Y
-     INVX3BA10TH      fall   0.093   0.175   0.133  0.125  (343.300,396.500)    0.400     59    
system0/read_data_reg[24]/CK
-     DFFQX0P5MA10TH   rise   0.002   0.176   0.163  -      (382.700,320.900)  115.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 9
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[26]/CK
Delay     : 0.419

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.169  0.017  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX4BA10TH      rise   0.000   0.000   0.169  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH      rise   0.091   0.091   0.068  0.028  (1125.500,399.100)    0.800      1    
CTS_ccl_inv_00409/A
-     INVX16BA10TH     fall   0.000   0.092   0.071  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH     fall   0.051   0.143   0.041  0.074  (1111.300,400.500)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.006   0.149   0.051  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.099   0.248   0.186  0.029  (666.900,396.300)     2.400      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.001   0.249   0.186  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.079   0.328   0.049  0.031  (553.900,397.100)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.000   0.328   0.064  -      (500.900,400.900)    56.800   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.091   0.419   0.104  0.148  (500.900,400.500)     0.400     66    
spi0/s_tx_sreg_reg[26]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.419   0.123  -      (502.500,403.100)     4.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 10
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.424

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.169  0.017  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX4BA10TH      rise   0.000   0.000   0.169  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH      rise   0.091   0.091   0.068  0.028  (1125.500,399.100)    0.800      1    
CTS_ccl_inv_00409/A
-     INVX16BA10TH     fall   0.000   0.092   0.071  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH     fall   0.051   0.143   0.041  0.074  (1111.300,400.500)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.006   0.149   0.051  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.099   0.248   0.186  0.029  (666.900,396.300)     2.400      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.001   0.249   0.186  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.079   0.328   0.049  0.031  (553.900,397.100)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.000   0.328   0.064  -      (500.900,400.900)    56.800   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.091   0.419   0.104  0.148  (500.900,400.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.005   0.424   0.123  -      (392.500,448.900)   156.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 11
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_tx_sreg_reg[26]/CK
Delay     :  0.422

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.169  0.017  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX4BA10TH      rise   0.000   0.000   0.169  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH      rise   0.091   0.092   0.068  0.028  (1125.500,399.100)    0.800      1    
CTS_ccl_inv_00409/A
-     INVX16BA10TH     fall   0.000   0.092   0.071  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH     fall   0.051   0.143   0.041  0.074  (1111.300,400.500)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.006   0.150   0.051  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.099   0.249   0.191  0.029  (666.900,396.300)     2.400      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.001   0.250   0.191  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.080   0.330   0.049  0.031  (553.900,397.100)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.001   0.330   0.065  -      (500.900,400.900)    56.800   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.092   0.422   0.104  0.148  (500.900,400.500)     0.400     66    
spi0/s_tx_sreg_reg[26]/CK
-     DFFSRPQX1MA10TH  rise   0.000   0.422   0.123  -      (502.500,403.100)     4.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 12
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.427

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.169  0.017  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX4BA10TH      rise   0.000   0.000   0.169  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH      rise   0.091   0.092   0.068  0.028  (1125.500,399.100)    0.800      1    
CTS_ccl_inv_00409/A
-     INVX16BA10TH     fall   0.000   0.092   0.071  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH     fall   0.051   0.143   0.041  0.074  (1111.300,400.500)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.006   0.150   0.051  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.099   0.249   0.191  0.029  (666.900,396.300)     2.400      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.001   0.250   0.191  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.080   0.330   0.049  0.031  (553.900,397.100)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.001   0.330   0.065  -      (500.900,400.900)    56.800   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.092   0.422   0.104  0.148  (500.900,400.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.005   0.427   0.123  -      (392.500,448.900)   156.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 13
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.151

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.076  0.018  (1186.000,397.615)  -           2     
CTS_ccl_inv_00412/A
-     INVX4BA10TH     rise   0.000   0.000   0.076  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH     rise   0.031   0.031   0.033  0.029  (1125.500,399.100)    0.800     1     
CTS_ccl_inv_00409/A
-     INVX16BA10TH    fall   0.000   0.031   0.037  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH    fall   0.020   0.051   0.020  0.074  (1111.300,400.500)    0.400     1     
spi0/g27178/A
-     XOR2X4MA10TH    rise   0.006   0.057   0.028  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH    rise   0.035   0.092   0.070  0.030  (666.900,396.300)     2.400     1     
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH   rise   0.001   0.093   0.070  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH   rise   0.022   0.115   0.023  0.032  (553.900,397.100)     0.200     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.000   0.115   0.029  -      (497.100,395.700)    58.200   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.035   0.151   0.018  0.012  (494.300,394.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.151   0.018  -      (471.700,395.300)    23.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 14
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.158

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.076  0.018  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX4BA10TH      rise   0.000   0.000   0.076  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH      rise   0.031   0.031   0.033  0.029  (1125.500,399.100)    0.800      1    
CTS_ccl_inv_00409/A
-     INVX16BA10TH     fall   0.000   0.031   0.037  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH     fall   0.020   0.051   0.020  0.074  (1111.300,400.500)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.006   0.057   0.028  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.035   0.092   0.070  0.030  (666.900,396.300)     2.400      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.001   0.093   0.070  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.022   0.115   0.023  0.032  (553.900,397.100)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.000   0.115   0.029  -      (500.900,400.900)    56.800   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.037   0.153   0.048  0.153  (500.900,400.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.005   0.158   0.058  -      (392.500,448.900)   156.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 15
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_counter_reg[5]/CK
Delay     :  0.152

-------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt1_in[3]
-     -               rise   -       0.000   0.076  0.018  (1186.000,397.615)  -           2     
CTS_ccl_inv_00412/A
-     INVX4BA10TH     rise   0.000   0.000   0.076  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH     rise   0.031   0.031   0.033  0.029  (1125.500,399.100)    0.800     1     
CTS_ccl_inv_00409/A
-     INVX16BA10TH    fall   0.000   0.031   0.037  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH    fall   0.020   0.051   0.020  0.074  (1111.300,400.500)    0.400     1     
spi0/g27178/A
-     XOR2X4MA10TH    rise   0.006   0.057   0.028  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH    rise   0.035   0.093   0.074  0.030  (666.900,396.300)     2.400     1     
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH   rise   0.001   0.094   0.074  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH   rise   0.023   0.117   0.023  0.032  (553.900,397.100)     0.200     2     
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/CK
-     PREICGX4BA10TH  fall   0.001   0.117   0.029  -      (497.100,395.700)    58.200   -       
spi0/RC_CG_HIER_INST196/RC_CGIC_INST/ECK
-     PREICGX4BA10TH  fall   0.035   0.152   0.018  0.012  (494.300,394.900)     3.600     5     
spi0/s_counter_reg[5]/CK
-     DFFRPQX1MA10TH  fall   0.000   0.152   0.018  -      (471.700,395.300)    23.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 16
Path type : skew group clk_sck0/prelayout_constraint_mode (path 1 of 1)
Start     : prt1_in[3]
End       : spi0/s_rx_sreg_reg[2]/CKN
Delay     :  0.159

--------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location            Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                       (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
prt1_in[3]
-     -                rise   -       0.000   0.076  0.018  (1186.000,397.615)  -            2    
CTS_ccl_inv_00412/A
-     INVX4BA10TH      rise   0.000   0.000   0.076  -      (1126.300,399.100)   61.185   -       
CTS_ccl_inv_00412/Y
-     INVX4BA10TH      rise   0.031   0.031   0.033  0.029  (1125.500,399.100)    0.800      1    
CTS_ccl_inv_00409/A
-     INVX16BA10TH     fall   0.000   0.031   0.037  -      (1111.300,400.900)   16.000   -       
CTS_ccl_inv_00409/Y
-     INVX16BA10TH     fall   0.020   0.051   0.020  0.074  (1111.300,400.500)    0.400      1    
spi0/g27178/A
-     XOR2X4MA10TH     rise   0.006   0.057   0.028  -      (668.700,396.900)   446.200   -       
spi0/g27178/Y
-     XOR2X4MA10TH     rise   0.035   0.093   0.074  0.030  (666.900,396.300)     2.400      1    
spi0/CTS_cid_inv_00521/A
-     INVX7P5BA10TH    rise   0.001   0.094   0.074  -      (553.900,396.900)   113.600   -       
spi0/CTS_cid_inv_00521/Y
-     INVX7P5BA10TH    rise   0.023   0.117   0.023  0.032  (553.900,397.100)     0.200      2    
spi0/CTS_ccl_a_inv_00404/A
-     INVX11BA10TH     fall   0.001   0.117   0.029  -      (500.900,400.900)    56.800   -       
spi0/CTS_ccl_a_inv_00404/Y
-     INVX11BA10TH     fall   0.037   0.154   0.048  0.153  (500.900,400.500)     0.400     66    
spi0/s_rx_sreg_reg[2]/CKN
-     DFFNRPQX1MA10TH  rise   0.005   0.159   0.058  -      (392.500,448.900)   156.800   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 17
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[23]/CKN
Delay     :  0.350

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.050   0.050   0.030  0.014  (645.900,7.300)      0.400      1    
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.050   0.037  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.054   0.104   0.060  0.056  (633.700,6.900)      0.200      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.108   0.073  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.078   0.186   0.111  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.186   0.111  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.076   0.262   0.074  0.046  (503.100,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.002   0.264   0.066  -      (377.300,263.100)  128.200   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.085   0.349   0.092  0.130  (377.300,263.500)    0.400     66    
spi1/s_rx_sreg_reg[23]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.350   0.109  -      (377.300,271.100)    7.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 18
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.357

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -           1     
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.050   0.050   0.030  0.014  (645.900,7.300)      0.400     1     
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.050   0.037  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.054   0.104   0.060  0.056  (633.700,6.900)      0.200     2     
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.108   0.073  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.078   0.186   0.111  0.011  (508.700,260.300)    1.800     1     
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.186   0.111  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.076   0.262   0.074  0.046  (503.100,260.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.002   0.264   0.066  -      (333.900,263.700)  172.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.093   0.357   0.041  0.008  (331.300,263.300)    3.000     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.357   0.041  -      (319.700,260.900)   14.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 19
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[23]/CKN
Delay     :  0.352

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.050   0.050   0.030  0.014  (645.900,7.300)      0.400      1    
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.050   0.037  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.054   0.104   0.060  0.056  (633.700,6.900)      0.200      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.108   0.073  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.078   0.186   0.117  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.186   0.117  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.078   0.264   0.074  0.046  (503.100,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.002   0.266   0.066  -      (377.300,263.100)  128.200   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.085   0.351   0.092  0.130  (377.300,263.500)    0.400     66    
spi1/s_rx_sreg_reg[23]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.352   0.109  -      (377.300,271.100)    7.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 20
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_counter_reg[1]/CK
Delay     :  0.359

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.112  0.011  (646.215,0.000)    -           1     
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.112  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.050   0.050   0.030  0.014  (645.900,7.300)      0.400     1     
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.050   0.037  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.054   0.104   0.060  0.056  (633.700,6.900)      0.200     2     
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.108   0.073  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.078   0.186   0.117  0.011  (508.700,260.300)    1.800     1     
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.186   0.117  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.078   0.264   0.074  0.046  (503.100,260.700)    0.400     2     
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/CK
-     PREICGX3BA10TH   fall   0.002   0.266   0.066  -      (333.900,263.700)  172.200   -       
spi1/RC_CG_HIER_INST211/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   fall   0.093   0.359   0.041  0.008  (331.300,263.300)    3.000     5     
spi1/s_counter_reg[1]/CK
-     DFFRPQNX1MA10TH  fall   0.000   0.359   0.041  -      (319.700,260.900)   14.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 21
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[23]/CKN
Delay     :  0.131

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.051  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.051  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.015   0.015   0.015  0.014  (645.900,7.300)      0.400      1    
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.015   0.019  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.022   0.037   0.027  0.056  (633.700,6.900)      0.200      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.041   0.034  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.026   0.067   0.042  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.067   0.042  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.025   0.093   0.034  0.046  (503.100,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.002   0.095   0.031  -      (377.300,263.100)  128.200   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.035   0.130   0.043  0.135  (377.300,263.500)    0.400     66    
spi1/s_rx_sreg_reg[23]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.131   0.051  -      (377.300,271.100)    7.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 22
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[19]/CK
Delay     :  0.133

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.051  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.051  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.015   0.015   0.015  0.014  (645.900,7.300)      0.400      1    
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.015   0.019  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.022   0.037   0.027  0.056  (633.700,6.900)      0.200      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.041   0.034  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.026   0.067   0.042  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.067   0.042  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.025   0.093   0.034  0.046  (503.100,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.002   0.095   0.031  -      (377.300,263.100)  128.200   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.035   0.130   0.043  0.135  (377.300,263.500)    0.400     66    
spi1/s_tx_sreg_reg[19]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.133   0.051  -      (288.700,288.900)  114.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 23
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_rx_sreg_reg[23]/CKN
Delay     :  0.132

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.051  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.051  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.015   0.015   0.015  0.014  (645.900,7.300)      0.400      1    
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.015   0.019  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.022   0.037   0.027  0.056  (633.700,6.900)      0.200      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.041   0.034  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.026   0.068   0.045  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.068   0.045  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.026   0.094   0.034  0.046  (503.100,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.002   0.096   0.031  -      (377.300,263.100)  128.200   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.035   0.131   0.043  0.135  (377.300,263.500)    0.400     66    
spi1/s_rx_sreg_reg[23]/CKN
-     DFFNRPQX1MA10TH  rise   0.001   0.132   0.051  -      (377.300,271.100)    7.600   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 24
Path type : skew group clk_sck1/prelayout_constraint_mode (path 1 of 1)
Start     : prt2_in[3]
End       : spi1/s_tx_sreg_reg[19]/CK
Delay     :  0.134

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
prt2_in[3]
-     -                rise   -       0.000   0.051  0.012  (646.215,0.000)    -            1    
CTS_cid_inv_00477/A
-     INVX6BA10TH      rise   0.000   0.000   0.051  -      (646.100,7.100)      7.215   -       
CTS_cid_inv_00477/Y
-     INVX6BA10TH      rise   0.015   0.015   0.015  0.014  (645.900,7.300)      0.400      1    
CTS_cid_inv_00476/A
-     INVX7P5BA10TH    fall   0.000   0.015   0.019  -      (633.700,7.100)     12.400   -       
CTS_cid_inv_00476/Y
-     INVX7P5BA10TH    fall   0.022   0.037   0.027  0.056  (633.700,6.900)      0.200      2    
spi1/g17109/A
-     XOR2X3MA10TH     rise   0.004   0.041   0.034  -      (507.700,261.100)  380.200   -       
spi1/g17109/Y
-     XOR2X3MA10TH     rise   0.026   0.068   0.045  0.011  (508.700,260.300)    1.800      1    
spi1/CTS_cid_inv_00545/A
-     INVX6BA10TH      rise   0.000   0.068   0.045  -      (502.900,260.900)    6.400   -       
spi1/CTS_cid_inv_00545/Y
-     INVX6BA10TH      rise   0.026   0.094   0.034  0.046  (503.100,260.700)    0.400      2    
spi1/CTS_ccl_a_inv_00380/A
-     INVX11BA10TH     fall   0.002   0.096   0.031  -      (377.300,263.100)  128.200   -       
spi1/CTS_ccl_a_inv_00380/Y
-     INVX11BA10TH     fall   0.035   0.131   0.043  0.135  (377.300,263.500)    0.400     66    
spi1/s_tx_sreg_reg[19]/CK
-     DFFSRPQX1MA10TH  rise   0.003   0.134   0.051  -      (288.700,288.900)  114.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 25
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.566

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.152  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH      rise   0.000   0.000   0.152  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH      rise   0.105   0.105   0.108  0.010  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH      fall   0.000   0.105   0.088  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH      fall   0.089   0.195   0.086  0.068  (295.100,427.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.197   0.102  -      (470.700,412.300)  190.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.110   0.306   0.057  0.073  (475.100,413.500)    5.600      5    
core/CTS_ccl_inv_00329/A
-     INVX1BA10TH      rise   0.001   0.307   0.057  -      (526.100,412.900)   51.600   -       
core/CTS_ccl_inv_00329/Y
-     INVX1BA10TH      rise   0.052   0.359   0.064  0.006  (526.300,412.300)    0.800      1    
core/CTS_ccl_a_inv_00318/A
-     INVX3BA10TH      fall   0.000   0.359   0.050  -      (526.500,408.900)    3.600   -       
core/CTS_ccl_a_inv_00318/Y
-     INVX3BA10TH      fall   0.206   0.566   0.292  0.117  (526.500,408.500)    0.400     15    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.000   0.566   0.352  -      (505.700,407.300)   22.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 26
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[13][7]/CK
Delay     :  0.716

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.152  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH      rise   0.000   0.000   0.152  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH      rise   0.105   0.105   0.108  0.010  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH      fall   0.000   0.105   0.088  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH      fall   0.089   0.195   0.086  0.068  (295.100,427.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.197   0.102  -      (470.700,412.300)  190.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.110   0.306   0.057  0.073  (475.100,413.500)    5.600      5    
core/CTS_ccl_inv_00333/A
-     INVX6BA10TH      rise   0.001   0.307   0.057  -      (525.700,420.900)   58.000   -       
core/CTS_ccl_inv_00333/Y
-     INVX6BA10TH      rise   0.076   0.383   0.114  0.075  (525.900,420.700)    0.400      2    
core/CTS_ccl_a_inv_00325/A
-     INVX16BA10TH     fall   0.003   0.386   0.095  -      (700.100,416.900)  178.000   -       
core/CTS_ccl_a_inv_00325/Y
-     INVX16BA10TH     fall   0.090   0.476   0.092  0.185  (700.100,416.500)    0.400     29    
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.481   0.108  -      (735.900,399.700)   52.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.233   0.714   0.255  0.084  (733.300,399.300)    3.000     32    
core/datapath_inst/rf/registers_reg[13][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.716   0.255  -      (737.900,276.700)  127.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 27
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_restore_ack_reg/CK
Delay     :  0.579

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.183  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH      rise   0.000   0.000   0.183  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH      rise   0.117   0.117   0.108  0.010  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH      fall   0.000   0.117   0.093  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH      fall   0.091   0.208   0.086  0.068  (295.100,427.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.210   0.102  -      (470.700,412.300)  190.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.110   0.319   0.057  0.073  (475.100,413.500)    5.600      5    
core/CTS_ccl_inv_00329/A
-     INVX1BA10TH      rise   0.001   0.320   0.057  -      (526.100,412.900)   51.600   -       
core/CTS_ccl_inv_00329/Y
-     INVX1BA10TH      rise   0.052   0.372   0.064  0.006  (526.300,412.300)    0.800      1    
core/CTS_ccl_a_inv_00318/A
-     INVX3BA10TH      fall   0.000   0.372   0.050  -      (526.500,408.900)    3.600   -       
core/CTS_ccl_a_inv_00318/Y
-     INVX3BA10TH      fall   0.206   0.579   0.292  0.117  (526.500,408.500)    0.400     15    
core/irq_restore_ack_reg/CK
-     DFFRPQX1MA10TH   rise   0.000   0.579   0.352  -      (505.700,407.300)   22.000   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 28
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[13][7]/CK
Delay     :  0.729

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.183  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH      rise   0.000   0.000   0.183  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH      rise   0.117   0.117   0.108  0.010  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH      fall   0.000   0.117   0.093  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH      fall   0.091   0.208   0.086  0.068  (295.100,427.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.210   0.102  -      (470.700,412.300)  190.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.110   0.319   0.057  0.073  (475.100,413.500)    5.600      5    
core/CTS_ccl_inv_00333/A
-     INVX6BA10TH      rise   0.001   0.320   0.057  -      (525.700,420.900)   58.000   -       
core/CTS_ccl_inv_00333/Y
-     INVX6BA10TH      rise   0.076   0.396   0.114  0.075  (525.900,420.700)    0.400      2    
core/CTS_ccl_a_inv_00325/A
-     INVX16BA10TH     fall   0.003   0.399   0.095  -      (700.100,416.900)  178.000   -       
core/CTS_ccl_a_inv_00325/Y
-     INVX16BA10TH     fall   0.090   0.489   0.092  0.185  (700.100,416.500)    0.400     29    
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.494   0.108  -      (735.900,399.700)   52.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.233   0.727   0.255  0.084  (733.300,399.300)    3.000     32    
core/datapath_inst/rf/registers_reg[13][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.729   0.255  -      (737.900,276.700)  127.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 29
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.213

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.055  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH       rise   0.000   0.000   0.055  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH       rise   0.036   0.036   0.050  0.011  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH       fall   0.000   0.036   0.041  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH       fall   0.036   0.071   0.040  0.065  (295.100,427.300)    0.400      5    
CTS_ccl_inv_00353/A
-     INVX2BA10TH       rise   0.000   0.072   0.046  -      (297.500,428.900)    4.000   -       
CTS_ccl_inv_00353/Y
-     INVX2BA10TH       rise   0.026   0.098   0.034  0.015  (297.700,428.700)    0.400      1    
CTS_ccl_a_inv_00350/A
-     INVX7P5BA10TH     fall   0.000   0.098   0.029  -      (297.500,415.100)   13.800   -       
CTS_ccl_a_inv_00350/Y
-     INVX7P5BA10TH     fall   0.042   0.140   0.065  0.142  (297.500,414.900)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.010   0.150   0.082  -      (495.700,388.300)  224.800   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.063   0.213   0.053  0.006  (498.300,388.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.213   0.053  -      (494.300,383.300)    9.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 30
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[13][7]/CK
Delay     :  0.281

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.055  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH      rise   0.000   0.000   0.055  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH      rise   0.036   0.036   0.050  0.011  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH      fall   0.000   0.036   0.041  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH      fall   0.036   0.071   0.040  0.065  (295.100,427.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.073   0.046  -      (470.700,412.300)  190.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.040   0.113   0.025  0.071  (475.100,413.500)    5.600      5    
core/CTS_ccl_inv_00333/A
-     INVX6BA10TH      rise   0.001   0.114   0.025  -      (525.700,420.900)   58.000   -       
core/CTS_ccl_inv_00333/Y
-     INVX6BA10TH      rise   0.032   0.145   0.054  0.079  (525.900,420.700)    0.400      2    
core/CTS_ccl_a_inv_00325/A
-     INVX16BA10TH     fall   0.003   0.148   0.045  -      (700.100,416.900)  178.000   -       
core/CTS_ccl_a_inv_00325/Y
-     INVX16BA10TH     fall   0.032   0.180   0.041  0.170  (700.100,416.500)    0.400     29    
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.184   0.048  -      (735.900,399.700)   52.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.095   0.279   0.117  0.086  (733.300,399.300)    3.000     32    
core/datapath_inst/rf/registers_reg[13][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.281   0.117  -      (737.900,276.700)  127.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 31
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
Delay     :  0.217

--------------------------------------------------------------------------------------------------------
Name  Lib cell          Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                               (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH   rise   -       0.000   0.068  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH       rise   0.000   0.000   0.068  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH       rise   0.038   0.038   0.050  0.011  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH       fall   0.000   0.038   0.043  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH       fall   0.036   0.075   0.040  0.065  (295.100,427.300)    0.400      5    
CTS_ccl_inv_00353/A
-     INVX2BA10TH       rise   0.000   0.075   0.046  -      (297.500,428.900)    4.000   -       
CTS_ccl_inv_00353/Y
-     INVX2BA10TH       rise   0.026   0.101   0.034  0.015  (297.700,428.700)    0.400      1    
CTS_ccl_a_inv_00350/A
-     INVX7P5BA10TH     fall   0.000   0.101   0.029  -      (297.500,415.100)   13.800   -       
CTS_ccl_a_inv_00350/Y
-     INVX7P5BA10TH     fall   0.042   0.143   0.065  0.142  (297.500,414.900)    0.200     12    
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/CK
-     PREICGX0P5BA10TH  rise   0.010   0.154   0.082  -      (495.700,388.300)  224.800   -       
core/irq_handler_inst/RC_CG_HIER_INST93/RC_CGIC_INST/ECK
-     PREICGX0P5BA10TH  rise   0.063   0.217   0.053  0.006  (498.300,388.500)    2.800      3    
core/irq_handler_inst/highest_priority_irq_reg_reg[6]/CK
-     DFFSQX1MA10TH     rise   0.000   0.217   0.053  -      (494.300,383.300)    9.200   -       
--------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 32
Path type : skew group mclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/mclk_div_mux/g399/Y
End       : core/datapath_inst/rf/registers_reg[13][7]/CK
Delay     :  0.285

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/mclk_div_mux/g399/Y
-     NAND4X0P5MA10TH  rise   -       0.000   0.068  0.003  (293.300,425.300)  -            1    
system0/CTS_ccl_a_inv_00377/A
-     INVX1BA10TH      rise   0.000   0.000   0.068  -      (290.900,427.100)    4.200   -       
system0/CTS_ccl_a_inv_00377/Y
-     INVX1BA10TH      rise   0.038   0.038   0.050  0.011  (291.100,427.700)    0.800      1    
system0/CTS_ccl_a_inv_00373/A
-     INVX6BA10TH      fall   0.000   0.038   0.043  -      (294.900,427.100)    4.400   -       
system0/CTS_ccl_a_inv_00373/Y
-     INVX6BA10TH      fall   0.036   0.075   0.040  0.065  (295.100,427.300)    0.400      5    
core/cg_clk_cpu/CG1/CK
-     PREICGX16BA10TH  rise   0.002   0.076   0.046  -      (470.700,412.300)  190.600   -       
core/cg_clk_cpu/CG1/ECK
-     PREICGX16BA10TH  rise   0.040   0.117   0.025  0.071  (475.100,413.500)    5.600      5    
core/CTS_ccl_inv_00333/A
-     INVX6BA10TH      rise   0.001   0.117   0.025  -      (525.700,420.900)   58.000   -       
core/CTS_ccl_inv_00333/Y
-     INVX6BA10TH      rise   0.032   0.149   0.054  0.079  (525.900,420.700)    0.400      2    
core/CTS_ccl_a_inv_00325/A
-     INVX16BA10TH     fall   0.003   0.151   0.045  -      (700.100,416.900)  178.000   -       
core/CTS_ccl_a_inv_00325/Y
-     INVX16BA10TH     fall   0.032   0.183   0.041  0.170  (700.100,416.500)    0.400     29    
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/CK
-     PREICGX3BA10TH   rise   0.004   0.187   0.048  -      (735.900,399.700)   52.600   -       
core/datapath_inst/rf/RC_CG_HIER_INST73/RC_CGIC_INST/ECK
-     PREICGX3BA10TH   rise   0.095   0.282   0.117  0.086  (733.300,399.300)    3.000     32    
core/datapath_inst/rf/registers_reg[13][7]/CK
-     DFFRPQX1MA10TH   rise   0.003   0.285   0.117  -      (737.900,276.700)  127.200   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, min clock_path:
======================================================================

PathID    : 33
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.530

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.158  0.016  (320.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.158  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.059   0.059   0.046  0.019  (321.300,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.059   0.047  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.042   0.100   0.035  0.024  (323.700,464.700)    0.400     4     
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.100   0.041  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.047   0.147   0.062  0.018  (331.100,476.500)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.147   0.051  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.068   0.216   0.074  0.106  (333.300,476.500)    0.400     6     
afe0/cg_clk_afe/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.217   0.088  -      (494.300,480.300)  164.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX2BA10TH  rise   0.107   0.324   0.044  0.004  (497.100,481.100)    3.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.324   0.044  -      (499.500,483.700)    5.000   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.106   0.430   0.060  0.008  (502.300,482.900)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00178/A
-     INVX1BA10TH     rise   0.000   0.430   0.060  -      (506.500,484.900)    6.200   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00178/Y
-     INVX1BA10TH     rise   0.060   0.490   0.078  0.007  (506.700,484.300)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/A
-     INVX1BA10TH     fall   0.000   0.490   0.062  -      (540.100,484.900)   34.000   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/Y
-     INVX1BA10TH     fall   0.040   0.530   0.029  0.002  (540.300,484.300)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.530   0.031  -      (542.500,483.300)    3.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.early, max clock_path:
======================================================================

PathID    : 34
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : spi1/baud_counter_reg[1]/CK
Delay     :  0.687

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.158  0.016  (320.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.158  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.059   0.059   0.046  0.019  (321.300,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.059   0.047  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.042   0.100   0.035  0.024  (323.700,464.700)    0.400     4     
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.100   0.041  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.047   0.147   0.062  0.018  (331.100,476.500)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.147   0.051  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.068   0.216   0.074  0.106  (333.300,476.500)    0.400     6     
CTS_ccl_inv_00208/A
-     INVX5BA10TH     rise   0.000   0.216   0.088  -      (334.900,471.100)    7.000   -       
CTS_ccl_inv_00208/Y
-     INVX5BA10TH     rise   0.095   0.311   0.130  0.072  (335.100,471.300)    0.400     4     
CTS_ccl_a_inv_00205/A
-     INVX6BA10TH     fall   0.001   0.312   0.108  -      (335.100,440.900)   30.400   -       
CTS_ccl_a_inv_00205/Y
-     INVX6BA10TH     fall   0.091   0.403   0.081  0.061  (335.300,440.700)    0.400     5     
spi1/cg_clk_baud_src/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.404   0.093  -      (325.500,355.700)   94.800   -       
spi1/cg_clk_baud_src/CG1/ECK
-     PREICGX2BA10TH  rise   0.115   0.519   0.052  0.006  (322.700,354.900)    3.600     2     
spi1/RC_CG_HIER_INST204/RC_CGIC_INST/CK
-     PREICGX1BA10TH  rise   0.000   0.519   0.052  -      (320.300,355.700)    3.200   -       
spi1/RC_CG_HIER_INST204/RC_CGIC_INST/ECK
-     PREICGX1BA10TH  rise   0.168   0.687   0.141  0.014  (317.700,355.700)    2.600     7     
spi1/baud_counter_reg[1]/CK
-     DFFRPQX1MA10TH  rise   0.000   0.687   0.141  -      (315.900,347.300)   10.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, min clock_path:
=====================================================================

PathID    : 35
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.531

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.158  0.016  (320.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.158  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.059   0.059   0.047  0.019  (321.300,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.059   0.047  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.042   0.101   0.035  0.024  (323.700,464.700)    0.400     4     
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.101   0.041  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.047   0.148   0.062  0.018  (331.100,476.500)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.148   0.051  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.068   0.216   0.074  0.106  (333.300,476.500)    0.400     6     
afe0/cg_clk_afe/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.218   0.088  -      (494.300,480.300)  164.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX2BA10TH  rise   0.107   0.324   0.044  0.004  (497.100,481.100)    3.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.324   0.044  -      (499.500,483.700)    5.000   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.106   0.430   0.060  0.008  (502.300,482.900)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00178/A
-     INVX1BA10TH     rise   0.000   0.431   0.060  -      (506.500,484.900)    6.200   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00178/Y
-     INVX1BA10TH     rise   0.060   0.490   0.078  0.007  (506.700,484.300)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/A
-     INVX1BA10TH     fall   0.000   0.490   0.062  -      (540.100,484.900)   34.000   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/Y
-     INVX1BA10TH     fall   0.040   0.531   0.029  0.002  (540.300,484.300)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.531   0.031  -      (542.500,483.300)    3.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner max_delay_corner:setup.late, max clock_path:
=====================================================================

PathID    : 36
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer1/timer_value_reg[26]/CK
Delay     :  0.688

-------------------------------------------------------------------------------------------------------
Name  Lib cell         Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                              (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH   rise   -       0.000   0.158  0.016  (320.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH      rise   0.000   0.000   0.158  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH      rise   0.059   0.059   0.047  0.019  (321.300,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH      fall   0.000   0.059   0.047  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH      fall   0.042   0.101   0.035  0.024  (323.700,464.700)    0.400      4    
CTS_cci_inv_00215/A
-     INVX3BA10TH      rise   0.000   0.101   0.041  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH      rise   0.047   0.148   0.062  0.018  (331.100,476.500)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH     fall   0.000   0.148   0.051  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH     fall   0.068   0.216   0.074  0.106  (333.300,476.500)    0.400      6    
timer1/clk_mux/MuxGen[0].CG1/CK
-     PREICGX5BA10TH   rise   0.002   0.218   0.088  -      (281.300,399.700)  128.800   -       
timer1/clk_mux/MuxGen[0].CG1/ECK
-     PREICGX5BA10TH   rise   0.099   0.317   0.040  0.010  (278.500,398.900)    3.600      1    
timer1/clk_mux/g82/AN
-     NAND2BX6MA10TH   rise   0.000   0.317   0.040  -      (228.700,399.100)   50.000   -       
timer1/clk_mux/g82/Y
-     NAND2BX6MA10TH   rise   0.077   0.394   0.054  0.015  (227.900,398.700)    1.200      2    
timer1/clock_gate_timer/CG1/CK
-     PREICGX6BA10TH   rise   0.000   0.394   0.054  -      (211.700,407.700)   25.200   -       
timer1/clock_gate_timer/CG1/ECK
-     PREICGX6BA10TH   rise   0.089   0.483   0.042  0.014  (208.900,406.900)    3.600      1    
timer1/g11914/A0
-     AOI2XB1X8MA10TH  rise   0.000   0.483   0.042  -      (213.100,399.100)   12.000   -       
timer1/g11914/Y
-     AOI2XB1X8MA10TH  rise   0.045   0.528   0.056  0.015  (213.500,399.700)    1.000      1    
timer1/g11809/A1
-     OAI21X8MA10TH    fall   0.000   0.528   0.046  -      (216.500,391.100)   11.600   -       
timer1/g11809/Y
-     OAI21X8MA10TH    fall   0.159   0.687   0.141  0.086  (214.500,390.900)    2.200     38    
timer1/timer_value_reg[26]/CK
-     DFFSRPQX1MA10TH  rise   0.001   0.688   0.222  -      (241.900,328.900)   89.400   -       
-------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, min clock_path:
=====================================================================

PathID    : 37
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.196

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.074  0.017  (320.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.074  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.016   0.016   0.023  0.020  (321.300,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.016   0.024  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.017   0.033   0.016  0.023  (323.700,464.700)    0.400     4     
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.033   0.019  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.019   0.052   0.028  0.020  (331.100,476.500)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.052   0.023  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.028   0.080   0.033  0.103  (333.300,476.500)    0.400     6     
afe0/cg_clk_afe/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.082   0.039  -      (494.300,480.300)  164.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX2BA10TH  rise   0.037   0.119   0.019  0.004  (497.100,481.100)    3.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.119   0.019  -      (499.500,483.700)    5.000   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.039   0.158   0.027  0.009  (502.300,482.900)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00178/A
-     INVX1BA10TH     rise   0.000   0.158   0.027  -      (506.500,484.900)    6.200   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00178/Y
-     INVX1BA10TH     rise   0.023   0.181   0.034  0.007  (506.700,484.300)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/A
-     INVX1BA10TH     fall   0.000   0.181   0.026  -      (540.100,484.900)   34.000   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/Y
-     INVX1BA10TH     fall   0.014   0.196   0.015  0.002  (540.300,484.300)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.196   0.015  -      (542.500,483.300)    3.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.early, max clock_path:
=====================================================================

PathID    : 38
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.267

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.074  0.017  (320.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.074  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.016   0.016   0.023  0.020  (321.300,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.016   0.024  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.017   0.033   0.016  0.023  (323.700,464.700)    0.400      4    
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.033   0.019  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.019   0.052   0.028  0.020  (331.100,476.500)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.052   0.023  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.028   0.080   0.033  0.103  (333.300,476.500)    0.400      6    
CTS_ccl_inv_00208/A
-     INVX5BA10TH     rise   0.000   0.081   0.039  -      (334.900,471.100)    7.000   -       
CTS_ccl_inv_00208/Y
-     INVX5BA10TH     rise   0.037   0.118   0.057  0.071  (335.100,471.300)    0.400      4    
CTS_ccl_a_inv_00205/A
-     INVX6BA10TH     fall   0.001   0.119   0.048  -      (335.100,440.900)   30.400   -       
CTS_ccl_a_inv_00205/Y
-     INVX6BA10TH     fall   0.036   0.154   0.039  0.060  (335.300,440.700)    0.400      5    
CTS_ccl_inv_00202/A
-     INVX1BA10TH     rise   0.002   0.156   0.044  -      (449.900,475.100)  149.000   -       
CTS_ccl_inv_00202/Y
-     INVX1BA10TH     rise   0.030   0.186   0.043  0.009  (449.700,475.700)    0.800      2    
CTS_ccl_a_inv_00200/A
-     INVX3BA10TH     fall   0.000   0.186   0.034  -      (452.700,480.900)    8.200   -       
CTS_ccl_a_inv_00200/Y
-     INVX3BA10TH     fall   0.075   0.261   0.103  0.093  (452.700,480.500)    0.400     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.005   0.267   0.126  -      (287.100,340.700)  305.400   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, min clock_path:
====================================================================

PathID    : 39
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : afe0/adc_fsm/fsm/counter_en_reg_reg/CK
Delay     :  0.196

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.074  0.017  (320.500,407.700)  -           1     
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.074  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.016   0.016   0.023  0.020  (321.300,412.700)    0.400     1     
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.017   0.024  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.017   0.033   0.016  0.023  (323.700,464.700)    0.400     4     
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.034   0.019  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.019   0.053   0.028  0.020  (331.100,476.500)    0.400     1     
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.053   0.023  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.028   0.081   0.033  0.103  (333.300,476.500)    0.400     6     
afe0/cg_clk_afe/CG1/CK
-     PREICGX2BA10TH  rise   0.001   0.082   0.039  -      (494.300,480.300)  164.800   -       
afe0/cg_clk_afe/CG1/ECK
-     PREICGX2BA10TH  rise   0.037   0.119   0.019  0.004  (497.100,481.100)    3.600     1     
afe0/adc_fsm/cg_dsadc/CG1/CK
-     PREICGX2BA10TH  rise   0.000   0.119   0.019  -      (499.500,483.700)    5.000   -       
afe0/adc_fsm/cg_dsadc/CG1/ECK
-     PREICGX2BA10TH  rise   0.039   0.159   0.027  0.009  (502.300,482.900)    3.600     2     
afe0/adc_fsm/fsm/CTS_cci_inv_00178/A
-     INVX1BA10TH     rise   0.000   0.159   0.027  -      (506.500,484.900)    6.200   -       
afe0/adc_fsm/fsm/CTS_cci_inv_00178/Y
-     INVX1BA10TH     rise   0.023   0.181   0.034  0.007  (506.700,484.300)    0.800     1     
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/A
-     INVX1BA10TH     fall   0.000   0.182   0.026  -      (540.100,484.900)   34.000   -       
afe0/adc_fsm/fsm/CTS_ccl_a_inv_00175/Y
-     INVX1BA10TH     fall   0.014   0.196   0.015  0.002  (540.300,484.300)    0.800     1     
afe0/adc_fsm/fsm/counter_en_reg_reg/CK
-     DFFRPQX1MA10TH  rise   0.000   0.196   0.015  -      (542.500,483.300)    3.200   -       
------------------------------------------------------------------------------------------------------

Timing for timing corner min_delay_corner:hold.late, max clock_path:
====================================================================

PathID    : 40
Path type : skew group smclk/prelayout_constraint_mode (path 1 of 1)
Start     : system0/cg_smclk/CG1/ECK
End       : timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
Delay     :  0.267

------------------------------------------------------------------------------------------------------
Name  Lib cell        Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                             (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace -----------------------------------------------------------------------------------
system0/cg_smclk/CG1/ECK
-     PREICGX1BA10TH  rise   -       0.000   0.074  0.017  (320.500,407.700)  -            1    
system0/CTS_ccl_a_inv_00222/A
-     INVX9BA10TH     rise   0.000   0.000   0.074  -      (321.100,412.900)    5.800   -       
system0/CTS_ccl_a_inv_00222/Y
-     INVX9BA10TH     rise   0.016   0.016   0.023  0.020  (321.300,412.700)    0.400      1    
system0/CTS_ccl_a_inv_00218/A
-     INVX6BA10TH     fall   0.000   0.017   0.024  -      (323.500,464.900)   54.400   -       
system0/CTS_ccl_a_inv_00218/Y
-     INVX6BA10TH     fall   0.017   0.033   0.016  0.023  (323.700,464.700)    0.400      4    
CTS_cci_inv_00215/A
-     INVX3BA10TH     rise   0.000   0.034   0.019  -      (331.100,476.900)   19.600   -       
CTS_cci_inv_00215/Y
-     INVX3BA10TH     rise   0.019   0.053   0.028  0.020  (331.100,476.500)    0.400      1    
CTS_ccl_a_inv_00211/A
-     INVX11BA10TH    fall   0.000   0.053   0.023  -      (333.300,476.900)    2.600   -       
CTS_ccl_a_inv_00211/Y
-     INVX11BA10TH    fall   0.028   0.081   0.033  0.103  (333.300,476.500)    0.400      6    
CTS_ccl_inv_00208/A
-     INVX5BA10TH     rise   0.000   0.081   0.039  -      (334.900,471.100)    7.000   -       
CTS_ccl_inv_00208/Y
-     INVX5BA10TH     rise   0.037   0.118   0.057  0.071  (335.100,471.300)    0.400      4    
CTS_ccl_a_inv_00205/A
-     INVX6BA10TH     fall   0.001   0.119   0.048  -      (335.100,440.900)   30.400   -       
CTS_ccl_a_inv_00205/Y
-     INVX6BA10TH     fall   0.036   0.155   0.039  0.060  (335.300,440.700)    0.400      5    
CTS_ccl_inv_00202/A
-     INVX1BA10TH     rise   0.002   0.157   0.044  -      (449.900,475.100)  149.000   -       
CTS_ccl_inv_00202/Y
-     INVX1BA10TH     rise   0.030   0.187   0.043  0.009  (449.700,475.700)    0.800      2    
CTS_ccl_a_inv_00200/A
-     INVX3BA10TH     fall   0.000   0.187   0.034  -      (452.700,480.900)    8.200   -       
CTS_ccl_a_inv_00200/Y
-     INVX3BA10TH     fall   0.075   0.262   0.103  0.093  (452.700,480.500)    0.400     17    
timer0/clk_mux/MuxGen[0].DefaultSlice.SYNCDFF1/CK
-     DFFSQX1MA10TH   rise   0.005   0.267   0.126  -      (287.100,340.700)  305.400   -       
------------------------------------------------------------------------------------------------------

