{
  "name": "<core_simd::vector::Simd<f32, N> as core_simd::simd::num::float::SimdFloat>::is_sign_negative",
  "safe": true,
  "callees": {
    "core_simd::simd::num::float::SimdFloat::to_bits": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Raw transmutation to an unsigned integer vector type with the\n same size and number of elements.\n",
      "adt": {}
    },
    "core_simd::vector::Simd::<T, N>::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Constructs a new SIMD vector with all elements set to the given value.\n\n # Examples\n\n ```\n # #![feature(portable_simd)]\n # #[cfg(feature = \"as_crate\")] use core_simd::simd;\n # #[cfg(not(feature = \"as_crate\"))] use core::simd;\n # use simd::u32x4;\n let v = u32x4::splat(8);\n assert_eq!(v.as_array(), &[8, 8, 8, 8]);\n ```\n",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "ops::bit::BitAnd::bitand": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Performs the `&` operation.\n\n # Examples\n\n ```\n assert_eq!(true & false, false);\n assert_eq!(true & true, true);\n assert_eq!(5u8 & 1u8, 1);\n assert_eq!(5u8 & 2u8, 0);\n ```\n",
      "adt": {}
    },
    "core_simd::simd::cmp::ord::SimdPartialOrd::simd_gt": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Test if each element is greater than the corresponding element in `other`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_simd::vector::Simd": [
      "Plain"
    ],
    "core_simd::masks::Mask": [
      "Plain"
    ]
  },
  "path": 12543,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/simd/num/float.rs:346:13: 349:14",
  "src": "fn is_sign_negative(self) -> Self::Mask {\n                let sign_bits = self.to_bits() & Simd::splat((!0 >> 1) + 1);\n                sign_bits.simd_gt(Simd::splat(0))\n            }",
  "mir": "fn <core_simd::vector::Simd<f32, N> as core_simd::simd::num::float::SimdFloat>::is_sign_negative(_1: core_simd::vector::Simd<f32, N>) -> core_simd::masks::Mask<i32, N> {\n    let mut _0: core_simd::masks::Mask<i32, N>;\n    let  _2: core_simd::vector::Simd<u32, N>;\n    let mut _3: core_simd::vector::Simd<u32, N>;\n    let mut _4: core_simd::vector::Simd<u32, N>;\n    let mut _5: u32;\n    let mut _6: u32;\n    let mut _7: u32;\n    let mut _8: u32;\n    let mut _9: bool;\n    let mut _10: (u32, bool);\n    let mut _11: core_simd::vector::Simd<u32, N>;\n    debug self => _1;\n    debug sign_bits => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = <core_simd::vector::Simd<f32, N> as core_simd::simd::num::float::SimdFloat>::to_bits(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = Not(0_u32);\n        _8 = 1_i32 as u32;\n        _9 = Lt(move _8, 32_u32);\n        assert(move _9, \"attempt to shift right by `{}`, which would overflow\", 1_i32) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = Shr(move _7, 1_i32);\n        StorageDead(_7);\n        _10 = CheckedAdd(_6, 1_u32);\n        assert(!move (_10.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _6, 1_u32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = move (_10.0: u32);\n        StorageDead(_6);\n        _4 = core_simd::vector::Simd::<u32, N>::splat(move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        _2 = <core_simd::vector::Simd<u32, N> as ops::bit::BitAnd>::bitand(move _3, move _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_11);\n        _11 = core_simd::vector::Simd::<u32, N>::splat(0_u32) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _0 = <core_simd::vector::Simd<u32, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_gt(_2, move _11) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_11);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}