#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000019e41764e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000019e417649f0 .scope module, "gradient_tb" "gradient_tb" 3 10;
 .timescale -9 -12;
P_0000019e417a4100 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_0000019e417a4138 .param/l "HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_0000019e417a4170 .param/l "WIDTH" 0 3 12, +C4<00000000000000000000000001000000>;
v0000019e41804430_0 .var "clk_in", 0 0;
v0000019e41803b70_0 .net "gradient_done", 0 0, v0000019e41732d80_0;  1 drivers
v0000019e41804390_0 .net "pixel_in", 7 0, L_0000019e4178bda0;  1 drivers
v0000019e41803cb0_0 .net "read_addr", 11 0, v0000019e417887d0_0;  1 drivers
v0000019e41802ef0_0 .net "read_addr_valid", 0 0, v0000019e41788870_0;  1 drivers
v0000019e41802a90_0 .var "rst_in", 0 0;
v0000019e418026d0_0 .var "start_in", 0 0;
v0000019e418041b0_0 .net "x_pixel_out", 7 0, v0000019e41801120_0;  1 drivers
v0000019e41802770_0 .net "x_write_addr", 11 0, v0000019e41801bc0_0;  1 drivers
v0000019e418037b0_0 .net "x_write_valid", 0 0, v0000019e418018a0_0;  1 drivers
v0000019e418030d0_0 .net "y_pixel_out", 7 0, v0000019e41801940_0;  1 drivers
v0000019e41803fd0_0 .net "y_write_addr", 11 0, v0000019e418014e0_0;  1 drivers
v0000019e41802e50_0 .net "y_write_valid", 0 0, v0000019e41801080_0;  1 drivers
S_0000019e417884b0 .scope module, "gradient" "gradient_image" 3 51, 4 5 0, S_0000019e417649f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_0000019e41764b80 .param/l "BIT_DEPTH" 0 4 8, +C4<00000000000000000000000000001000>;
P_0000019e41764bb8 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000001000000>;
P_0000019e41764bf0 .param/l "WIDTH" 0 4 6, +C4<00000000000000000000000001000000>;
enum0000019e41889560 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v0000019e417a4f30_0 .var "busy", 0 0;
v0000019e4175a910_0 .var "center_addr_x", 5 0;
v0000019e41733570_0 .var "center_addr_y", 5 0;
v0000019e41733420_0 .net "clk_in", 0 0, v0000019e41804430_0;  1 drivers
v0000019e41788730_0 .net "ext_pixel_in", 7 0, L_0000019e4178bda0;  alias, 1 drivers
v0000019e417887d0_0 .var "ext_read_addr", 11 0;
v0000019e41788870_0 .var "ext_read_addr_valid", 0 0;
v0000019e41732ce0_0 .var "ext_read_addr_valid_pipe", 1 0;
v0000019e41732d80_0 .var "gradient_done", 0 0;
v0000019e41732e20_0 .var/s "pixel1_signed", 8 0;
v0000019e418013a0_0 .var/s "pixel2_signed", 8 0;
v0000019e418016c0_0 .var/2s "prev_state", 31 0;
v0000019e41801440_0 .net "rst_in", 0 0, v0000019e41802a90_0;  1 drivers
v0000019e41801d00_0 .net "start_in", 0 0, v0000019e418026d0_0;  1 drivers
v0000019e41801b20_0 .var/2s "state", 31 0;
v0000019e41801760_0 .var "state_num", 2 0;
v0000019e41801120_0 .var "x_pixel_out", 7 0;
v0000019e41801bc0_0 .var "x_write_addr", 11 0;
v0000019e418018a0_0 .var "x_write_valid", 0 0;
v0000019e41801940_0 .var "y_pixel_out", 7 0;
v0000019e418014e0_0 .var "y_write_addr", 11 0;
v0000019e41801080_0 .var "y_write_valid", 0 0;
E_0000019e4175fc10 .event posedge, v0000019e41733420_0;
E_0000019e41760050 .event anyedge, v0000019e41801b20_0;
S_0000019e41732fd0 .scope module, "image" "xilinx_single_port_ram_read_first" 3 40, 5 10 0, S_0000019e417649f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_0000019e41802040 .param/str "INIT_FILE" 0 5 14, "util/image.mem";
P_0000019e41802078 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_0000019e418020b0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000019e418020e8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v0000019e41801620 .array "BRAM", 0 4095, 7 0;
v0000019e41801800_0 .net "addra", 11 0, v0000019e417887d0_0;  alias, 1 drivers
v0000019e418019e0_0 .net "clka", 0 0, v0000019e41804430_0;  alias, 1 drivers
L_0000019e41890088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000019e41801a80_0 .net "dina", 7 0, L_0000019e41890088;  1 drivers
v0000019e41801c60_0 .net "douta", 7 0, L_0000019e4178bda0;  alias, 1 drivers
v0000019e41801ee0_0 .net "ena", 0 0, v0000019e41788870_0;  alias, 1 drivers
v0000019e41801260_0 .var "ram_data", 7 0;
L_0000019e41890118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000019e41801f80_0 .net "regcea", 0 0, L_0000019e41890118;  1 drivers
v0000019e418011c0_0 .net "rsta", 0 0, v0000019e41802a90_0;  alias, 1 drivers
L_0000019e418900d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019e41801300_0 .net "wea", 0 0, L_0000019e418900d0;  1 drivers
S_0000019e41802130 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000019e41732fd0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000019e41802130
v0000019e41801da0_0 .var/i "depth", 31 0;
TD_gradient_tb.image.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000019e41801da0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000019e41801da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000019e41801da0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000019e418022c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000019e41732fd0;
 .timescale -9 -12;
L_0000019e4178bda0 .functor BUFZ 8, v0000019e41801e40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000019e41801e40_0 .var "douta_reg", 7 0;
S_0000019e41802450 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000019e41732fd0;
 .timescale -9 -12;
    .scope S_0000019e41802450;
T_1 ;
    %vpi_call/w 5 33 "$readmemh", P_0000019e41802040, v0000019e41801620, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019e418022c0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019e41801e40_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0000019e418022c0;
T_3 ;
    %wait E_0000019e4175fc10;
    %load/vec4 v0000019e418011c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000019e41801e40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019e41801f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000019e41801260_0;
    %assign/vec4 v0000019e41801e40_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019e41732fd0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000019e41801260_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0000019e41732fd0;
T_5 ;
    %wait E_0000019e4175fc10;
    %load/vec4 v0000019e41801ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000019e41801300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000019e41801a80_0;
    %load/vec4 v0000019e41801800_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019e41801620, 0, 4;
T_5.2 ;
    %load/vec4 v0000019e41801800_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000019e41801620, 4;
    %assign/vec4 v0000019e41801260_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000019e417884b0;
T_6 ;
Ewait_0 .event/or E_0000019e41760050, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000019e41801b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000019e41801760_0, 0, 3;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019e417884b0;
T_7 ;
    %wait E_0000019e4175fc10;
    %load/vec4 v0000019e41788870_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019e41732ce0_0, 4, 5;
    %load/vec4 v0000019e41732ce0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019e41732ce0_0, 4, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019e417884b0;
T_8 ;
    %wait E_0000019e4175fc10;
    %load/vec4 v0000019e41801440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e417a4f30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019e4175a910_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019e41733570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e41732d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000019e41732ce0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000019e41801b20_0;
    %assign/vec4 v0000019e418016c0_0, 0;
    %load/vec4 v0000019e41788870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
T_8.2 ;
    %load/vec4 v0000019e418018a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e418018a0_0, 0;
T_8.4 ;
    %load/vec4 v0000019e41801080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e41801080_0, 0;
T_8.6 ;
    %load/vec4 v0000019e41732d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e41732d80_0, 0;
T_8.8 ;
    %load/vec4 v0000019e41801b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.10 ;
    %load/vec4 v0000019e41801d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.21, 8;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_8.22, 8;
T_8.21 ; End of true expr.
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %jmp/0 T_8.22, 8;
 ; End of false expr.
    %blend;
T_8.22;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e417887d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
T_8.19 ;
    %jmp T_8.18;
T_8.11 ;
    %load/vec4 v0000019e41732ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019e41788730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019e41732e20_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.25, 8;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_8.26, 8;
T_8.25 ; End of true expr.
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %jmp/0 T_8.26, 8;
 ; End of false expr.
    %blend;
T_8.26;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e417887d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
T_8.23 ;
    %jmp T_8.18;
T_8.12 ;
    %load/vec4 v0000019e41732ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019e41788730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019e418013a0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
T_8.27 ;
    %jmp T_8.18;
T_8.13 ;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e41801bc0_0, 0;
    %load/vec4 v0000019e418013a0_0;
    %load/vec4 v0000019e41732e20_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v0000019e41801120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e418018a0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.29, 8;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_8.30, 8;
T_8.29 ; End of true expr.
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %jmp/0 T_8.30, 8;
 ; End of false expr.
    %blend;
T_8.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e417887d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v0000019e41732ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019e41788730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019e41732e20_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.33, 8;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_8.34, 8;
T_8.33 ; End of true expr.
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %jmp/0 T_8.34, 8;
 ; End of false expr.
    %blend;
T_8.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e417887d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
T_8.31 ;
    %jmp T_8.18;
T_8.15 ;
    %load/vec4 v0000019e41732ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000019e41788730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000019e418013a0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
T_8.35 ;
    %jmp T_8.18;
T_8.16 ;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e418014e0_0, 0;
    %load/vec4 v0000019e418013a0_0;
    %load/vec4 v0000019e41732e20_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v0000019e41801940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41801080_0, 0;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_8.37, 4;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_8.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019e4175a910_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019e41733570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41732d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %jmp T_8.40;
T_8.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000019e4175a910_0, 0;
    %load/vec4 v0000019e41733570_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019e41733570_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
T_8.40 ;
    %jmp T_8.38;
T_8.37 ;
    %load/vec4 v0000019e4175a910_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000019e4175a910_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
T_8.38 ;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000019e41801b20_0, 0;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_8.41, 8;
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_8.42, 8;
T_8.41 ; End of true expr.
    %load/vec4 v0000019e4175a910_0;
    %pad/u 32;
    %jmp/0 T_8.42, 8;
 ; End of false expr.
    %blend;
T_8.42;
    %load/vec4 v0000019e41733570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v0000019e417887d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e41788870_0, 0;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000019e417649f0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0000019e41804430_0;
    %nor/r;
    %store/vec4 v0000019e41804430_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000019e417649f0;
T_10 ;
    %vpi_call/w 3 70 "$dumpfile", "gradient.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019e417649f0 {0 0 0};
    %vpi_call/w 3 72 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e41804430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e41802a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e418026d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e41804430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e41802a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e41804430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e41802a90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019e418026d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019e418026d0_0, 0, 1;
    %delay 630000000, 0;
    %vpi_call/w 3 89 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 90 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/gradient_tb.sv";
    "hdl/gradient.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
