// Seed: 3516379872
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output tri id_2;
  output wire id_1;
  assign id_2 = id_3 == id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd28
) (
    output wand _id_0,
    input  tri1 id_1,
    output tri0 id_2,
    input  wire id_3,
    input  wand id_4,
    input  wire id_5
);
  wire id_7;
  logic [-1 'd0 : id_0] id_8 = 1, id_9, id_10;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
