{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624083610457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624083610458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 10:50:00 2021 " "Processing started: Sat Jun 19 10:50:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624083610458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624083610458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IntegratedCircuit -c IntegratedCircuit " "Command: quartus_map --read_settings_files=on --write_settings_files=off IntegratedCircuit -c IntegratedCircuit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624083610459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624083613331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integratedcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integratedcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IntegratedCircuit " "Found entity 1: IntegratedCircuit" {  } { { "IntegratedCircuit.bdf" "" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "exponential.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencymultiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencymultiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM " "Found entity 1: FM" {  } { { "FrequencyMultiplier.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencymultiplier_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencymultiplier_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM_CU " "Found entity 1: FM_CU" {  } { { "FrequencyMultiplier_Controller.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencymultiplier_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequencymultiplier_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FM_DP " "Found entity 1: FM_DP" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.v 1 1 " "Found 1 design units, including 1 entities, in source file register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "register18.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff.v 1 1 " "Found 1 design units, including 1 entities, in source file tff.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_tff " "Found entity 1: my_tff" {  } { { "TFF.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/TFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083613701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083613701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegratedCircuit " "Elaborating entity \"IntegratedCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624083613855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM FM:inst " "Elaborating entity \"FM\" for hierarchy \"FM:inst\"" {  } { { "IntegratedCircuit.bdf" "inst" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 152 448 600 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083613870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_CU FM:inst\|FM_CU:CU " "Elaborating entity \"FM_CU\" for hierarchy \"FM:inst\|FM_CU:CU\"" {  } { { "FrequencyMultiplier.sv" "CU" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083613875 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps FrequencyMultiplier_Controller.sv(7) " "Verilog HDL Always Construct warning at FrequencyMultiplier_Controller.sv(7): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyMultiplier_Controller.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Controller.sv" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1624083613882 "|IntegratedCircuit|FM:inst|FM_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FrequencyMultiplier_Controller.sv(39) " "Verilog HDL Case Statement warning at FrequencyMultiplier_Controller.sv(39): incomplete case statement has no default case item" {  } { { "FrequencyMultiplier_Controller.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Controller.sv" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624083613882 "|IntegratedCircuit|FM:inst|FM_CU:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FM_DP FM:inst\|FM_DP:DP " "Elaborating entity \"FM_DP\" for hierarchy \"FM:inst\|FM_DP:DP\"" {  } { { "FrequencyMultiplier.sv" "DP" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083613888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyMultiplier_Datapath.sv(22) " "Verilog HDL assignment warning at FrequencyMultiplier_Datapath.sv(22): truncated value with size 32 to match size of target (8)" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624083613888 "|IntegratedCircuit|FM:inst|FM_DP:DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FrequencyMultiplier_Datapath.sv(32) " "Verilog HDL assignment warning at FrequencyMultiplier_Datapath.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "FrequencyMultiplier_Datapath.sv" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624083613888 "|IntegratedCircuit|FM:inst|FM_DP:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_tff FM:inst\|FM_DP:DP\|my_tff:tff1 " "Elaborating entity \"my_tff\" for hierarchy \"FM:inst\|FM_DP:DP\|my_tff:tff1\"" {  } { { "FrequencyMultiplier_Datapath.sv" "tff1" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/FrequencyMultiplier_Datapath.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083613998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential exponential:inst2 " "Elaborating entity \"exponential\" for hierarchy \"exponential:inst2\"" {  } { { "IntegratedCircuit.bdf" "inst2" { Schematic "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/IntegratedCircuit.bdf" { { 360 808 992 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller exponential:inst2\|controller:control " "Elaborating entity \"controller\" for hierarchy \"exponential:inst2\|controller:control\"" {  } { { "exponential.v" "control" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath exponential:inst2\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"exponential:inst2\|datapath:dP\"" {  } { { "exponential.v" "dP" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register exponential:inst2\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"exponential:inst2\|datapath:dP\|register:regx\"" {  } { { "Datapath.v" "regx" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exponential:inst2\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"exponential:inst2\|datapath:dP\|counter:count\"" {  } { { "Datapath.v" "count" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT exponential:inst2\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"exponential:inst2\|datapath:dP\|LUT:lut\"" {  } { { "Datapath.v" "lut" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614051 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624083614055 "|IntegratedCircuit|exponential:inst2|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 exponential:inst2\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"exponential:inst2\|datapath:dP\|mux2to1:mux\"" {  } { { "Datapath.v" "mux" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier exponential:inst2\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"exponential:inst2\|datapath:dP\|multiplier:mult\"" {  } { { "Datapath.v" "mult" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exponential:inst2\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exponential:inst2\|datapath:dP\|adder:add\"" {  } { { "Datapath.v" "add" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 exponential:inst2\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"exponential:inst2\|datapath:dP\|register18:rres\"" {  } { { "Datapath.v" "rres" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083614099 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "exponential:inst2\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"exponential:inst2\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083615393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1624083615393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083615937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"exponential:inst2\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083615939 ""}  } { { "multiplier.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624083615939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624083616200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624083616200 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[12\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083616795 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[8\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083616795 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[6\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083616795 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[11\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083616795 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "exponential:inst2\|datapath:dP\|LUT:lut\|datat\[9\] exponential:inst2\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"exponential:inst2\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/SAADATI-PC/Documents/altera/Lab4_3/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624083616795 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1624083616795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624083617412 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624083618175 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624083618860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624083618860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "224 " "Implemented 224 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624083619189 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624083619189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624083619189 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1624083619189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624083619189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624083619298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 10:50:19 2021 " "Processing ended: Sat Jun 19 10:50:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624083619298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624083619298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624083619298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624083619298 ""}
