ARM GAS  C:\Temp\ccXMW7NA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Temp\ccXMW7NA.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 71 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 71 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 71 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
ARM GAS  C:\Temp\ccXMW7NA.s 			page 3


  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 71 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 71 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 72 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 72 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 72 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 72 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 72 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
  72              		.loc 1 74 3 view .LVU13
  73 0030 0520     		movs	r0, #5
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 81 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE134:
  88              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_TIM_Base_MspInit
  91              		.syntax unified
  92              		.thumb
ARM GAS  C:\Temp\ccXMW7NA.s 			page 4


  93              		.thumb_func
  95              	HAL_TIM_Base_MspInit:
  96              	.LVL1:
  97              	.LFB135:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 90 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 8
 101              		@ frame_needed = 0, uses_anonymous_args = 0
  91:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 102              		.loc 1 91 3 view .LVU16
 103              		.loc 1 91 15 is_stmt 0 view .LVU17
 104 0000 0368     		ldr	r3, [r0]
 105              		.loc 1 91 5 view .LVU18
 106 0002 B3F1804F 		cmp	r3, #1073741824
 107 0006 00D0     		beq	.L11
 108 0008 7047     		bx	lr
 109              	.L11:
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 110              		.loc 1 90 1 view .LVU19
 111 000a 00B5     		push	{lr}
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
 114 000c 83B0     		sub	sp, sp, #12
 115              		.cfi_def_cfa_offset 16
  92:Core/Src/stm32f4xx_hal_msp.c ****   {
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  96:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 116              		.loc 1 97 5 is_stmt 1 view .LVU20
 117              	.LBB4:
 118              		.loc 1 97 5 view .LVU21
 119 000e 0021     		movs	r1, #0
 120 0010 0191     		str	r1, [sp, #4]
 121              		.loc 1 97 5 view .LVU22
 122 0012 03F50E33 		add	r3, r3, #145408
 123 0016 1A6C     		ldr	r2, [r3, #64]
 124 0018 42F00102 		orr	r2, r2, #1
 125 001c 1A64     		str	r2, [r3, #64]
 126              		.loc 1 97 5 view .LVU23
 127 001e 1B6C     		ldr	r3, [r3, #64]
 128 0020 03F00103 		and	r3, r3, #1
 129 0024 0193     		str	r3, [sp, #4]
 130              		.loc 1 97 5 view .LVU24
 131 0026 019B     		ldr	r3, [sp, #4]
 132              	.LBE4:
 133              		.loc 1 97 5 view .LVU25
ARM GAS  C:\Temp\ccXMW7NA.s 			page 5


  98:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 134              		.loc 1 99 5 view .LVU26
 135 0028 0A46     		mov	r2, r1
 136 002a 1C20     		movs	r0, #28
 137              	.LVL2:
 138              		.loc 1 99 5 is_stmt 0 view .LVU27
 139 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 140              	.LVL3:
 100:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 141              		.loc 1 100 5 is_stmt 1 view .LVU28
 142 0030 1C20     		movs	r0, #28
 143 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 144              	.LVL4:
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****   }
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** }
 145              		.loc 1 107 1 is_stmt 0 view .LVU29
 146 0036 03B0     		add	sp, sp, #12
 147              		.cfi_def_cfa_offset 4
 148              		@ sp needed
 149 0038 5DF804FB 		ldr	pc, [sp], #4
 150              		.cfi_endproc
 151              	.LFE135:
 153              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 154              		.align	1
 155              		.global	HAL_TIM_Base_MspDeInit
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	HAL_TIM_Base_MspDeInit:
 161              	.LVL5:
 162              	.LFB136:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c **** /**
 110:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 111:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 112:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 113:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 114:Core/Src/stm32f4xx_hal_msp.c **** */
 115:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 116:Core/Src/stm32f4xx_hal_msp.c **** {
 163              		.loc 1 116 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		.loc 1 116 1 is_stmt 0 view .LVU31
 168 0000 08B5     		push	{r3, lr}
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 117:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 172              		.loc 1 117 3 is_stmt 1 view .LVU32
ARM GAS  C:\Temp\ccXMW7NA.s 			page 6


 173              		.loc 1 117 15 is_stmt 0 view .LVU33
 174 0002 0368     		ldr	r3, [r0]
 175              		.loc 1 117 5 view .LVU34
 176 0004 B3F1804F 		cmp	r3, #1073741824
 177 0008 00D0     		beq	.L15
 178              	.LVL6:
 179              	.L12:
 118:Core/Src/stm32f4xx_hal_msp.c ****   {
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 123:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 130:Core/Src/stm32f4xx_hal_msp.c ****   }
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** }
 180              		.loc 1 132 1 view .LVU35
 181 000a 08BD     		pop	{r3, pc}
 182              	.LVL7:
 183              	.L15:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 184              		.loc 1 123 5 is_stmt 1 view .LVU36
 185 000c 044A     		ldr	r2, .L16
 186 000e 136C     		ldr	r3, [r2, #64]
 187 0010 23F00103 		bic	r3, r3, #1
 188 0014 1364     		str	r3, [r2, #64]
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 189              		.loc 1 126 5 view .LVU37
 190 0016 1C20     		movs	r0, #28
 191              	.LVL8:
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 192              		.loc 1 126 5 is_stmt 0 view .LVU38
 193 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 194              	.LVL9:
 195              		.loc 1 132 1 view .LVU39
 196 001c F5E7     		b	.L12
 197              	.L17:
 198 001e 00BF     		.align	2
 199              	.L16:
 200 0020 00380240 		.word	1073887232
 201              		.cfi_endproc
 202              	.LFE136:
 204              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_UART_MspInit
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	HAL_UART_MspInit:
 212              	.LVL10:
 213              	.LFB137:
ARM GAS  C:\Temp\ccXMW7NA.s 			page 7


 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c **** /**
 135:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 136:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 137:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 138:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f4xx_hal_msp.c **** */
 140:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 141:Core/Src/stm32f4xx_hal_msp.c **** {
 214              		.loc 1 141 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 32
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 141 1 is_stmt 0 view .LVU41
 219 0000 30B5     		push	{r4, r5, lr}
 220              		.cfi_def_cfa_offset 12
 221              		.cfi_offset 4, -12
 222              		.cfi_offset 5, -8
 223              		.cfi_offset 14, -4
 224 0002 89B0     		sub	sp, sp, #36
 225              		.cfi_def_cfa_offset 48
 142:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 226              		.loc 1 142 3 is_stmt 1 view .LVU42
 227              		.loc 1 142 20 is_stmt 0 view .LVU43
 228 0004 0023     		movs	r3, #0
 229 0006 0393     		str	r3, [sp, #12]
 230 0008 0493     		str	r3, [sp, #16]
 231 000a 0593     		str	r3, [sp, #20]
 232 000c 0693     		str	r3, [sp, #24]
 233 000e 0793     		str	r3, [sp, #28]
 143:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 234              		.loc 1 143 3 is_stmt 1 view .LVU44
 235              		.loc 1 143 11 is_stmt 0 view .LVU45
 236 0010 0268     		ldr	r2, [r0]
 237              		.loc 1 143 5 view .LVU46
 238 0012 214B     		ldr	r3, .L24
 239 0014 9A42     		cmp	r2, r3
 240 0016 01D0     		beq	.L22
 241              	.LVL11:
 242              	.L18:
 144:Core/Src/stm32f4xx_hal_msp.c ****   {
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 148:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 149:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 152:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 153:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 154:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 155:Core/Src/stm32f4xx_hal_msp.c ****     */
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
ARM GAS  C:\Temp\ccXMW7NA.s 			page 8


 161:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 164:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 165:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 166:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 167:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 168:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 169:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 170:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 171:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 172:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 173:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 174:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 175:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 176:Core/Src/stm32f4xx_hal_msp.c ****     {
 177:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 178:Core/Src/stm32f4xx_hal_msp.c ****     }
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   }
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c **** }
 243              		.loc 1 188 1 view .LVU47
 244 0018 09B0     		add	sp, sp, #36
 245              		.cfi_remember_state
 246              		.cfi_def_cfa_offset 12
 247              		@ sp needed
 248 001a 30BD     		pop	{r4, r5, pc}
 249              	.LVL12:
 250              	.L22:
 251              		.cfi_restore_state
 252              		.loc 1 188 1 view .LVU48
 253 001c 0446     		mov	r4, r0
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 149 5 is_stmt 1 view .LVU49
 255              	.LBB5:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 256              		.loc 1 149 5 view .LVU50
 257 001e 0025     		movs	r5, #0
 258 0020 0195     		str	r5, [sp, #4]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 149 5 view .LVU51
 260 0022 03F5FA33 		add	r3, r3, #128000
 261 0026 1A6C     		ldr	r2, [r3, #64]
 262 0028 42F40032 		orr	r2, r2, #131072
 263 002c 1A64     		str	r2, [r3, #64]
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 264              		.loc 1 149 5 view .LVU52
 265 002e 1A6C     		ldr	r2, [r3, #64]
 266 0030 02F40032 		and	r2, r2, #131072
 267 0034 0192     		str	r2, [sp, #4]
ARM GAS  C:\Temp\ccXMW7NA.s 			page 9


 149:Core/Src/stm32f4xx_hal_msp.c **** 
 268              		.loc 1 149 5 view .LVU53
 269 0036 019A     		ldr	r2, [sp, #4]
 270              	.LBE5:
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 271              		.loc 1 149 5 view .LVU54
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 272              		.loc 1 151 5 view .LVU55
 273              	.LBB6:
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 274              		.loc 1 151 5 view .LVU56
 275 0038 0295     		str	r5, [sp, #8]
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 276              		.loc 1 151 5 view .LVU57
 277 003a 1A6B     		ldr	r2, [r3, #48]
 278 003c 42F00102 		orr	r2, r2, #1
 279 0040 1A63     		str	r2, [r3, #48]
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 280              		.loc 1 151 5 view .LVU58
 281 0042 1B6B     		ldr	r3, [r3, #48]
 282 0044 03F00103 		and	r3, r3, #1
 283 0048 0293     		str	r3, [sp, #8]
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 284              		.loc 1 151 5 view .LVU59
 285 004a 029B     		ldr	r3, [sp, #8]
 286              	.LBE6:
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 287              		.loc 1 151 5 view .LVU60
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 288              		.loc 1 156 5 view .LVU61
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 289              		.loc 1 156 25 is_stmt 0 view .LVU62
 290 004c 0C23     		movs	r3, #12
 291 004e 0393     		str	r3, [sp, #12]
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 292              		.loc 1 157 5 is_stmt 1 view .LVU63
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 157 26 is_stmt 0 view .LVU64
 294 0050 0223     		movs	r3, #2
 295 0052 0493     		str	r3, [sp, #16]
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 296              		.loc 1 158 5 is_stmt 1 view .LVU65
 159:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 297              		.loc 1 159 5 view .LVU66
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 298              		.loc 1 160 5 view .LVU67
 160:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 299              		.loc 1 160 31 is_stmt 0 view .LVU68
 300 0054 0723     		movs	r3, #7
 301 0056 0793     		str	r3, [sp, #28]
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 302              		.loc 1 161 5 is_stmt 1 view .LVU69
 303 0058 03A9     		add	r1, sp, #12
 304 005a 1048     		ldr	r0, .L24+4
 305              	.LVL13:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 306              		.loc 1 161 5 is_stmt 0 view .LVU70
ARM GAS  C:\Temp\ccXMW7NA.s 			page 10


 307 005c FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL14:
 165:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 309              		.loc 1 165 5 is_stmt 1 view .LVU71
 165:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 310              		.loc 1 165 29 is_stmt 0 view .LVU72
 311 0060 0F48     		ldr	r0, .L24+8
 312 0062 104B     		ldr	r3, .L24+12
 313 0064 0360     		str	r3, [r0]
 166:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 314              		.loc 1 166 5 is_stmt 1 view .LVU73
 166:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 315              		.loc 1 166 33 is_stmt 0 view .LVU74
 316 0066 4FF00063 		mov	r3, #134217728
 317 006a 4360     		str	r3, [r0, #4]
 167:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 318              		.loc 1 167 5 is_stmt 1 view .LVU75
 167:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 319              		.loc 1 167 35 is_stmt 0 view .LVU76
 320 006c 8560     		str	r5, [r0, #8]
 168:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 321              		.loc 1 168 5 is_stmt 1 view .LVU77
 168:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 322              		.loc 1 168 35 is_stmt 0 view .LVU78
 323 006e C560     		str	r5, [r0, #12]
 169:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 324              		.loc 1 169 5 is_stmt 1 view .LVU79
 169:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 325              		.loc 1 169 32 is_stmt 0 view .LVU80
 326 0070 4FF48063 		mov	r3, #1024
 327 0074 0361     		str	r3, [r0, #16]
 170:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 328              		.loc 1 170 5 is_stmt 1 view .LVU81
 170:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 329              		.loc 1 170 45 is_stmt 0 view .LVU82
 330 0076 4561     		str	r5, [r0, #20]
 171:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 331              		.loc 1 171 5 is_stmt 1 view .LVU83
 171:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 332              		.loc 1 171 42 is_stmt 0 view .LVU84
 333 0078 8561     		str	r5, [r0, #24]
 172:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 334              		.loc 1 172 5 is_stmt 1 view .LVU85
 172:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 335              		.loc 1 172 30 is_stmt 0 view .LVU86
 336 007a 4FF48073 		mov	r3, #256
 337 007e C361     		str	r3, [r0, #28]
 173:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 338              		.loc 1 173 5 is_stmt 1 view .LVU87
 173:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 339              		.loc 1 173 34 is_stmt 0 view .LVU88
 340 0080 0562     		str	r5, [r0, #32]
 174:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 341              		.loc 1 174 5 is_stmt 1 view .LVU89
 174:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 342              		.loc 1 174 34 is_stmt 0 view .LVU90
 343 0082 4562     		str	r5, [r0, #36]
ARM GAS  C:\Temp\ccXMW7NA.s 			page 11


 175:Core/Src/stm32f4xx_hal_msp.c ****     {
 344              		.loc 1 175 5 is_stmt 1 view .LVU91
 175:Core/Src/stm32f4xx_hal_msp.c ****     {
 345              		.loc 1 175 9 is_stmt 0 view .LVU92
 346 0084 FFF7FEFF 		bl	HAL_DMA_Init
 347              	.LVL15:
 175:Core/Src/stm32f4xx_hal_msp.c ****     {
 348              		.loc 1 175 8 view .LVU93
 349 0088 18B9     		cbnz	r0, .L23
 350              	.L20:
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 351              		.loc 1 180 5 is_stmt 1 view .LVU94
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 352              		.loc 1 180 5 view .LVU95
 353 008a 054B     		ldr	r3, .L24+8
 354 008c E363     		str	r3, [r4, #60]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 355              		.loc 1 180 5 view .LVU96
 356 008e 9C63     		str	r4, [r3, #56]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 357              		.loc 1 180 5 view .LVU97
 358              		.loc 1 188 1 is_stmt 0 view .LVU98
 359 0090 C2E7     		b	.L18
 360              	.L23:
 177:Core/Src/stm32f4xx_hal_msp.c ****     }
 361              		.loc 1 177 7 is_stmt 1 view .LVU99
 362 0092 FFF7FEFF 		bl	Error_Handler
 363              	.LVL16:
 364 0096 F8E7     		b	.L20
 365              	.L25:
 366              		.align	2
 367              	.L24:
 368 0098 00440040 		.word	1073759232
 369 009c 00000240 		.word	1073872896
 370 00a0 00000000 		.word	hdma_usart2_rx
 371 00a4 88600240 		.word	1073897608
 372              		.cfi_endproc
 373              	.LFE137:
 375              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_UART_MspDeInit
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	HAL_UART_MspDeInit:
 383              	.LVL17:
 384              	.LFB138:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c **** /**
 191:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 192:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 193:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 194:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32f4xx_hal_msp.c **** */
 196:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 197:Core/Src/stm32f4xx_hal_msp.c **** {
 385              		.loc 1 197 1 view -0
ARM GAS  C:\Temp\ccXMW7NA.s 			page 12


 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 198:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 389              		.loc 1 198 3 view .LVU101
 390              		.loc 1 198 11 is_stmt 0 view .LVU102
 391 0000 0268     		ldr	r2, [r0]
 392              		.loc 1 198 5 view .LVU103
 393 0002 094B     		ldr	r3, .L33
 394 0004 9A42     		cmp	r2, r3
 395 0006 00D0     		beq	.L32
 396 0008 7047     		bx	lr
 397              	.L32:
 197:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 398              		.loc 1 197 1 view .LVU104
 399 000a 10B5     		push	{r4, lr}
 400              		.cfi_def_cfa_offset 8
 401              		.cfi_offset 4, -8
 402              		.cfi_offset 14, -4
 403 000c 0446     		mov	r4, r0
 199:Core/Src/stm32f4xx_hal_msp.c ****   {
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 404              		.loc 1 204 5 is_stmt 1 view .LVU105
 405 000e 074A     		ldr	r2, .L33+4
 406 0010 136C     		ldr	r3, [r2, #64]
 407 0012 23F40033 		bic	r3, r3, #131072
 408 0016 1364     		str	r3, [r2, #64]
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 207:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 208:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 209:Core/Src/stm32f4xx_hal_msp.c ****     */
 210:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 409              		.loc 1 210 5 view .LVU106
 410 0018 0C21     		movs	r1, #12
 411 001a 0548     		ldr	r0, .L33+8
 412              	.LVL18:
 413              		.loc 1 210 5 is_stmt 0 view .LVU107
 414 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 415              	.LVL19:
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 213:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 416              		.loc 1 213 5 is_stmt 1 view .LVU108
 417 0020 E06B     		ldr	r0, [r4, #60]
 418 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 419              	.LVL20:
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  C:\Temp\ccXMW7NA.s 			page 13


 420              		.loc 1 219 1 is_stmt 0 view .LVU109
 421 0026 10BD     		pop	{r4, pc}
 422              	.LVL21:
 423              	.L34:
 424              		.loc 1 219 1 view .LVU110
 425              		.align	2
 426              	.L33:
 427 0028 00440040 		.word	1073759232
 428 002c 00380240 		.word	1073887232
 429 0030 00000240 		.word	1073872896
 430              		.cfi_endproc
 431              	.LFE138:
 433              		.text
 434              	.Letext0:
 435              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 436              		.file 3 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 437              		.file 4 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 438              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 439              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 440              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 441              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 442              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 443              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 444              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Temp\ccXMW7NA.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
  C:\Temp\ccXMW7NA.s:21     .text.HAL_MspInit:00000000 $t
  C:\Temp\ccXMW7NA.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
  C:\Temp\ccXMW7NA.s:84     .text.HAL_MspInit:0000003c $d
  C:\Temp\ccXMW7NA.s:89     .text.HAL_TIM_Base_MspInit:00000000 $t
  C:\Temp\ccXMW7NA.s:95     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
  C:\Temp\ccXMW7NA.s:154    .text.HAL_TIM_Base_MspDeInit:00000000 $t
  C:\Temp\ccXMW7NA.s:160    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
  C:\Temp\ccXMW7NA.s:200    .text.HAL_TIM_Base_MspDeInit:00000020 $d
  C:\Temp\ccXMW7NA.s:205    .text.HAL_UART_MspInit:00000000 $t
  C:\Temp\ccXMW7NA.s:211    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
  C:\Temp\ccXMW7NA.s:368    .text.HAL_UART_MspInit:00000098 $d
  C:\Temp\ccXMW7NA.s:376    .text.HAL_UART_MspDeInit:00000000 $t
  C:\Temp\ccXMW7NA.s:382    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
  C:\Temp\ccXMW7NA.s:427    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_usart2_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
