{
  "module_name": "isp2400_input_system_public.h",
  "hash_id": "3757d2be9b6a87f96460403c4d5b893bc14cd159106f11518320f6804701ad39",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/isp2400_input_system_public.h",
  "human_readable_source": " \n \n\n#ifndef __INPUT_SYSTEM_PUBLIC_H_INCLUDED__\n#define __INPUT_SYSTEM_PUBLIC_H_INCLUDED__\n\n#include <type_support.h>\n#ifdef ISP2401\n#include \"isys_public.h\"\n#else\n\ntypedef struct input_system_state_s\t\tinput_system_state_t;\ntypedef struct receiver_state_s\t\t\treceiver_state_t;\n\n \nvoid input_system_get_state(\n    const input_system_ID_t\t\tID,\n    input_system_state_t\t\t*state);\n\n \nvoid receiver_get_state(\n    const rx_ID_t\t\t\t\tID,\n    receiver_state_t\t\t\t*state);\n\n \nbool is_mipi_format_yuv420(\n    const mipi_format_t\t\t\tmipi_format);\n\n \nvoid receiver_set_compression(\n    const rx_ID_t\t\t\t\tID,\n    const unsigned int\t\t\tcfg_ID,\n    const mipi_compressor_t\t\tcomp,\n    const mipi_predictor_t\t\tpred);\n\n \nvoid receiver_port_enable(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\tport_ID,\n    const bool\t\t\t\t\tcnd);\n\n \nbool is_receiver_port_enabled(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\tport_ID);\n\n \nvoid receiver_irq_enable(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\tport_ID,\n    const rx_irq_info_t\t\t\tirq_info);\n\n \nrx_irq_info_t receiver_get_irq_info(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\tport_ID);\n\n \nvoid receiver_irq_clear(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\t\tport_ID,\n    const rx_irq_info_t\t\t\tirq_info);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H void input_system_reg_store(\n    const input_system_ID_t\t\t\tID,\n    const hrt_address\t\t\treg,\n    const hrt_data\t\t\t\tvalue);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H hrt_data input_system_reg_load(\n    const input_system_ID_t\t\t\tID,\n    const hrt_address\t\t\treg);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H void receiver_reg_store(\n    const rx_ID_t\t\t\t\tID,\n    const hrt_address\t\t\treg,\n    const hrt_data\t\t\t\tvalue);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H hrt_data receiver_reg_load(\n    const rx_ID_t\t\t\t\tID,\n    const hrt_address\t\t\treg);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H void receiver_port_reg_store(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\t\tport_ID,\n    const hrt_address\t\t\treg,\n    const hrt_data\t\t\t\tvalue);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H hrt_data receiver_port_reg_load(\n    const rx_ID_t\t\t\t\tID,\n    const enum mipi_port_id\t\tport_ID,\n    const hrt_address\t\t\treg);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H void input_system_sub_system_reg_store(\n    const input_system_ID_t\t\t\tID,\n    const sub_system_ID_t\t\t\tsub_ID,\n    const hrt_address\t\t\treg,\n    const hrt_data\t\t\t\tvalue);\n\n \nSTORAGE_CLASS_INPUT_SYSTEM_H hrt_data input_system_sub_system_reg_load(\n    const input_system_ID_t\t\tID,\n    const sub_system_ID_t\t\tsub_ID,\n    const hrt_address\t\t\treg);\n\n\n\n\n\n\n\n\n\ninput_system_err_t input_system_configuration_reset(void);\n\n\n\ninput_system_err_t input_system_configuration_commit(void);\n\n\n\n\n\n\n\n\n\n\n\n\n\ninput_system_err_t\tinput_system_csi_fifo_channel_cfg(\n    u32\t\t\t\tch_id,\n    input_system_csi_port_t\tport,\n    backend_channel_cfg_t\tbackend_ch,\n    target_cfg2400_t\t\t\ttarget\n);\n\ninput_system_err_t\tinput_system_csi_fifo_channel_with_counting_cfg(\n    u32\t\t\t\tch_id,\n    u32\t\t\t\tnof_frame,\n    input_system_csi_port_t\tport,\n    backend_channel_cfg_t\tbackend_ch,\n    u32\t\t\t\tmem_region_size,\n    u32\t\t\t\tnof_mem_regions,\n    target_cfg2400_t\t\t\ttarget\n);\n\n\n\ninput_system_err_t\tinput_system_csi_sram_channel_cfg(\n    u32\t\t\t\tch_id,\n    input_system_csi_port_t\tport,\n    backend_channel_cfg_t\tbackend_ch,\n    u32\t\t\t\tcsi_mem_region_size,\n    u32\t\t\t\tcsi_nof_mem_regions,\n    target_cfg2400_t\t\t\ttarget\n);\n\n\n\ninput_system_err_t\tinput_system_csi_xmem_channel_cfg(\n    u32\t\t\t\tch_id,\n    input_system_csi_port_t port,\n    backend_channel_cfg_t\tbackend_ch,\n    u32\t\t\t\tmem_region_size,\n    u32\t\t\t\tnof_mem_regions,\n    u32\t\t\t\tacq_mem_region_size,\n    u32\t\t\t\tacq_nof_mem_regions,\n    target_cfg2400_t\t\t\ttarget,\n    uint32_t\t\t\t\tnof_xmem_buffers\n);\n\ninput_system_err_t\tinput_system_csi_xmem_capture_only_channel_cfg(\n    u32\t\t\t\tch_id,\n    u32\t\t\t\tnof_frames,\n    input_system_csi_port_t port,\n    u32\t\t\t\tcsi_mem_region_size,\n    u32\t\t\t\tcsi_nof_mem_regions,\n    u32\t\t\t\tacq_mem_region_size,\n    u32\t\t\t\tacq_nof_mem_regions,\n    target_cfg2400_t\t\t\ttarget\n);\n\ninput_system_err_t\tinput_system_csi_xmem_acquire_only_channel_cfg(\n    u32\t\t\t\tch_id,\n    u32\t\t\t\tnof_frames,\n    input_system_csi_port_t port,\n    backend_channel_cfg_t\tbackend_ch,\n    u32\t\t\t\tacq_mem_region_size,\n    u32\t\t\t\tacq_nof_mem_regions,\n    target_cfg2400_t\t\t\ttarget\n);\n\n\n\ninput_system_err_t\tinput_system_prbs_channel_cfg(\n    u32\t\tch_id,\n    u32\t\tnof_frames,\n    u32\t\tseed,\n    u32\t\tsync_gen_width,\n    u32\t\tsync_gen_height,\n    u32\t\tsync_gen_hblank_cycles,\n    u32\t\tsync_gen_vblank_cycles,\n    target_cfg2400_t\ttarget\n);\n\ninput_system_err_t\tinput_system_tpg_channel_cfg(\n    u32\t\tch_id,\n    u32\t\tnof_frames,\n    u32\t\tx_mask,\n    u32\t\ty_mask,\n    u32\t\tx_delta,\n    u32\t\ty_delta,\n    u32\t\txy_mask,\n    u32\t\tsync_gen_width,\n    u32\t\tsync_gen_height,\n    u32\t\tsync_gen_hblank_cycles,\n    u32\t\tsync_gen_vblank_cycles,\n    target_cfg2400_t\ttarget\n);\n\ninput_system_err_t\tinput_system_gpfifo_channel_cfg(\n    u32\t\tch_id,\n    u32\t\tnof_frames,\n    target_cfg2400_t\ttarget\n);\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}