// Seed: 648917075
module module_0 (
    output wire  id_0,
    output uwire id_1
);
endmodule
module module_1 #(
    parameter id_7 = 32'd96
) (
    input wand id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3,
    input tri0 id_4,
    output wor id_5,
    output tri1 id_6,
    input tri1 _id_7,
    output tri0 id_8,
    input uwire id_9,
    input wand id_10,
    input wand id_11,
    output wor id_12,
    output wire id_13,
    output wor id_14,
    output wor id_15
    , id_17
);
  wire [1  ==  id_7 : ~  id_7] id_18;
  wire id_19;
  module_0 modCall_1 (
      id_3,
      id_15
  );
  assign modCall_1.id_1 = 0;
  logic id_20 = (-1);
endmodule
