# CPE 487
## Digital System Design
### Jonah Kramer Richards

# [Assignment 1](https://github.com/jakattack32/CPE487/blob/a64c296145f96c89340191b7477504b0eb2d989c/Assignment%201)
  1. Find a VHDL model not included in the course material
  2. Add a comment citing the source
  3. Upload the VHDL file to the GitHub repository
