<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/hardware/adc.rs`."><title>adc.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-aa0817cf.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="stabilizer" data-themes="" data-resource-suffix="" data-rustdoc-version="1.90.0 (1159e78c4 2025-09-14)" data-channel="1.90.0" data-search-js="search-fa3e91e5.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-68b7e25d.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-eebb9057.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">stabilizer/hardware/</div>adc.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Stabilizer ADC management interface
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! # Design
<a href=#4 id=4 data-nosnippet>4</a>//!
<a href=#5 id=5 data-nosnippet>5</a>//! Stabilizer ADCs are connected to the MCU via a simplex, SPI-compatible interface. The ADCs
<a href=#6 id=6 data-nosnippet>6</a>//! require a setup conversion time after asserting the CSn (convert) signal to generate the ADC
<a href=#7 id=7 data-nosnippet>7</a>//! code from the sampled level. Once the setup time has elapsed, the ADC data is clocked out of
<a href=#8 id=8 data-nosnippet>8</a>//! MISO. The internal setup time is managed by the SPI peripheral via a CSn setup time parameter
<a href=#9 id=9 data-nosnippet>9</a>//! during SPI configuration, which allows offloading the management of the setup time to hardware.
<a href=#10 id=10 data-nosnippet>10</a>//!
<a href=#11 id=11 data-nosnippet>11</a>//! Because of the SPI-compatibility of the ADCs, a single SPI peripheral + DMA is used to automate
<a href=#12 id=12 data-nosnippet>12</a>//! the collection of multiple ADC samples without requiring processing by the CPU, which reduces
<a href=#13 id=13 data-nosnippet>13</a>//! overhead and provides the CPU with more time for processing-intensive tasks, like DSP.
<a href=#14 id=14 data-nosnippet>14</a>//!
<a href=#15 id=15 data-nosnippet>15</a>//! The automation of sample collection utilizes three DMA streams, the SPI peripheral, and two
<a href=#16 id=16 data-nosnippet>16</a>//! timer compare channel for each ADC. One timer comparison channel is configured to generate a
<a href=#17 id=17 data-nosnippet>17</a>//! comparison event every time the timer is equal to a specific value. Each comparison then
<a href=#18 id=18 data-nosnippet>18</a>//! generates a DMA transfer event to write into the SPI CR1 register to initiate the transfer.
<a href=#19 id=19 data-nosnippet>19</a>//! This allows the SPI interface to periodically read a single sample. The other timer comparison
<a href=#20 id=20 data-nosnippet>20</a>//! channel is configured to generate a comparison event slightly before the first (~10 timer
<a href=#21 id=21 data-nosnippet>21</a>//! cycles). This channel triggers a separate DMA stream to clear the EOT flag within the SPI
<a href=#22 id=22 data-nosnippet>22</a>//! peripheral. The EOT flag must be cleared after each transfer or the SPI peripheral will not
<a href=#23 id=23 data-nosnippet>23</a>//! properly complete the single conversion. Thus, by using two DMA streams and timer comparison
<a href=#24 id=24 data-nosnippet>24</a>//! channels, the SPI can regularly acquire ADC samples.
<a href=#25 id=25 data-nosnippet>25</a>//!
<a href=#26 id=26 data-nosnippet>26</a>//! In order to collect the acquired ADC samples into a RAM buffer, a final DMA transfer is
<a href=#27 id=27 data-nosnippet>27</a>//! configured to read from the SPI RX FIFO into RAM. The request for this transfer is connected to
<a href=#28 id=28 data-nosnippet>28</a>//! the SPI RX data signal, so the SPI peripheral will request to move data into RAM whenever it is
<a href=#29 id=29 data-nosnippet>29</a>//! available. When enough samples have been collected, a transfer-complete interrupt is generated
<a href=#30 id=30 data-nosnippet>30</a>//! and the ADC samples are available for processing.
<a href=#31 id=31 data-nosnippet>31</a>//!
<a href=#32 id=32 data-nosnippet>32</a>//! After a complete transfer of a batch of samples, the inactive buffer is available to the
<a href=#33 id=33 data-nosnippet>33</a>//! user for processing. The processing must complete before the DMA transfer of the next batch
<a href=#34 id=34 data-nosnippet>34</a>//! completes.
<a href=#35 id=35 data-nosnippet>35</a>//!
<a href=#36 id=36 data-nosnippet>36</a>//! ## Starting Data Collection
<a href=#37 id=37 data-nosnippet>37</a>//!
<a href=#38 id=38 data-nosnippet>38</a>//! Because the DMA data collection is automated via timer count comparisons and DMA transfers, the
<a href=#39 id=39 data-nosnippet>39</a>//! ADCs can be initialized and configured, but will not begin sampling the external ADCs until the
<a href=#40 id=40 data-nosnippet>40</a>//! sampling timer is enabled. As such, the sampling timer should be enabled after all
<a href=#41 id=41 data-nosnippet>41</a>//! initialization has completed and immediately before the embedded processing loop begins.
<a href=#42 id=42 data-nosnippet>42</a>//!
<a href=#43 id=43 data-nosnippet>43</a>//!
<a href=#44 id=44 data-nosnippet>44</a>//! ## Batch Sizing
<a href=#45 id=45 data-nosnippet>45</a>//!
<a href=#46 id=46 data-nosnippet>46</a>//! The ADCs collect a group of N samples, which is referred to as a batch. The size of the batch
<a href=#47 id=47 data-nosnippet>47</a>//! is configured by the user at compile-time to allow for a custom-tailored implementation. Larger
<a href=#48 id=48 data-nosnippet>48</a>//! batch sizes generally provide for lower overhead and more processing time per sample, but come
<a href=#49 id=49 data-nosnippet>49</a>//! at the expense of increased input -&gt; output latency.
<a href=#50 id=50 data-nosnippet>50</a>//!
<a href=#51 id=51 data-nosnippet>51</a>//!
<a href=#52 id=52 data-nosnippet>52</a>//! # Note
<a href=#53 id=53 data-nosnippet>53</a>//!
<a href=#54 id=54 data-nosnippet>54</a>//! While there are two ADCs, only a single ADC is configured to generate transfer-complete
<a href=#55 id=55 data-nosnippet>55</a>//! interrupts. This is done because it is assumed that the ADCs will always be sampled
<a href=#56 id=56 data-nosnippet>56</a>//! simultaneously. If only a single ADC is used, it must always be ADC0, as ADC1 will not generate
<a href=#57 id=57 data-nosnippet>57</a>//! transfer-complete interrupts.
<a href=#58 id=58 data-nosnippet>58</a>//!
<a href=#59 id=59 data-nosnippet>59</a>//! There is a very small amount of latency between sampling of ADCs due to bus matrix priority. As
<a href=#60 id=60 data-nosnippet>60</a>//! such, one of the ADCs will be sampled marginally earlier before the other because the DMA
<a href=#61 id=61 data-nosnippet>61</a>//! requests are generated simultaneously. This can be avoided by providing a known offset to the
<a href=#62 id=62 data-nosnippet>62</a>//! sample DMA requests, which can be completed by setting e.g. ADC0's comparison to a counter
<a href=#63 id=63 data-nosnippet>63</a>//! value of 0 and ADC1's comparison to a counter value of 1.
<a href=#64 id=64 data-nosnippet>64</a>//!
<a href=#65 id=65 data-nosnippet>65</a>//! In this implementation, double buffer mode DMA transfers are used because the SPI RX FIFOs
<a href=#66 id=66 data-nosnippet>66</a>//! have finite depth, FIFO access is slower than AXISRAM access, and because the single
<a href=#67 id=67 data-nosnippet>67</a>//! buffer mode DMA disable/enable and buffer update sequence is slow.
<a href=#68 id=68 data-nosnippet>68</a></span><span class="kw">use </span>rtic::Mutex;
<a href=#69 id=69 data-nosnippet>69</a>
<a href=#70 id=70 data-nosnippet>70</a><span class="kw">use </span>grounded::uninit::{GroundedArrayCell, GroundedCell};
<a href=#71 id=71 data-nosnippet>71</a>
<a href=#72 id=72 data-nosnippet>72</a><span class="kw">use </span><span class="kw">super</span>::timers;
<a href=#73 id=73 data-nosnippet>73</a><span class="kw">use </span><span class="kw">crate</span>::design_parameters::SampleBuffer;
<a href=#74 id=74 data-nosnippet>74</a>
<a href=#75 id=75 data-nosnippet>75</a><span class="kw">use </span><span class="kw">super</span>::hal::{
<a href=#76 id=76 data-nosnippet>76</a>    <span class="self">self</span>,
<a href=#77 id=77 data-nosnippet>77</a>    dma::{
<a href=#78 id=78 data-nosnippet>78</a>        DMAError, MemoryToPeripheral, PeripheralToMemory, Transfer,
<a href=#79 id=79 data-nosnippet>79</a>        config::Priority,
<a href=#80 id=80 data-nosnippet>80</a>        dma::{DMAReq, DmaConfig},
<a href=#81 id=81 data-nosnippet>81</a>        traits::TargetAddress,
<a href=#82 id=82 data-nosnippet>82</a>    },
<a href=#83 id=83 data-nosnippet>83</a>    spi::{HalDisabledSpi, HalEnabledSpi, HalSpi},
<a href=#84 id=84 data-nosnippet>84</a>};
<a href=#85 id=85 data-nosnippet>85</a>
<a href=#86 id=86 data-nosnippet>86</a><span class="comment">// The following data is written by the timer ADC sample trigger into the SPI CR1 to start the
<a href=#87 id=87 data-nosnippet>87</a>// transfer. Data in AXI SRAM is not initialized on boot, so the contents are random. This value is
<a href=#88 id=88 data-nosnippet>88</a>// initialized during setup.
<a href=#89 id=89 data-nosnippet>89</a></span><span class="attr">#[<span class="kw">unsafe</span>(link_section = <span class="string">".axisram.buffers"</span>)]
<a href=#90 id=90 data-nosnippet>90</a></span><span class="kw">static </span>SPI_START: GroundedCell&lt;[u32; <span class="number">1</span>]&gt; = GroundedCell::uninit();
<a href=#91 id=91 data-nosnippet>91</a>
<a href=#92 id=92 data-nosnippet>92</a><span class="comment">// The following data is written by the timer flag clear trigger into the SPI IFCR register to clear
<a href=#93 id=93 data-nosnippet>93</a>// the EOT flag. Data in AXI SRAM is not initialized on boot, so the contents are random. This
<a href=#94 id=94 data-nosnippet>94</a>// value is initialized during setup.
<a href=#95 id=95 data-nosnippet>95</a></span><span class="attr">#[<span class="kw">unsafe</span>(link_section = <span class="string">".axisram.buffers"</span>)]
<a href=#96 id=96 data-nosnippet>96</a></span><span class="kw">static </span>SPI_EOT_CLEAR: GroundedCell&lt;[u32; <span class="number">1</span>]&gt; = GroundedCell::uninit();
<a href=#97 id=97 data-nosnippet>97</a>
<a href=#98 id=98 data-nosnippet>98</a><span class="comment">// The following global buffers are used for the ADC sample DMA transfers. Two buffers are used for
<a href=#99 id=99 data-nosnippet>99</a>// each transfer in a ping-pong buffer configuration (one is being acquired while the other is being
<a href=#100 id=100 data-nosnippet>100</a>// processed). Note that the contents of AXI SRAM is uninitialized, so the buffer contents on
<a href=#101 id=101 data-nosnippet>101</a>// startup are undefined. The dimensions are `ADC_BUF[adc_index][ping_pong_index][sample_index]`.
<a href=#102 id=102 data-nosnippet>102</a></span><span class="attr">#[<span class="kw">unsafe</span>(link_section = <span class="string">".axisram.buffers"</span>)]
<a href=#103 id=103 data-nosnippet>103</a></span><span class="kw">static </span>ADC_BUF: GroundedArrayCell&lt;[SampleBuffer; <span class="number">2</span>], <span class="number">2</span>&gt; =
<a href=#104 id=104 data-nosnippet>104</a>    GroundedArrayCell::uninit();
<a href=#105 id=105 data-nosnippet>105</a>
<a href=#106 id=106 data-nosnippet>106</a><span class="macro">macro_rules!</span> adc_input {
<a href=#107 id=107 data-nosnippet>107</a>    (<span class="macro-nonterminal">$name</span>:ident, <span class="macro-nonterminal">$index</span>:literal, <span class="macro-nonterminal">$trigger_stream</span>:ident, <span class="macro-nonterminal">$data_stream</span>:ident, <span class="macro-nonterminal">$clear_stream</span>:ident,
<a href=#108 id=108 data-nosnippet>108</a>     <span class="macro-nonterminal">$spi</span>:ident, <span class="macro-nonterminal">$trigger_channel</span>:ident, <span class="macro-nonterminal">$dma_req</span>:ident, <span class="macro-nonterminal">$clear_channel</span>:ident, <span class="macro-nonterminal">$dma_clear_req</span>:ident) =&gt; {
<a href=#109 id=109 data-nosnippet>109</a>
<a href=#110 id=110 data-nosnippet>110</a>        <span class="macro">paste::paste!</span> {
<a href=#111 id=111 data-nosnippet>111</a>
<a href=#112 id=112 data-nosnippet>112</a>            <span class="doccomment">/// $spi-CR is used as a type for indicating a DMA transfer into the SPI control
<a href=#113 id=113 data-nosnippet>113</a>            /// register whenever the tim2 update dma request occurs.
<a href=#114 id=114 data-nosnippet>114</a>            </span><span class="kw">struct </span>[&lt; <span class="macro-nonterminal">$spi </span>CR &gt;] {
<a href=#115 id=115 data-nosnippet>115</a>                _channel: timers::tim2::<span class="macro-nonterminal">$trigger_channel</span>,
<a href=#116 id=116 data-nosnippet>116</a>            }
<a href=#117 id=117 data-nosnippet>117</a>            <span class="kw">impl </span>[&lt; <span class="macro-nonterminal">$spi </span>CR &gt;] {
<a href=#118 id=118 data-nosnippet>118</a>                <span class="kw">pub fn </span>new(_channel: timers::tim2::<span class="macro-nonterminal">$trigger_channel</span>) -&gt; <span class="self">Self </span>{
<a href=#119 id=119 data-nosnippet>119</a>                    <span class="self">Self </span>{ _channel }
<a href=#120 id=120 data-nosnippet>120</a>                }
<a href=#121 id=121 data-nosnippet>121</a>            }
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a>            <span class="comment">// Note(unsafe): This structure is only safe to instantiate once. The DMA request is
<a href=#124 id=124 data-nosnippet>124</a>            // hard-coded and may only be used if ownership of the timer2 $trigger_channel compare
<a href=#125 id=125 data-nosnippet>125</a>            // channel is assured, which is ensured by maintaining ownership of the channel.
<a href=#126 id=126 data-nosnippet>126</a>            </span><span class="kw">unsafe impl </span>TargetAddress&lt;MemoryToPeripheral&gt; <span class="kw">for </span>[&lt; <span class="macro-nonterminal">$spi </span>CR &gt;] {
<a href=#127 id=127 data-nosnippet>127</a>
<a href=#128 id=128 data-nosnippet>128</a>                <span class="kw">type </span>MemSize = u32;
<a href=#129 id=129 data-nosnippet>129</a>
<a href=#130 id=130 data-nosnippet>130</a>                <span class="doccomment">/// SPI DMA requests are generated whenever TIM2 CHx ($dma_req) comparison occurs.
<a href=#131 id=131 data-nosnippet>131</a>                </span><span class="kw">const </span>REQUEST_LINE: <span class="prelude-ty">Option</span>&lt;u8&gt; = <span class="prelude-val">Some</span>(DMAReq::<span class="macro-nonterminal">$dma_req </span><span class="kw">as </span>u8);
<a href=#132 id=132 data-nosnippet>132</a>
<a href=#133 id=133 data-nosnippet>133</a>                <span class="doccomment">/// Whenever the DMA request occurs, it should write into SPI's CR1 to start the
<a href=#134 id=134 data-nosnippet>134</a>                /// transfer.
<a href=#135 id=135 data-nosnippet>135</a>                </span><span class="kw">fn </span>address(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
<a href=#136 id=136 data-nosnippet>136</a>                    <span class="comment">// Note(unsafe): It is assumed that SPI is owned by another DMA transfer. This
<a href=#137 id=137 data-nosnippet>137</a>                    // is only safe because we are writing to a configuration register.
<a href=#138 id=138 data-nosnippet>138</a>                    </span><span class="kw">let </span>regs = <span class="kw">unsafe </span>{ <span class="kw-2">&amp;*</span>hal::stm32::<span class="macro-nonterminal">$spi::ptr</span>() };
<a href=#139 id=139 data-nosnippet>139</a>                    <span class="kw-2">&amp;</span>regs.cr1 <span class="kw">as </span><span class="kw-2">*const </span><span class="kw">_ as </span>usize
<a href=#140 id=140 data-nosnippet>140</a>                }
<a href=#141 id=141 data-nosnippet>141</a>            }
<a href=#142 id=142 data-nosnippet>142</a>
<a href=#143 id=143 data-nosnippet>143</a>            <span class="doccomment">/// $spi-IFCR is used as a type for indicating a DMA transfer into the SPI flag clear
<a href=#144 id=144 data-nosnippet>144</a>            /// register whenever the tim3 compare dma request occurs. The flag must be cleared
<a href=#145 id=145 data-nosnippet>145</a>            /// before the transfer starts.
<a href=#146 id=146 data-nosnippet>146</a>            </span><span class="kw">struct </span>[&lt; <span class="macro-nonterminal">$spi </span>IFCR &gt;] {
<a href=#147 id=147 data-nosnippet>147</a>                _channel: timers::tim3::<span class="macro-nonterminal">$clear_channel</span>,
<a href=#148 id=148 data-nosnippet>148</a>            }
<a href=#149 id=149 data-nosnippet>149</a>
<a href=#150 id=150 data-nosnippet>150</a>            <span class="kw">impl </span>[&lt; <span class="macro-nonterminal">$spi </span>IFCR &gt;] {
<a href=#151 id=151 data-nosnippet>151</a>                <span class="kw">pub fn </span>new(_channel: timers::tim3::<span class="macro-nonterminal">$clear_channel</span>) -&gt; <span class="self">Self </span>{
<a href=#152 id=152 data-nosnippet>152</a>                    <span class="self">Self </span>{ _channel }
<a href=#153 id=153 data-nosnippet>153</a>                }
<a href=#154 id=154 data-nosnippet>154</a>            }
<a href=#155 id=155 data-nosnippet>155</a>
<a href=#156 id=156 data-nosnippet>156</a>            <span class="comment">// Note(unsafe): This structure is only safe to instantiate once. The DMA request is
<a href=#157 id=157 data-nosnippet>157</a>            // hard-coded and may only be used if ownership of the timer3 $clear_channel compare
<a href=#158 id=158 data-nosnippet>158</a>            // channel is assured, which is ensured by maintaining ownership of the channel.
<a href=#159 id=159 data-nosnippet>159</a>            </span><span class="kw">unsafe impl </span>TargetAddress&lt;MemoryToPeripheral&gt; <span class="kw">for </span>[&lt; <span class="macro-nonterminal">$spi </span>IFCR &gt;] {
<a href=#160 id=160 data-nosnippet>160</a>                <span class="kw">type </span>MemSize = u32;
<a href=#161 id=161 data-nosnippet>161</a>
<a href=#162 id=162 data-nosnippet>162</a>                <span class="doccomment">/// SPI DMA requests are generated whenever TIM3 CHx ($dma_clear_req) comparison
<a href=#163 id=163 data-nosnippet>163</a>                /// occurs.
<a href=#164 id=164 data-nosnippet>164</a>                </span><span class="kw">const </span>REQUEST_LINE: <span class="prelude-ty">Option</span>&lt;u8&gt; = <span class="prelude-val">Some</span>(DMAReq::<span class="macro-nonterminal">$dma_clear_req </span><span class="kw">as </span>u8);
<a href=#165 id=165 data-nosnippet>165</a>
<a href=#166 id=166 data-nosnippet>166</a>                <span class="doccomment">/// Whenever the DMA request occurs, it should write into SPI's IFCR to clear the
<a href=#167 id=167 data-nosnippet>167</a>                /// EOT flag to allow the next transmission.
<a href=#168 id=168 data-nosnippet>168</a>                </span><span class="kw">fn </span>address(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
<a href=#169 id=169 data-nosnippet>169</a>                    <span class="comment">// Note(unsafe): It is assumed that SPI is owned by another DMA transfer and
<a href=#170 id=170 data-nosnippet>170</a>                    // this DMA is only used for writing to the configuration registers.
<a href=#171 id=171 data-nosnippet>171</a>                    </span><span class="kw">let </span>regs = <span class="kw">unsafe </span>{ <span class="kw-2">&amp;*</span>hal::stm32::<span class="macro-nonterminal">$spi::ptr</span>() };
<a href=#172 id=172 data-nosnippet>172</a>                    <span class="kw-2">&amp;</span>regs.ifcr <span class="kw">as </span><span class="kw-2">*const </span><span class="kw">_ as </span>usize
<a href=#173 id=173 data-nosnippet>173</a>                }
<a href=#174 id=174 data-nosnippet>174</a>            }
<a href=#175 id=175 data-nosnippet>175</a>
<a href=#176 id=176 data-nosnippet>176</a>            <span class="doccomment">/// Represents data associated with ADC.
<a href=#177 id=177 data-nosnippet>177</a>            </span><span class="kw">pub struct </span><span class="macro-nonterminal">$name </span>{
<a href=#178 id=178 data-nosnippet>178</a>                transfer: Transfer&lt;
<a href=#179 id=179 data-nosnippet>179</a>                    hal::dma::dma::<span class="macro-nonterminal">$data_stream</span>&lt;hal::stm32::DMA1&gt;,
<a href=#180 id=180 data-nosnippet>180</a>                    hal::spi::Spi&lt;hal::stm32::<span class="macro-nonterminal">$spi</span>, hal::spi::Disabled, u16&gt;,
<a href=#181 id=181 data-nosnippet>181</a>                    PeripheralToMemory,
<a href=#182 id=182 data-nosnippet>182</a>                    <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u16],
<a href=#183 id=183 data-nosnippet>183</a>                    hal::dma::DBTransfer,
<a href=#184 id=184 data-nosnippet>184</a>                &gt;,
<a href=#185 id=185 data-nosnippet>185</a>                trigger_transfer: Transfer&lt;
<a href=#186 id=186 data-nosnippet>186</a>                    hal::dma::dma::<span class="macro-nonterminal">$trigger_stream</span>&lt;hal::stm32::DMA1&gt;,
<a href=#187 id=187 data-nosnippet>187</a>                    [&lt; <span class="macro-nonterminal">$spi </span>CR &gt;],
<a href=#188 id=188 data-nosnippet>188</a>                    MemoryToPeripheral,
<a href=#189 id=189 data-nosnippet>189</a>                    <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u32; <span class="number">1</span>],
<a href=#190 id=190 data-nosnippet>190</a>                    hal::dma::DBTransfer,
<a href=#191 id=191 data-nosnippet>191</a>                &gt;,
<a href=#192 id=192 data-nosnippet>192</a>                clear_transfer: Transfer&lt;
<a href=#193 id=193 data-nosnippet>193</a>                    hal::dma::dma::<span class="macro-nonterminal">$clear_stream</span>&lt;hal::stm32::DMA1&gt;,
<a href=#194 id=194 data-nosnippet>194</a>                    [&lt; <span class="macro-nonterminal">$spi </span>IFCR &gt;],
<a href=#195 id=195 data-nosnippet>195</a>                    MemoryToPeripheral,
<a href=#196 id=196 data-nosnippet>196</a>                    <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u32; <span class="number">1</span>],
<a href=#197 id=197 data-nosnippet>197</a>                    hal::dma::DBTransfer,
<a href=#198 id=198 data-nosnippet>198</a>                &gt;,
<a href=#199 id=199 data-nosnippet>199</a>            }
<a href=#200 id=200 data-nosnippet>200</a>
<a href=#201 id=201 data-nosnippet>201</a>            <span class="kw">impl </span><span class="macro-nonterminal">$name </span>{
<a href=#202 id=202 data-nosnippet>202</a>                <span class="doccomment">/// Construct the ADC input channel.
<a href=#203 id=203 data-nosnippet>203</a>                ///
<a href=#204 id=204 data-nosnippet>204</a>                /// # Args
<a href=#205 id=205 data-nosnippet>205</a>                /// * `spi` - The SPI interface used to communicate with the ADC.
<a href=#206 id=206 data-nosnippet>206</a>                /// * `trigger_stream` - The DMA stream used to trigger each ADC transfer by
<a href=#207 id=207 data-nosnippet>207</a>                ///    writing a word into the SPI TX FIFO.
<a href=#208 id=208 data-nosnippet>208</a>                /// * `data_stream` - The DMA stream used to read samples received over SPI into a data buffer.
<a href=#209 id=209 data-nosnippet>209</a>                /// * `clear_stream` - The DMA stream used to clear the EOT flag in the SPI peripheral.
<a href=#210 id=210 data-nosnippet>210</a>                /// * `trigger_channel` - The ADC sampling timer output compare channel for read triggers.
<a href=#211 id=211 data-nosnippet>211</a>                /// * `clear_channel` - The shadow sampling timer output compare channel used for
<a href=#212 id=212 data-nosnippet>212</a>                ///   clearing the SPI EOT flag.
<a href=#213 id=213 data-nosnippet>213</a>                </span><span class="kw">pub fn </span>new(
<a href=#214 id=214 data-nosnippet>214</a>                    spi: hal::spi::Spi&lt;hal::stm32::<span class="macro-nonterminal">$spi</span>, hal::spi::Enabled, u16&gt;,
<a href=#215 id=215 data-nosnippet>215</a>                    trigger_stream: hal::dma::dma::<span class="macro-nonterminal">$trigger_stream</span>&lt;
<a href=#216 id=216 data-nosnippet>216</a>                        hal::stm32::DMA1,
<a href=#217 id=217 data-nosnippet>217</a>                    &gt;,
<a href=#218 id=218 data-nosnippet>218</a>                    data_stream: hal::dma::dma::<span class="macro-nonterminal">$data_stream</span>&lt;hal::stm32::DMA1&gt;,
<a href=#219 id=219 data-nosnippet>219</a>                    clear_stream: hal::dma::dma::<span class="macro-nonterminal">$clear_stream</span>&lt;hal::stm32::DMA1&gt;,
<a href=#220 id=220 data-nosnippet>220</a>                    trigger_channel: timers::tim2::<span class="macro-nonterminal">$trigger_channel</span>,
<a href=#221 id=221 data-nosnippet>221</a>                    clear_channel: timers::tim3::<span class="macro-nonterminal">$clear_channel</span>,
<a href=#222 id=222 data-nosnippet>222</a>                    batch_size: usize,
<a href=#223 id=223 data-nosnippet>223</a>                ) -&gt; <span class="self">Self </span>{
<a href=#224 id=224 data-nosnippet>224</a>                    <span class="comment">// The flag clear DMA transfer always clears the EOT flag in the SPI
<a href=#225 id=225 data-nosnippet>225</a>                    // peripheral. It has the highest priority to ensure it is completed before the
<a href=#226 id=226 data-nosnippet>226</a>                    // transfer trigger.
<a href=#227 id=227 data-nosnippet>227</a>                    </span><span class="kw">let </span>clear_config = DmaConfig::default()
<a href=#228 id=228 data-nosnippet>228</a>                        .priority(Priority::VeryHigh)
<a href=#229 id=229 data-nosnippet>229</a>                        .circular_buffer(<span class="bool-val">true</span>);
<a href=#230 id=230 data-nosnippet>230</a>
<a href=#231 id=231 data-nosnippet>231</a>                    <span class="comment">// Note(unsafe): Because this is a Memory-&gt;Peripheral transfer, this data is
<a href=#232 id=232 data-nosnippet>232</a>                    // never actually modified. It technically only needs to be immutably
<a href=#233 id=233 data-nosnippet>233</a>                    // borrowed, but the current HAL API only supports mutable borrows.
<a href=#234 id=234 data-nosnippet>234</a>                    </span><span class="kw">let </span>spi_eot_clear = <span class="kw">unsafe </span>{
<a href=#235 id=235 data-nosnippet>235</a>                        <span class="kw">let </span>ptr = SPI_EOT_CLEAR.get();
<a href=#236 id=236 data-nosnippet>236</a>                        ptr.write([<span class="number">1 </span>&lt;&lt; <span class="number">3</span>]);
<a href=#237 id=237 data-nosnippet>237</a>                        <span class="kw-2">&amp;mut *</span>ptr
<a href=#238 id=238 data-nosnippet>238</a>                    };
<a href=#239 id=239 data-nosnippet>239</a>
<a href=#240 id=240 data-nosnippet>240</a>                    <span class="comment">// Generate DMA events when the timer hits zero (roll-over). This must be before
<a href=#241 id=241 data-nosnippet>241</a>                    // the trigger channel DMA occurs, as if the trigger occurs first, the
<a href=#242 id=242 data-nosnippet>242</a>                    // transmission will not occur.
<a href=#243 id=243 data-nosnippet>243</a>                    </span>clear_channel.listen_dma();
<a href=#244 id=244 data-nosnippet>244</a>                    clear_channel.to_output_compare(<span class="number">0</span>);
<a href=#245 id=245 data-nosnippet>245</a>
<a href=#246 id=246 data-nosnippet>246</a>                    <span class="kw">let </span>clear_transfer: Transfer&lt;
<a href=#247 id=247 data-nosnippet>247</a>                        <span class="kw">_</span>,
<a href=#248 id=248 data-nosnippet>248</a>                        <span class="kw">_</span>,
<a href=#249 id=249 data-nosnippet>249</a>                        MemoryToPeripheral,
<a href=#250 id=250 data-nosnippet>250</a>                        <span class="kw">_</span>,
<a href=#251 id=251 data-nosnippet>251</a>                        <span class="kw">_</span>,
<a href=#252 id=252 data-nosnippet>252</a>                    &gt; = Transfer::init(
<a href=#253 id=253 data-nosnippet>253</a>                        clear_stream,
<a href=#254 id=254 data-nosnippet>254</a>                        [&lt; <span class="macro-nonterminal">$spi </span>IFCR &gt;]::new(clear_channel),
<a href=#255 id=255 data-nosnippet>255</a>                        spi_eot_clear,
<a href=#256 id=256 data-nosnippet>256</a>                        <span class="prelude-val">None</span>,
<a href=#257 id=257 data-nosnippet>257</a>                        clear_config,
<a href=#258 id=258 data-nosnippet>258</a>                    );
<a href=#259 id=259 data-nosnippet>259</a>
<a href=#260 id=260 data-nosnippet>260</a>                    <span class="comment">// Generate DMA events when an output compare of the timer hits the specified
<a href=#261 id=261 data-nosnippet>261</a>                    // value.
<a href=#262 id=262 data-nosnippet>262</a>                    </span>trigger_channel.listen_dma();
<a href=#263 id=263 data-nosnippet>263</a>                    trigger_channel.to_output_compare(<span class="number">2 </span>+ <span class="macro-nonterminal">$index</span>);
<a href=#264 id=264 data-nosnippet>264</a>
<a href=#265 id=265 data-nosnippet>265</a>                    <span class="comment">// The trigger stream constantly writes to the SPI CR1 using a static word
<a href=#266 id=266 data-nosnippet>266</a>                    // (which is a static value to enable the SPI transfer).  Thus, neither the
<a href=#267 id=267 data-nosnippet>267</a>                    // memory or peripheral address ever change. This is run in circular mode to be
<a href=#268 id=268 data-nosnippet>268</a>                    // completed at every DMA request.
<a href=#269 id=269 data-nosnippet>269</a>                    </span><span class="kw">let </span>trigger_config = DmaConfig::default()
<a href=#270 id=270 data-nosnippet>270</a>                        .priority(Priority::High)
<a href=#271 id=271 data-nosnippet>271</a>                        .circular_buffer(<span class="bool-val">true</span>);
<a href=#272 id=272 data-nosnippet>272</a>
<a href=#273 id=273 data-nosnippet>273</a>                    <span class="comment">// Note(unsafe): This word is initialized once per ADC initialization to verify
<a href=#274 id=274 data-nosnippet>274</a>                    // it is initialized properly.
<a href=#275 id=275 data-nosnippet>275</a>                    // Note(unsafe): Because this is a Memory-&gt;Peripheral transfer, this data is never
<a href=#276 id=276 data-nosnippet>276</a>                    // actually modified. It technically only needs to be immutably borrowed, but the
<a href=#277 id=277 data-nosnippet>277</a>                    // current HAL API only supports mutable borrows.
<a href=#278 id=278 data-nosnippet>278</a>                    // Write a binary code into the SPI control register to initiate a transfer.
<a href=#279 id=279 data-nosnippet>279</a>                    </span><span class="kw">let </span>spi_start = <span class="kw">unsafe </span>{
<a href=#280 id=280 data-nosnippet>280</a>                        <span class="kw">let </span>ptr = SPI_START.get();
<a href=#281 id=281 data-nosnippet>281</a>                        ptr.write([<span class="number">0x201</span>]);
<a href=#282 id=282 data-nosnippet>282</a>                        <span class="kw-2">&amp;mut *</span>ptr
<a href=#283 id=283 data-nosnippet>283</a>                    };
<a href=#284 id=284 data-nosnippet>284</a>
<a href=#285 id=285 data-nosnippet>285</a>                    <span class="comment">// Construct the trigger stream to write from memory to the peripheral.
<a href=#286 id=286 data-nosnippet>286</a>                    </span><span class="kw">let </span>trigger_transfer: Transfer&lt;
<a href=#287 id=287 data-nosnippet>287</a>                        <span class="kw">_</span>,
<a href=#288 id=288 data-nosnippet>288</a>                        <span class="kw">_</span>,
<a href=#289 id=289 data-nosnippet>289</a>                        MemoryToPeripheral,
<a href=#290 id=290 data-nosnippet>290</a>                        <span class="kw">_</span>,
<a href=#291 id=291 data-nosnippet>291</a>                        <span class="kw">_</span>,
<a href=#292 id=292 data-nosnippet>292</a>                    &gt; = Transfer::init(
<a href=#293 id=293 data-nosnippet>293</a>                        trigger_stream,
<a href=#294 id=294 data-nosnippet>294</a>                        [&lt; <span class="macro-nonterminal">$spi </span>CR &gt;]::new(trigger_channel),
<a href=#295 id=295 data-nosnippet>295</a>                        spi_start,
<a href=#296 id=296 data-nosnippet>296</a>                        <span class="prelude-val">None</span>,
<a href=#297 id=297 data-nosnippet>297</a>                        trigger_config,
<a href=#298 id=298 data-nosnippet>298</a>                    );
<a href=#299 id=299 data-nosnippet>299</a>
<a href=#300 id=300 data-nosnippet>300</a>                    <span class="comment">// The data stream constantly reads from the SPI RX FIFO into a RAM buffer. The peripheral
<a href=#301 id=301 data-nosnippet>301</a>                    // stalls reads of the SPI RX FIFO until data is available, so the DMA transfer completes
<a href=#302 id=302 data-nosnippet>302</a>                    // after the requested number of samples have been collected. Note that only ADC1's (sic!)
<a href=#303 id=303 data-nosnippet>303</a>                    // data stream is used to trigger a transfer completion interrupt.
<a href=#304 id=304 data-nosnippet>304</a>                    </span><span class="kw">let </span>data_config = DmaConfig::default()
<a href=#305 id=305 data-nosnippet>305</a>                        .memory_increment(<span class="bool-val">true</span>)
<a href=#306 id=306 data-nosnippet>306</a>                        .double_buffer(<span class="bool-val">true</span>)
<a href=#307 id=307 data-nosnippet>307</a>                        .transfer_complete_interrupt(<span class="macro-nonterminal">$index </span>== <span class="number">1</span>)
<a href=#308 id=308 data-nosnippet>308</a>                        .priority(Priority::VeryHigh);
<a href=#309 id=309 data-nosnippet>309</a>
<a href=#310 id=310 data-nosnippet>310</a>                    <span class="comment">// A SPI peripheral error interrupt is used to determine if the RX FIFO
<a href=#311 id=311 data-nosnippet>311</a>                    // overflows. This indicates that samples were dropped due to excessive
<a href=#312 id=312 data-nosnippet>312</a>                    // processing time in the main application (e.g. a second DMA transfer completes
<a href=#313 id=313 data-nosnippet>313</a>                    // before the first was done with processing). This is used as a flow control
<a href=#314 id=314 data-nosnippet>314</a>                    // indicator to guarantee that no ADC samples are lost.
<a href=#315 id=315 data-nosnippet>315</a>                    </span><span class="kw">let </span><span class="kw-2">mut </span>spi = spi.disable();
<a href=#316 id=316 data-nosnippet>316</a>                    spi.listen(hal::spi::Event::Error);
<a href=#317 id=317 data-nosnippet>317</a>
<a href=#318 id=318 data-nosnippet>318</a>                    <span class="kw">let </span>adc_bufs = <span class="kw">unsafe </span>{
<a href=#319 id=319 data-nosnippet>319</a>                        ADC_BUF.initialize_all_with(|| Default::default());
<a href=#320 id=320 data-nosnippet>320</a>                        ADC_BUF.get_element_mut_unchecked(<span class="macro-nonterminal">$index</span>).split_at_mut(<span class="number">1</span>)
<a href=#321 id=321 data-nosnippet>321</a>                    };
<a href=#322 id=322 data-nosnippet>322</a>
<a href=#323 id=323 data-nosnippet>323</a>                    <span class="comment">// The data transfer is always a transfer of data from the peripheral to a RAM
<a href=#324 id=324 data-nosnippet>324</a>                    // buffer.
<a href=#325 id=325 data-nosnippet>325</a>                    </span><span class="kw">let </span>data_transfer: Transfer&lt;<span class="kw">_</span>, <span class="kw">_</span>, PeripheralToMemory, <span class="kw">_</span>, <span class="kw">_</span>&gt; =
<a href=#326 id=326 data-nosnippet>326</a>                        Transfer::init(
<a href=#327 id=327 data-nosnippet>327</a>                            data_stream,
<a href=#328 id=328 data-nosnippet>328</a>                            spi,
<a href=#329 id=329 data-nosnippet>329</a>                            <span class="comment">// Note(unsafe): The ADC_BUF[$index] is "owned" by this peripheral.
<a href=#330 id=330 data-nosnippet>330</a>                            // It shall not be used anywhere else in the module.
<a href=#331 id=331 data-nosnippet>331</a>                            </span><span class="kw-2">&amp;mut </span>adc_bufs.<span class="number">0</span>[<span class="number">0</span>][..batch_size],
<a href=#332 id=332 data-nosnippet>332</a>                            <span class="prelude-val">Some</span>(<span class="kw-2">&amp;mut </span>adc_bufs.<span class="number">1</span>[<span class="number">0</span>][..batch_size]),
<a href=#333 id=333 data-nosnippet>333</a>                            data_config,
<a href=#334 id=334 data-nosnippet>334</a>                        );
<a href=#335 id=335 data-nosnippet>335</a>
<a href=#336 id=336 data-nosnippet>336</a>                    <span class="self">Self </span>{
<a href=#337 id=337 data-nosnippet>337</a>                        transfer: data_transfer,
<a href=#338 id=338 data-nosnippet>338</a>                        trigger_transfer,
<a href=#339 id=339 data-nosnippet>339</a>                        clear_transfer,
<a href=#340 id=340 data-nosnippet>340</a>                    }
<a href=#341 id=341 data-nosnippet>341</a>                }
<a href=#342 id=342 data-nosnippet>342</a>
<a href=#343 id=343 data-nosnippet>343</a>                <span class="doccomment">/// Enable the ADC DMA transfer sequence.
<a href=#344 id=344 data-nosnippet>344</a>                </span><span class="kw">pub fn </span>start(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#345 id=345 data-nosnippet>345</a>                    <span class="self">self</span>.transfer.start(|spi| {
<a href=#346 id=346 data-nosnippet>346</a>                        spi.enable_dma_rx();
<a href=#347 id=347 data-nosnippet>347</a>
<a href=#348 id=348 data-nosnippet>348</a>                        spi.inner().cr2.modify(|<span class="kw">_</span>, w| w.tsize().bits(<span class="number">1</span>));
<a href=#349 id=349 data-nosnippet>349</a>                        spi.inner().cr1.modify(|<span class="kw">_</span>, w| w.spe().set_bit());
<a href=#350 id=350 data-nosnippet>350</a>                    });
<a href=#351 id=351 data-nosnippet>351</a>
<a href=#352 id=352 data-nosnippet>352</a>                    <span class="self">self</span>.clear_transfer.start(|<span class="kw">_</span>| {});
<a href=#353 id=353 data-nosnippet>353</a>                    <span class="self">self</span>.trigger_transfer.start(|<span class="kw">_</span>| {});
<a href=#354 id=354 data-nosnippet>354</a>
<a href=#355 id=355 data-nosnippet>355</a>                }
<a href=#356 id=356 data-nosnippet>356</a>
<a href=#357 id=357 data-nosnippet>357</a>                <span class="doccomment">/// Wait for the transfer of the currently active buffer to complete,
<a href=#358 id=358 data-nosnippet>358</a>                /// then call a function on the now inactive buffer and acknowledge the
<a href=#359 id=359 data-nosnippet>359</a>                /// transfer complete flag.
<a href=#360 id=360 data-nosnippet>360</a>                ///
<a href=#361 id=361 data-nosnippet>361</a>                /// NOTE(unsafe): Memory safety and access ordering is not guaranteed
<a href=#362 id=362 data-nosnippet>362</a>                /// (see the HAL DMA docs).
<a href=#363 id=363 data-nosnippet>363</a>                </span><span class="kw">pub fn </span>with_buffer&lt;F, R&gt;(<span class="kw-2">&amp;mut </span><span class="self">self</span>, f: F) -&gt; <span class="prelude-ty">Result</span>&lt;R, DMAError&gt;
<a href=#364 id=364 data-nosnippet>364</a>                <span class="kw">where
<a href=#365 id=365 data-nosnippet>365</a>                    </span>F: FnOnce(<span class="kw-2">&amp;mut &amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u16]) -&gt; R,
<a href=#366 id=366 data-nosnippet>366</a>                {
<a href=#367 id=367 data-nosnippet>367</a>                    <span class="kw">unsafe </span>{ <span class="self">self</span>.transfer.next_dbm_transfer_with(|buf, _current| {
<a href=#368 id=368 data-nosnippet>368</a>                        f(buf)
<a href=#369 id=369 data-nosnippet>369</a>                    })}
<a href=#370 id=370 data-nosnippet>370</a>                }
<a href=#371 id=371 data-nosnippet>371</a>            }
<a href=#372 id=372 data-nosnippet>372</a>
<a href=#373 id=373 data-nosnippet>373</a>            <span class="comment">// This is not actually a Mutex. It only re-uses the semantics and macros of mutex-trait
<a href=#374 id=374 data-nosnippet>374</a>            // to reduce rightward drift when jointly calling `with_buffer(f)` on multiple DAC/ADCs.
<a href=#375 id=375 data-nosnippet>375</a>            </span><span class="kw">impl </span>Mutex <span class="kw">for </span><span class="macro-nonterminal">$name </span>{
<a href=#376 id=376 data-nosnippet>376</a>                <span class="kw">type </span>T = <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>[u16];
<a href=#377 id=377 data-nosnippet>377</a>                <span class="kw">fn </span>lock&lt;R&gt;(<span class="kw-2">&amp;mut </span><span class="self">self</span>, f: <span class="kw">impl </span>FnOnce(<span class="kw-2">&amp;mut </span><span class="self">Self</span>::T) -&gt; R) -&gt; R {
<a href=#378 id=378 data-nosnippet>378</a>                    <span class="self">self</span>.with_buffer(f).unwrap()
<a href=#379 id=379 data-nosnippet>379</a>                }
<a href=#380 id=380 data-nosnippet>380</a>            }
<a href=#381 id=381 data-nosnippet>381</a>        }
<a href=#382 id=382 data-nosnippet>382</a>    };
<a href=#383 id=383 data-nosnippet>383</a>}
<a href=#384 id=384 data-nosnippet>384</a>
<a href=#385 id=385 data-nosnippet>385</a><span class="macro">adc_input!</span>(
<a href=#386 id=386 data-nosnippet>386</a>    Adc0Input, <span class="number">0</span>, Stream0, Stream1, Stream2, SPI2, Channel1, Tim2Ch1, Channel1,
<a href=#387 id=387 data-nosnippet>387</a>    Tim3Ch1
<a href=#388 id=388 data-nosnippet>388</a>);
<a href=#389 id=389 data-nosnippet>389</a><span class="macro">adc_input!</span>(
<a href=#390 id=390 data-nosnippet>390</a>    Adc1Input, <span class="number">1</span>, Stream3, Stream4, Stream5, SPI3, Channel2, Tim2Ch2, Channel2,
<a href=#391 id=391 data-nosnippet>391</a>    Tim3Ch2
<a href=#392 id=392 data-nosnippet>392</a>);</code></pre></div></section></main></body></html>