
*** Running vivado
    with args -log BBJ_u96_cnvW1A1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BBJ_u96_cnvW1A1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source BBJ_u96_cnvW1A1_0.tcl -notrace
Command: synth_design -top BBJ_u96_cnvW1A1_0 -part xczu3eg-sbva484-1-i -fanout_limit 400 -directive AlternateRoutability -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 882.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/synth/BBJ_u96_cnvW1A1_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1.v:173]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbnm' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbnm.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbnm_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbnm.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbnm.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wbnm_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbnm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbnm_ram' (1#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbnm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbnm' (2#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbnm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tbom' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbom.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tbom_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbom.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbom.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_tbom_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbom.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tbom_ram' (3#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tbom' (4#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbom.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbpm' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbpm.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbpm_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbpm.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbpm.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wbpm_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbpm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbpm_ram' (5#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbpm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbpm' (6#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbpm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tbqm' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbqm.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tbqm_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbqm.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbqm.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_tbqm_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbqm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tbqm_ram' (7#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbqm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tbqm' (8#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tbqm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbrm' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbrm.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbrm_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbrm.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbrm.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wbrm_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbrm.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbrm_ram' (9#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbrm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbrm' (10#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbrm.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbtn' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbtn.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbtn_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbtn.v:9]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbtn.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wbtn_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbtn.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbtn_ram' (11#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbtn.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbtn' (12#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbtn.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbJp' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbJp.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wbJp_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbJp.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbJp.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wbJp_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbJp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbJp_ram' (13#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbJp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wbJp' (14#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wbJp.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcfu' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcfu.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcfu_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcfu.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcfu.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wcfu_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcfu.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcfu_ram' (15#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcfu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcfu' (16#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcfu.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcvx' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcvx.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcvx_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcvx.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcvx.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wcvx_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcvx.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcvx_ram' (17#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcvx.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcvx' (18#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcvx.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcLz' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcLz.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcLz_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcLz.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2304 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcLz.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wcLz_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcLz.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcLz_ram' (19#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcLz.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcLz' (20#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcLz.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcPA' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcPA.v:49]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_wcPA_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcPA.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcPA.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_wcPA_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcPA.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcPA_ram' (21#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcPA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_wcPA' (22#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_wcPA.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tcTB' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tcTB.v:49]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tcTB_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tcTB.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tcTB.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_tcTB_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tcTB.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tcTB_ram' (23#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tcTB.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tcTB' (24#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tcTB.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tc9D' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tc9D.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tc9D_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tc9D.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tc9D.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_tc9D_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tc9D.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tc9D_ram' (25#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tc9D.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tc9D' (26#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tc9D.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tdFJ' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tdFJ.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tdFJ_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tdFJ.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tdFJ.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_tdFJ_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tdFJ.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tdFJ_ram' (27#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tdFJ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tdFJ' (28#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tdFJ.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tebO' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tebO.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_tebO_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tebO.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tebO.v:22]
INFO: [Synth 8-3876] $readmem data file './BBJ_u96_cnvW1A1_tebO_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tebO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tebO_ram' (29#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tebO.v:9]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_tebO' (30#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_tebO.v:49]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_control_s_axi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IN_V_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_IN_V_CTRL bound to: 7'b0011000 
	Parameter ADDR_OUT_V_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_OUT_V_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_OUT_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_DOINIT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_DOINIT_CTRL bound to: 7'b0101100 
	Parameter ADDR_TARGETLAYER_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_TARGETLAYER_CTRL bound to: 7'b0110100 
	Parameter ADDR_TARGETMEM_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_TARGETMEM_CTRL bound to: 7'b0111100 
	Parameter ADDR_TARGETIND_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_TARGETIND_CTRL bound to: 7'b1000100 
	Parameter ADDR_TARGETTHRESH_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_TARGETTHRESH_CTRL bound to: 7'b1001100 
	Parameter ADDR_VAL_V_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_VAL_V_DATA_1 bound to: 7'b1010100 
	Parameter ADDR_VAL_V_CTRL bound to: 7'b1011000 
	Parameter ADDR_NUMREPS_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_NUMREPS_CTRL bound to: 7'b1100000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_control_s_axi.v:262]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_control_s_axi' (31#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_throttl' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_throttl' (32#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_write' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo' (33#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice' (34#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized0' (34#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_buffer' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_buffer' (35#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized1' (35#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized2' (35#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_write' (36#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_read' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_buffer__parameterized0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_buffer__parameterized0' (36#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__parameterized0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__parameterized0' (36#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi_read' (37#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_hostmem_m_axi' (38#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_hostmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_entry34112' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_entry34112.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_entry34112.v:105]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_entry34112' (39#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_entry34112.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream_Batch' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream_Batch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream_Batch.v:179]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream.v:144]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream' (40#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream_1.v:144]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream_1' (41#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream_Batch' (42#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Mem2Stream_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_4' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_4.v:73]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_4' (43#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_12' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_12.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_12.v:73]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_12.v:515]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_12' (44#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene_2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:65]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGbkb' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGbkb.v:54]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGbkb_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGbkb.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGbkb_ram' (45#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGbkb' (46#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGbkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mfYi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mfYi' (47#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mfYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:960]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene_2' (48#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_4' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_4.v:55]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mg8j' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mg8j.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mg8j_MulnS_0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mg8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mg8j_MulnS_0' (49#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mg8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mg8j' (50#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mg8j.v:39]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_4' (51#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_4' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:290]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mhbi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter din3_WIDTH bound to: 24 - type: integer 
	Parameter din4_WIDTH bound to: 24 - type: integer 
	Parameter din5_WIDTH bound to: 24 - type: integer 
	Parameter din6_WIDTH bound to: 24 - type: integer 
	Parameter din7_WIDTH bound to: 24 - type: integer 
	Parameter din8_WIDTH bound to: 24 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mhbi' (52#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mhbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1644]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:1760]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_4' (53#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_13' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_13.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_13.v:78]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mibs' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mibs.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mibs_MulnS_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mibs_MulnS_1' (54#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mibs' (55#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mibs.v:39]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_13' (56#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state11 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_1.v:78]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mjbC' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mjbC_MulnS_2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mjbC_MulnS_2' (57#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mjbC' (58#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_1.v:566]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_1' (59#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state12 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene.v:70]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGkbM' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGkbM.v:54]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 60 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGkbM_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGkbM.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGkbM_ram' (60#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGkbM' (61#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGkbM.v:54]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mocq' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 46 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mocq_MulnS_3' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mocq_MulnS_3' (62#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mocq' (63#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mpcA' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mpcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mpcA' (64#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mpcA.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene.v:969]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene' (65#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_3' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_3.v:55]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_3' (66#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa.v:514]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mqcK' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mqcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mqcK' (67#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mqcK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa' (68#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_6' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_6.v:78]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_6' (69#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_Bat' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_Bat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_Bat.v:73]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state15 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool.v:58]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_rcU' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_rcU.v:66]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_rcU_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_rcU.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_rcU.v:27]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_rcU_ram' (70#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_rcU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_rcU' (71#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_rcU.v:66]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool' (72#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_Bat' (73#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_Bat.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state11 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_2.v:78]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_msc4' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_msc4_MulnS_4' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_msc4_MulnS_4' (74#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_msc4' (75#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:39]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_2' (76#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state12 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGtde' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGtde.v:54]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGtde_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGtde.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGtde_ram' (77#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGtde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGtde' (78#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGtde.v:54]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mxdS' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mxdS_MulnS_5' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mxdS_MulnS_5' (79#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mxdS' (80#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene_1' (81#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_2.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_2' (82#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_1.v:290]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_1' (83#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_15' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_15.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_15.v:73]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_15' (84#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_17' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_17.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_17.v:73]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_17' (85#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGene_5' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_5.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state12 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_5.v:70]
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGyd2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGyd2.v:54]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ConvolutionInputGyd2_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGyd2.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGyd2_ram' (86#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGyd2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGyd2' (87#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGyd2.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ConvolutionInputGene_5' (88#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute_Block_pro_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mCeG' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mCeG.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BBJ_u96_cnvW1A1_mCeG_MulnS_6' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mCeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mCeG_MulnS_6' (89#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mCeG.v:11]
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mCeG' (90#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mCeG.v:39]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute_Block_pro_1' (91#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_8' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_8.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_8.v:290]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BBJ_u96_cnvW1A1_mDeQ' (92#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mDeQ.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_8' (93#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_8.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_14.v:78]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_14' (94#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_14.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_Bat_1.v:73]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state8 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state11 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_1.v:54]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_Ee0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_Ee0_ram' (95#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingMaxPool_Ee0.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state11 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_16.v:78]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_4.v:65]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro.v:50]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_7.v:122]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_5.v:73]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_8.v:73]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_3.v:65]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_6.v:87]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter din65_WIDTH bound to: 32 - type: integer 
	Parameter din66_WIDTH bound to: 32 - type: integer 
	Parameter din67_WIDTH bound to: 32 - type: integer 
	Parameter din68_WIDTH bound to: 32 - type: integer 
	Parameter din69_WIDTH bound to: 32 - type: integer 
	Parameter din70_WIDTH bound to: 32 - type: integer 
	Parameter din71_WIDTH bound to: 32 - type: integer 
	Parameter din72_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_11.v:73]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_7.v:65]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_5.v:87]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_9.v:73]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo.v:65]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_3.v:87]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_10.v:73]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/StreamingDataWidthCo_3.v:65]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_2.v:93]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 1 - type: integer 
	Parameter din65_WIDTH bound to: 1 - type: integer 
	Parameter din66_WIDTH bound to: 1 - type: integer 
	Parameter din67_WIDTH bound to: 1 - type: integer 
	Parameter din68_WIDTH bound to: 1 - type: integer 
	Parameter din69_WIDTH bound to: 1 - type: integer 
	Parameter din70_WIDTH bound to: 1 - type: integer 
	Parameter din71_WIDTH bound to: 1 - type: integer 
	Parameter din72_WIDTH bound to: 1 - type: integer 
	Parameter din73_WIDTH bound to: 1 - type: integer 
	Parameter din74_WIDTH bound to: 1 - type: integer 
	Parameter din75_WIDTH bound to: 1 - type: integer 
	Parameter din76_WIDTH bound to: 1 - type: integer 
	Parameter din77_WIDTH bound to: 1 - type: integer 
	Parameter din78_WIDTH bound to: 1 - type: integer 
	Parameter din79_WIDTH bound to: 1 - type: integer 
	Parameter din80_WIDTH bound to: 1 - type: integer 
	Parameter din81_WIDTH bound to: 1 - type: integer 
	Parameter din82_WIDTH bound to: 1 - type: integer 
	Parameter din83_WIDTH bound to: 1 - type: integer 
	Parameter din84_WIDTH bound to: 1 - type: integer 
	Parameter din85_WIDTH bound to: 1 - type: integer 
	Parameter din86_WIDTH bound to: 1 - type: integer 
	Parameter din87_WIDTH bound to: 1 - type: integer 
	Parameter din88_WIDTH bound to: 1 - type: integer 
	Parameter din89_WIDTH bound to: 1 - type: integer 
	Parameter din90_WIDTH bound to: 1 - type: integer 
	Parameter din91_WIDTH bound to: 1 - type: integer 
	Parameter din92_WIDTH bound to: 1 - type: integer 
	Parameter din93_WIDTH bound to: 1 - type: integer 
	Parameter din94_WIDTH bound to: 1 - type: integer 
	Parameter din95_WIDTH bound to: 1 - type: integer 
	Parameter din96_WIDTH bound to: 1 - type: integer 
	Parameter din97_WIDTH bound to: 1 - type: integer 
	Parameter din98_WIDTH bound to: 1 - type: integer 
	Parameter din99_WIDTH bound to: 1 - type: integer 
	Parameter din100_WIDTH bound to: 1 - type: integer 
	Parameter din101_WIDTH bound to: 1 - type: integer 
	Parameter din102_WIDTH bound to: 1 - type: integer 
	Parameter din103_WIDTH bound to: 1 - type: integer 
	Parameter din104_WIDTH bound to: 1 - type: integer 
	Parameter din105_WIDTH bound to: 1 - type: integer 
	Parameter din106_WIDTH bound to: 1 - type: integer 
	Parameter din107_WIDTH bound to: 1 - type: integer 
	Parameter din108_WIDTH bound to: 1 - type: integer 
	Parameter din109_WIDTH bound to: 1 - type: integer 
	Parameter din110_WIDTH bound to: 1 - type: integer 
	Parameter din111_WIDTH bound to: 1 - type: integer 
	Parameter din112_WIDTH bound to: 1 - type: integer 
	Parameter din113_WIDTH bound to: 1 - type: integer 
	Parameter din114_WIDTH bound to: 1 - type: integer 
	Parameter din115_WIDTH bound to: 1 - type: integer 
	Parameter din116_WIDTH bound to: 1 - type: integer 
	Parameter din117_WIDTH bound to: 1 - type: integer 
	Parameter din118_WIDTH bound to: 1 - type: integer 
	Parameter din119_WIDTH bound to: 1 - type: integer 
	Parameter din120_WIDTH bound to: 1 - type: integer 
	Parameter din121_WIDTH bound to: 1 - type: integer 
	Parameter din122_WIDTH bound to: 1 - type: integer 
	Parameter din123_WIDTH bound to: 1 - type: integer 
	Parameter din124_WIDTH bound to: 1 - type: integer 
	Parameter din125_WIDTH bound to: 1 - type: integer 
	Parameter din126_WIDTH bound to: 1 - type: integer 
	Parameter din127_WIDTH bound to: 1 - type: integer 
	Parameter din128_WIDTH bound to: 1 - type: integer 
	Parameter din129_WIDTH bound to: 1 - type: integer 
	Parameter din130_WIDTH bound to: 1 - type: integer 
	Parameter din131_WIDTH bound to: 1 - type: integer 
	Parameter din132_WIDTH bound to: 1 - type: integer 
	Parameter din133_WIDTH bound to: 1 - type: integer 
	Parameter din134_WIDTH bound to: 1 - type: integer 
	Parameter din135_WIDTH bound to: 1 - type: integer 
	Parameter din136_WIDTH bound to: 1 - type: integer 
	Parameter din137_WIDTH bound to: 1 - type: integer 
	Parameter din138_WIDTH bound to: 1 - type: integer 
	Parameter din139_WIDTH bound to: 1 - type: integer 
	Parameter din140_WIDTH bound to: 1 - type: integer 
	Parameter din141_WIDTH bound to: 1 - type: integer 
	Parameter din142_WIDTH bound to: 1 - type: integer 
	Parameter din143_WIDTH bound to: 1 - type: integer 
	Parameter din144_WIDTH bound to: 1 - type: integer 
	Parameter din145_WIDTH bound to: 1 - type: integer 
	Parameter din146_WIDTH bound to: 1 - type: integer 
	Parameter din147_WIDTH bound to: 1 - type: integer 
	Parameter din148_WIDTH bound to: 1 - type: integer 
	Parameter din149_WIDTH bound to: 1 - type: integer 
	Parameter din150_WIDTH bound to: 1 - type: integer 
	Parameter din151_WIDTH bound to: 1 - type: integer 
	Parameter din152_WIDTH bound to: 1 - type: integer 
	Parameter din153_WIDTH bound to: 1 - type: integer 
	Parameter din154_WIDTH bound to: 1 - type: integer 
	Parameter din155_WIDTH bound to: 1 - type: integer 
	Parameter din156_WIDTH bound to: 1 - type: integer 
	Parameter din157_WIDTH bound to: 1 - type: integer 
	Parameter din158_WIDTH bound to: 1 - type: integer 
	Parameter din159_WIDTH bound to: 1 - type: integer 
	Parameter din160_WIDTH bound to: 1 - type: integer 
	Parameter din161_WIDTH bound to: 1 - type: integer 
	Parameter din162_WIDTH bound to: 1 - type: integer 
	Parameter din163_WIDTH bound to: 1 - type: integer 
	Parameter din164_WIDTH bound to: 1 - type: integer 
	Parameter din165_WIDTH bound to: 1 - type: integer 
	Parameter din166_WIDTH bound to: 1 - type: integer 
	Parameter din167_WIDTH bound to: 1 - type: integer 
	Parameter din168_WIDTH bound to: 1 - type: integer 
	Parameter din169_WIDTH bound to: 1 - type: integer 
	Parameter din170_WIDTH bound to: 1 - type: integer 
	Parameter din171_WIDTH bound to: 1 - type: integer 
	Parameter din172_WIDTH bound to: 1 - type: integer 
	Parameter din173_WIDTH bound to: 1 - type: integer 
	Parameter din174_WIDTH bound to: 1 - type: integer 
	Parameter din175_WIDTH bound to: 1 - type: integer 
	Parameter din176_WIDTH bound to: 1 - type: integer 
	Parameter din177_WIDTH bound to: 1 - type: integer 
	Parameter din178_WIDTH bound to: 1 - type: integer 
	Parameter din179_WIDTH bound to: 1 - type: integer 
	Parameter din180_WIDTH bound to: 1 - type: integer 
	Parameter din181_WIDTH bound to: 1 - type: integer 
	Parameter din182_WIDTH bound to: 1 - type: integer 
	Parameter din183_WIDTH bound to: 1 - type: integer 
	Parameter din184_WIDTH bound to: 1 - type: integer 
	Parameter din185_WIDTH bound to: 1 - type: integer 
	Parameter din186_WIDTH bound to: 1 - type: integer 
	Parameter din187_WIDTH bound to: 1 - type: integer 
	Parameter din188_WIDTH bound to: 1 - type: integer 
	Parameter din189_WIDTH bound to: 1 - type: integer 
	Parameter din190_WIDTH bound to: 1 - type: integer 
	Parameter din191_WIDTH bound to: 1 - type: integer 
	Parameter din192_WIDTH bound to: 1 - type: integer 
	Parameter din193_WIDTH bound to: 1 - type: integer 
	Parameter din194_WIDTH bound to: 1 - type: integer 
	Parameter din195_WIDTH bound to: 1 - type: integer 
	Parameter din196_WIDTH bound to: 1 - type: integer 
	Parameter din197_WIDTH bound to: 1 - type: integer 
	Parameter din198_WIDTH bound to: 1 - type: integer 
	Parameter din199_WIDTH bound to: 1 - type: integer 
	Parameter din200_WIDTH bound to: 1 - type: integer 
	Parameter din201_WIDTH bound to: 1 - type: integer 
	Parameter din202_WIDTH bound to: 1 - type: integer 
	Parameter din203_WIDTH bound to: 1 - type: integer 
	Parameter din204_WIDTH bound to: 1 - type: integer 
	Parameter din205_WIDTH bound to: 1 - type: integer 
	Parameter din206_WIDTH bound to: 1 - type: integer 
	Parameter din207_WIDTH bound to: 1 - type: integer 
	Parameter din208_WIDTH bound to: 1 - type: integer 
	Parameter din209_WIDTH bound to: 1 - type: integer 
	Parameter din210_WIDTH bound to: 1 - type: integer 
	Parameter din211_WIDTH bound to: 1 - type: integer 
	Parameter din212_WIDTH bound to: 1 - type: integer 
	Parameter din213_WIDTH bound to: 1 - type: integer 
	Parameter din214_WIDTH bound to: 1 - type: integer 
	Parameter din215_WIDTH bound to: 1 - type: integer 
	Parameter din216_WIDTH bound to: 1 - type: integer 
	Parameter din217_WIDTH bound to: 1 - type: integer 
	Parameter din218_WIDTH bound to: 1 - type: integer 
	Parameter din219_WIDTH bound to: 1 - type: integer 
	Parameter din220_WIDTH bound to: 1 - type: integer 
	Parameter din221_WIDTH bound to: 1 - type: integer 
	Parameter din222_WIDTH bound to: 1 - type: integer 
	Parameter din223_WIDTH bound to: 1 - type: integer 
	Parameter din224_WIDTH bound to: 1 - type: integer 
	Parameter din225_WIDTH bound to: 1 - type: integer 
	Parameter din226_WIDTH bound to: 1 - type: integer 
	Parameter din227_WIDTH bound to: 1 - type: integer 
	Parameter din228_WIDTH bound to: 1 - type: integer 
	Parameter din229_WIDTH bound to: 1 - type: integer 
	Parameter din230_WIDTH bound to: 1 - type: integer 
	Parameter din231_WIDTH bound to: 1 - type: integer 
	Parameter din232_WIDTH bound to: 1 - type: integer 
	Parameter din233_WIDTH bound to: 1 - type: integer 
	Parameter din234_WIDTH bound to: 1 - type: integer 
	Parameter din235_WIDTH bound to: 1 - type: integer 
	Parameter din236_WIDTH bound to: 1 - type: integer 
	Parameter din237_WIDTH bound to: 1 - type: integer 
	Parameter din238_WIDTH bound to: 1 - type: integer 
	Parameter din239_WIDTH bound to: 1 - type: integer 
	Parameter din240_WIDTH bound to: 1 - type: integer 
	Parameter din241_WIDTH bound to: 1 - type: integer 
	Parameter din242_WIDTH bound to: 1 - type: integer 
	Parameter din243_WIDTH bound to: 1 - type: integer 
	Parameter din244_WIDTH bound to: 1 - type: integer 
	Parameter din245_WIDTH bound to: 1 - type: integer 
	Parameter din246_WIDTH bound to: 1 - type: integer 
	Parameter din247_WIDTH bound to: 1 - type: integer 
	Parameter din248_WIDTH bound to: 1 - type: integer 
	Parameter din249_WIDTH bound to: 1 - type: integer 
	Parameter din250_WIDTH bound to: 1 - type: integer 
	Parameter din251_WIDTH bound to: 1 - type: integer 
	Parameter din252_WIDTH bound to: 1 - type: integer 
	Parameter din253_WIDTH bound to: 1 - type: integer 
	Parameter din254_WIDTH bound to: 1 - type: integer 
	Parameter din255_WIDTH bound to: 1 - type: integer 
	Parameter din256_WIDTH bound to: 1 - type: integer 
	Parameter din257_WIDTH bound to: 1 - type: integer 
	Parameter din258_WIDTH bound to: 1 - type: integer 
	Parameter din259_WIDTH bound to: 1 - type: integer 
	Parameter din260_WIDTH bound to: 1 - type: integer 
	Parameter din261_WIDTH bound to: 1 - type: integer 
	Parameter din262_WIDTH bound to: 1 - type: integer 
	Parameter din263_WIDTH bound to: 1 - type: integer 
	Parameter din264_WIDTH bound to: 1 - type: integer 
	Parameter din265_WIDTH bound to: 1 - type: integer 
	Parameter din266_WIDTH bound to: 1 - type: integer 
	Parameter din267_WIDTH bound to: 1 - type: integer 
	Parameter din268_WIDTH bound to: 1 - type: integer 
	Parameter din269_WIDTH bound to: 1 - type: integer 
	Parameter din270_WIDTH bound to: 1 - type: integer 
	Parameter din271_WIDTH bound to: 1 - type: integer 
	Parameter din272_WIDTH bound to: 1 - type: integer 
	Parameter din273_WIDTH bound to: 1 - type: integer 
	Parameter din274_WIDTH bound to: 1 - type: integer 
	Parameter din275_WIDTH bound to: 1 - type: integer 
	Parameter din276_WIDTH bound to: 1 - type: integer 
	Parameter din277_WIDTH bound to: 1 - type: integer 
	Parameter din278_WIDTH bound to: 1 - type: integer 
	Parameter din279_WIDTH bound to: 1 - type: integer 
	Parameter din280_WIDTH bound to: 1 - type: integer 
	Parameter din281_WIDTH bound to: 1 - type: integer 
	Parameter din282_WIDTH bound to: 1 - type: integer 
	Parameter din283_WIDTH bound to: 1 - type: integer 
	Parameter din284_WIDTH bound to: 1 - type: integer 
	Parameter din285_WIDTH bound to: 1 - type: integer 
	Parameter din286_WIDTH bound to: 1 - type: integer 
	Parameter din287_WIDTH bound to: 1 - type: integer 
	Parameter din288_WIDTH bound to: 1 - type: integer 
	Parameter din289_WIDTH bound to: 1 - type: integer 
	Parameter din290_WIDTH bound to: 1 - type: integer 
	Parameter din291_WIDTH bound to: 1 - type: integer 
	Parameter din292_WIDTH bound to: 1 - type: integer 
	Parameter din293_WIDTH bound to: 1 - type: integer 
	Parameter din294_WIDTH bound to: 1 - type: integer 
	Parameter din295_WIDTH bound to: 1 - type: integer 
	Parameter din296_WIDTH bound to: 1 - type: integer 
	Parameter din297_WIDTH bound to: 1 - type: integer 
	Parameter din298_WIDTH bound to: 1 - type: integer 
	Parameter din299_WIDTH bound to: 1 - type: integer 
	Parameter din300_WIDTH bound to: 1 - type: integer 
	Parameter din301_WIDTH bound to: 1 - type: integer 
	Parameter din302_WIDTH bound to: 1 - type: integer 
	Parameter din303_WIDTH bound to: 1 - type: integer 
	Parameter din304_WIDTH bound to: 1 - type: integer 
	Parameter din305_WIDTH bound to: 1 - type: integer 
	Parameter din306_WIDTH bound to: 1 - type: integer 
	Parameter din307_WIDTH bound to: 1 - type: integer 
	Parameter din308_WIDTH bound to: 1 - type: integer 
	Parameter din309_WIDTH bound to: 1 - type: integer 
	Parameter din310_WIDTH bound to: 1 - type: integer 
	Parameter din311_WIDTH bound to: 1 - type: integer 
	Parameter din312_WIDTH bound to: 1 - type: integer 
	Parameter din313_WIDTH bound to: 1 - type: integer 
	Parameter din314_WIDTH bound to: 1 - type: integer 
	Parameter din315_WIDTH bound to: 1 - type: integer 
	Parameter din316_WIDTH bound to: 1 - type: integer 
	Parameter din317_WIDTH bound to: 1 - type: integer 
	Parameter din318_WIDTH bound to: 1 - type: integer 
	Parameter din319_WIDTH bound to: 1 - type: integer 
	Parameter din320_WIDTH bound to: 1 - type: integer 
	Parameter din321_WIDTH bound to: 1 - type: integer 
	Parameter din322_WIDTH bound to: 1 - type: integer 
	Parameter din323_WIDTH bound to: 1 - type: integer 
	Parameter din324_WIDTH bound to: 1 - type: integer 
	Parameter din325_WIDTH bound to: 1 - type: integer 
	Parameter din326_WIDTH bound to: 1 - type: integer 
	Parameter din327_WIDTH bound to: 1 - type: integer 
	Parameter din328_WIDTH bound to: 1 - type: integer 
	Parameter din329_WIDTH bound to: 1 - type: integer 
	Parameter din330_WIDTH bound to: 1 - type: integer 
	Parameter din331_WIDTH bound to: 1 - type: integer 
	Parameter din332_WIDTH bound to: 1 - type: integer 
	Parameter din333_WIDTH bound to: 1 - type: integer 
	Parameter din334_WIDTH bound to: 1 - type: integer 
	Parameter din335_WIDTH bound to: 1 - type: integer 
	Parameter din336_WIDTH bound to: 1 - type: integer 
	Parameter din337_WIDTH bound to: 1 - type: integer 
	Parameter din338_WIDTH bound to: 1 - type: integer 
	Parameter din339_WIDTH bound to: 1 - type: integer 
	Parameter din340_WIDTH bound to: 1 - type: integer 
	Parameter din341_WIDTH bound to: 1 - type: integer 
	Parameter din342_WIDTH bound to: 1 - type: integer 
	Parameter din343_WIDTH bound to: 1 - type: integer 
	Parameter din344_WIDTH bound to: 1 - type: integer 
	Parameter din345_WIDTH bound to: 1 - type: integer 
	Parameter din346_WIDTH bound to: 1 - type: integer 
	Parameter din347_WIDTH bound to: 1 - type: integer 
	Parameter din348_WIDTH bound to: 1 - type: integer 
	Parameter din349_WIDTH bound to: 1 - type: integer 
	Parameter din350_WIDTH bound to: 1 - type: integer 
	Parameter din351_WIDTH bound to: 1 - type: integer 
	Parameter din352_WIDTH bound to: 1 - type: integer 
	Parameter din353_WIDTH bound to: 1 - type: integer 
	Parameter din354_WIDTH bound to: 1 - type: integer 
	Parameter din355_WIDTH bound to: 1 - type: integer 
	Parameter din356_WIDTH bound to: 1 - type: integer 
	Parameter din357_WIDTH bound to: 1 - type: integer 
	Parameter din358_WIDTH bound to: 1 - type: integer 
	Parameter din359_WIDTH bound to: 1 - type: integer 
	Parameter din360_WIDTH bound to: 1 - type: integer 
	Parameter din361_WIDTH bound to: 1 - type: integer 
	Parameter din362_WIDTH bound to: 1 - type: integer 
	Parameter din363_WIDTH bound to: 1 - type: integer 
	Parameter din364_WIDTH bound to: 1 - type: integer 
	Parameter din365_WIDTH bound to: 1 - type: integer 
	Parameter din366_WIDTH bound to: 1 - type: integer 
	Parameter din367_WIDTH bound to: 1 - type: integer 
	Parameter din368_WIDTH bound to: 1 - type: integer 
	Parameter din369_WIDTH bound to: 1 - type: integer 
	Parameter din370_WIDTH bound to: 1 - type: integer 
	Parameter din371_WIDTH bound to: 1 - type: integer 
	Parameter din372_WIDTH bound to: 1 - type: integer 
	Parameter din373_WIDTH bound to: 1 - type: integer 
	Parameter din374_WIDTH bound to: 1 - type: integer 
	Parameter din375_WIDTH bound to: 1 - type: integer 
	Parameter din376_WIDTH bound to: 1 - type: integer 
	Parameter din377_WIDTH bound to: 1 - type: integer 
	Parameter din378_WIDTH bound to: 1 - type: integer 
	Parameter din379_WIDTH bound to: 1 - type: integer 
	Parameter din380_WIDTH bound to: 1 - type: integer 
	Parameter din381_WIDTH bound to: 1 - type: integer 
	Parameter din382_WIDTH bound to: 1 - type: integer 
	Parameter din383_WIDTH bound to: 1 - type: integer 
	Parameter din384_WIDTH bound to: 1 - type: integer 
	Parameter din385_WIDTH bound to: 1 - type: integer 
	Parameter din386_WIDTH bound to: 1 - type: integer 
	Parameter din387_WIDTH bound to: 1 - type: integer 
	Parameter din388_WIDTH bound to: 1 - type: integer 
	Parameter din389_WIDTH bound to: 1 - type: integer 
	Parameter din390_WIDTH bound to: 1 - type: integer 
	Parameter din391_WIDTH bound to: 1 - type: integer 
	Parameter din392_WIDTH bound to: 1 - type: integer 
	Parameter din393_WIDTH bound to: 1 - type: integer 
	Parameter din394_WIDTH bound to: 1 - type: integer 
	Parameter din395_WIDTH bound to: 1 - type: integer 
	Parameter din396_WIDTH bound to: 1 - type: integer 
	Parameter din397_WIDTH bound to: 1 - type: integer 
	Parameter din398_WIDTH bound to: 1 - type: integer 
	Parameter din399_WIDTH bound to: 1 - type: integer 
	Parameter din400_WIDTH bound to: 1 - type: integer 
	Parameter din401_WIDTH bound to: 1 - type: integer 
	Parameter din402_WIDTH bound to: 1 - type: integer 
	Parameter din403_WIDTH bound to: 1 - type: integer 
	Parameter din404_WIDTH bound to: 1 - type: integer 
	Parameter din405_WIDTH bound to: 1 - type: integer 
	Parameter din406_WIDTH bound to: 1 - type: integer 
	Parameter din407_WIDTH bound to: 1 - type: integer 
	Parameter din408_WIDTH bound to: 1 - type: integer 
	Parameter din409_WIDTH bound to: 1 - type: integer 
	Parameter din410_WIDTH bound to: 1 - type: integer 
	Parameter din411_WIDTH bound to: 1 - type: integer 
	Parameter din412_WIDTH bound to: 1 - type: integer 
	Parameter din413_WIDTH bound to: 1 - type: integer 
	Parameter din414_WIDTH bound to: 1 - type: integer 
	Parameter din415_WIDTH bound to: 1 - type: integer 
	Parameter din416_WIDTH bound to: 1 - type: integer 
	Parameter din417_WIDTH bound to: 1 - type: integer 
	Parameter din418_WIDTH bound to: 1 - type: integer 
	Parameter din419_WIDTH bound to: 1 - type: integer 
	Parameter din420_WIDTH bound to: 1 - type: integer 
	Parameter din421_WIDTH bound to: 1 - type: integer 
	Parameter din422_WIDTH bound to: 1 - type: integer 
	Parameter din423_WIDTH bound to: 1 - type: integer 
	Parameter din424_WIDTH bound to: 1 - type: integer 
	Parameter din425_WIDTH bound to: 1 - type: integer 
	Parameter din426_WIDTH bound to: 1 - type: integer 
	Parameter din427_WIDTH bound to: 1 - type: integer 
	Parameter din428_WIDTH bound to: 1 - type: integer 
	Parameter din429_WIDTH bound to: 1 - type: integer 
	Parameter din430_WIDTH bound to: 1 - type: integer 
	Parameter din431_WIDTH bound to: 1 - type: integer 
	Parameter din432_WIDTH bound to: 1 - type: integer 
	Parameter din433_WIDTH bound to: 1 - type: integer 
	Parameter din434_WIDTH bound to: 1 - type: integer 
	Parameter din435_WIDTH bound to: 1 - type: integer 
	Parameter din436_WIDTH bound to: 1 - type: integer 
	Parameter din437_WIDTH bound to: 1 - type: integer 
	Parameter din438_WIDTH bound to: 1 - type: integer 
	Parameter din439_WIDTH bound to: 1 - type: integer 
	Parameter din440_WIDTH bound to: 1 - type: integer 
	Parameter din441_WIDTH bound to: 1 - type: integer 
	Parameter din442_WIDTH bound to: 1 - type: integer 
	Parameter din443_WIDTH bound to: 1 - type: integer 
	Parameter din444_WIDTH bound to: 1 - type: integer 
	Parameter din445_WIDTH bound to: 1 - type: integer 
	Parameter din446_WIDTH bound to: 1 - type: integer 
	Parameter din447_WIDTH bound to: 1 - type: integer 
	Parameter din448_WIDTH bound to: 1 - type: integer 
	Parameter din449_WIDTH bound to: 1 - type: integer 
	Parameter din450_WIDTH bound to: 1 - type: integer 
	Parameter din451_WIDTH bound to: 1 - type: integer 
	Parameter din452_WIDTH bound to: 1 - type: integer 
	Parameter din453_WIDTH bound to: 1 - type: integer 
	Parameter din454_WIDTH bound to: 1 - type: integer 
	Parameter din455_WIDTH bound to: 1 - type: integer 
	Parameter din456_WIDTH bound to: 1 - type: integer 
	Parameter din457_WIDTH bound to: 1 - type: integer 
	Parameter din458_WIDTH bound to: 1 - type: integer 
	Parameter din459_WIDTH bound to: 1 - type: integer 
	Parameter din460_WIDTH bound to: 1 - type: integer 
	Parameter din461_WIDTH bound to: 1 - type: integer 
	Parameter din462_WIDTH bound to: 1 - type: integer 
	Parameter din463_WIDTH bound to: 1 - type: integer 
	Parameter din464_WIDTH bound to: 1 - type: integer 
	Parameter din465_WIDTH bound to: 1 - type: integer 
	Parameter din466_WIDTH bound to: 1 - type: integer 
	Parameter din467_WIDTH bound to: 1 - type: integer 
	Parameter din468_WIDTH bound to: 1 - type: integer 
	Parameter din469_WIDTH bound to: 1 - type: integer 
	Parameter din470_WIDTH bound to: 1 - type: integer 
	Parameter din471_WIDTH bound to: 1 - type: integer 
	Parameter din472_WIDTH bound to: 1 - type: integer 
	Parameter din473_WIDTH bound to: 1 - type: integer 
	Parameter din474_WIDTH bound to: 1 - type: integer 
	Parameter din475_WIDTH bound to: 1 - type: integer 
	Parameter din476_WIDTH bound to: 1 - type: integer 
	Parameter din477_WIDTH bound to: 1 - type: integer 
	Parameter din478_WIDTH bound to: 1 - type: integer 
	Parameter din479_WIDTH bound to: 1 - type: integer 
	Parameter din480_WIDTH bound to: 1 - type: integer 
	Parameter din481_WIDTH bound to: 1 - type: integer 
	Parameter din482_WIDTH bound to: 1 - type: integer 
	Parameter din483_WIDTH bound to: 1 - type: integer 
	Parameter din484_WIDTH bound to: 1 - type: integer 
	Parameter din485_WIDTH bound to: 1 - type: integer 
	Parameter din486_WIDTH bound to: 1 - type: integer 
	Parameter din487_WIDTH bound to: 1 - type: integer 
	Parameter din488_WIDTH bound to: 1 - type: integer 
	Parameter din489_WIDTH bound to: 1 - type: integer 
	Parameter din490_WIDTH bound to: 1 - type: integer 
	Parameter din491_WIDTH bound to: 1 - type: integer 
	Parameter din492_WIDTH bound to: 1 - type: integer 
	Parameter din493_WIDTH bound to: 1 - type: integer 
	Parameter din494_WIDTH bound to: 1 - type: integer 
	Parameter din495_WIDTH bound to: 1 - type: integer 
	Parameter din496_WIDTH bound to: 1 - type: integer 
	Parameter din497_WIDTH bound to: 1 - type: integer 
	Parameter din498_WIDTH bound to: 1 - type: integer 
	Parameter din499_WIDTH bound to: 1 - type: integer 
	Parameter din500_WIDTH bound to: 1 - type: integer 
	Parameter din501_WIDTH bound to: 1 - type: integer 
	Parameter din502_WIDTH bound to: 1 - type: integer 
	Parameter din503_WIDTH bound to: 1 - type: integer 
	Parameter din504_WIDTH bound to: 1 - type: integer 
	Parameter din505_WIDTH bound to: 1 - type: integer 
	Parameter din506_WIDTH bound to: 1 - type: integer 
	Parameter din507_WIDTH bound to: 1 - type: integer 
	Parameter din508_WIDTH bound to: 1 - type: integer 
	Parameter din509_WIDTH bound to: 1 - type: integer 
	Parameter din510_WIDTH bound to: 1 - type: integer 
	Parameter din511_WIDTH bound to: 1 - type: integer 
	Parameter din512_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Stream2Mem_Batch.v:167]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Stream2Mem.v:143]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Stream2Mem_1.v:143]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 38 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01001 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01001 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01110 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010010 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010010 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 81 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100110 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100110 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010100 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011101 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011101 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011101 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011101 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b100000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b100000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b100000 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b100000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0100011 
WARNING: [Synth 8-6014] Unused sequential element DoCompute_entry34112_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8292]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_1_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8300]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_2_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8308]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_3_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8316]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_4_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8324]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_5_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8332]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_6_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8340]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_7_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8348]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_8_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8356]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8364]
WARNING: [Synth 8-6014] Unused sequential element Mem2Stream_Batch_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute.v:8372]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[31]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[30]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[29]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[28]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[27]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[26]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[25]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[24]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[23]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[22]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[21]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[20]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[19]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[18]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[17]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[16]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[15]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[14]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[13]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[12]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[11]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[10]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[9]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[8]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[7]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[6]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[5]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[31]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[30]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[29]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[28]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[27]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[26]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[25]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[24]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[23]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[22]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[21]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[20]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[19]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[18]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[17]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[16]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[15]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[63]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[62]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[61]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[60]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[59]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[58]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[57]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[56]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[55]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[54]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[53]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[52]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[51]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[50]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[49]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[48]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[47]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[46]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[45]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[44]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[43]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[42]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[41]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[40]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[39]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[38]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[37]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[36]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[35]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[34]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[33]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port val_V[32]
WARNING: [Synth 8-3331] design fifo_w256_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[63]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[62]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[61]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[60]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[59]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[58]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[57]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[56]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[55]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[54]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[53]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[52]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[51]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[50]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[49]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[48]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[47]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[46]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[45]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[44]
WARNING: [Synth 8-3331] design Stream2Mem_1 has unconnected port m_axi_out_V_RDATA[43]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1058.918 ; gain = 176.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1058.918 ; gain = 176.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1058.918 ; gain = 176.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/constraints/BBJ_u96_cnvW1A1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/constraints/BBJ_u96_cnvW1A1_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.runs/BBJ_u96_cnvW1A1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.runs/BBJ_u96_cnvW1A1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2262.980 ; gain = 23.250
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 2266.988 ; gain = 1384.254
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:14 . Memory (MB): peak = 2266.988 ; gain = 1384.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'BBJ_u96_cnvW1A1_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'BBJ_u96_cnvW1A1_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_14_i_i_i_fu_114_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_150_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_394_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_2.v:500]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_114_i_fu_560_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_679_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_fu_459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_3459_pp0_iter1_reg_reg' and it is trimmed from '32' to '2' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:975]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_3459_reg' and it is trimmed from '32' to '2' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_4.v:997]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_922_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_917_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_912_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_887_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_892_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_902_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_897_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_907_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i_i_1069_fu_766_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_31_i_i_fu_786_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_145_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1003_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene.v:528]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_390_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene.v:560]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_36197_pp0_iter2_reg_reg' and it is trimmed from '32' to '1' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa.v:7953]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_36197_pp0_iter1_reg_reg' and it is trimmed from '32' to '1' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa.v:8899]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_36197_reg' and it is trimmed from '32' to '1' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa.v:8907]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_17_i_i_fu_1456_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_i_1675_fu_1436_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_3_fu_277_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_5_fu_336_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_301_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_277_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_289_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_5_fu_336_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_301_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_145_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1003_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_1.v:528]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_390_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_1.v:560]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18629_pp0_iter2_reg_reg' and it is trimmed from '32' to '3' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_1.v:4177]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18629_pp0_iter1_reg_reg' and it is trimmed from '32' to '3' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_1.v:4659]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_18629_reg' and it is trimmed from '32' to '3' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_1.v:4667]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_i_1130_fu_892_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_20_i_i_fu_912_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_164_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1001_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_5.v:528]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_388_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_5.v:560]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_432_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_19063_pp0_iter2_reg_reg' and it is trimmed from '32' to '3' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_8.v:4231]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_19063_pp0_iter1_reg_reg' and it is trimmed from '32' to '3' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_8.v:4713]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_19063_reg' and it is trimmed from '32' to '3' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_8.v:4721]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_i_348_fu_1038_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_47_i_i_fu_1058_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_8_fu_188_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_200_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_247_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_212_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_8_fu_188_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_200_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_s_fu_247_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_212_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buf_V_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_149_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1010_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_4.v:505]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_390_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_4.v:531]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5889_pp0_iter2_reg_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_7.v:1399]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5889_pp0_iter1_reg_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_7.v:1533]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_5889_reg' and it is trimmed from '32' to '6' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/Matrix_Vector_Activa_7.v:1541]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_i_893_fu_632_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_44_i_i_fu_652_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_164_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'current_line_in_bloc_reg_1016_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_3.v:506]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_392_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/ConvolutionInputGene_3.v:532]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_138_i_fu_614_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_139_i_fu_634_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_1030_fu_828_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_39_i_fu_848_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_150_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_700_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_34_i_fu_720_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_708_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_26_i_fu_728_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_4322_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_23_i_fu_4342_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_129_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_11_i_i_i_fu_98_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM ram_reg is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM ram_reg
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'BBJ_u96_cnvW1A1_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'BBJ_u96_cnvW1A1_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              001 |                               10
                     ONE |                              100 |                               11
                     TWO |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              001 |                               10
                     ONE |                              100 |                               11
                     TWO |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:48 . Memory (MB): peak = 2266.988 ; gain = 1384.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |DoCompute__GB0         |           1|     29271|
|2     |Matrix_Vector_Activa_1 |           1|     10173|
|3     |Matrix_Vector_Activa_4 |           1|      8461|
|4     |DoCompute__GB3         |           1|     13003|
|5     |DoCompute__GB4         |           1|     17200|
|6     |DoCompute__GB5         |           1|     14784|
|7     |DoCompute__GB6         |           1|     15663|
|8     |DoCompute__GB7         |           1|     29147|
|9     |BBJ_u96_cnvW1A1__GC0   |           1|     15388|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     62 Bit       Adders := 4     
	   2 Input     52 Bit       Adders := 2     
	   2 Input     46 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 103   
	   3 Input     32 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 16    
	   7 Input     16 Bit       Adders := 70    
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 27    
	   2 Input      6 Bit       Adders := 20    
	   8 Input      5 Bit       Adders := 69    
	   2 Input      5 Bit       Adders := 18    
	   3 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 69    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   4 Input      3 Bit       Adders := 69    
	   2 Input      3 Bit       Adders := 22    
	   3 Input      2 Bit       Adders := 77    
	   2 Input      2 Bit       Adders := 552   
+---XORs : 
	   3 Input      1 Bit         XORs := 2220  
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	              256 Bit    Registers := 8     
	              255 Bit    Registers := 1     
	              252 Bit    Registers := 2     
	              224 Bit    Registers := 1     
	              192 Bit    Registers := 5     
	              168 Bit    Registers := 1     
	              128 Bit    Registers := 18    
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 8     
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 49    
	               63 Bit    Registers := 3     
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 9     
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               46 Bit    Registers := 4     
	               44 Bit    Registers := 9     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 503   
	               30 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 55    
	               23 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 299   
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 95    
	                7 Bit    Registers := 25    
	                6 Bit    Registers := 34    
	                5 Bit    Registers := 96    
	                4 Bit    Registers := 161   
	                3 Bit    Registers := 140   
	                2 Bit    Registers := 649   
	                1 Bit    Registers := 2646  
+---Multipliers : 
	                15x32  Multipliers := 1     
	                13x32  Multipliers := 4     
	                 9x32  Multipliers := 2     
	                12x32  Multipliers := 3     
	                11x32  Multipliers := 1     
	                14x32  Multipliers := 1     
+---RAMs : 
	             576K Bit         RAMs := 1     
	             256K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	              72K Bit         RAMs := 4     
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	              10K Bit         RAMs := 1     
	               9K Bit         RAMs := 16    
	               8K Bit         RAMs := 9     
	               4K Bit         RAMs := 17    
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 40    
	             1024 Bit         RAMs := 4     
	              896 Bit         RAMs := 5     
	              768 Bit         RAMs := 8     
	              640 Bit         RAMs := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 2     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 3     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 9     
	   2 Input    112 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 26    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 3     
	   2 Input     61 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 301   
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 47    
	   2 Input     16 Bit        Muxes := 146   
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 72    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 112   
	   9 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 21    
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 61    
	   2 Input      5 Bit        Muxes := 19    
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 92    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 27    
	   2 Input      3 Bit        Muxes := 85    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 97    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1776  
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BBJ_u96_cnvW1A1_mhbi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
Module Matrix_Vector_Activa_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 16    
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 27    
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 18    
	   2 Input      9 Bit        Muxes := 48    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
Module BBJ_u96_cnvW1A1_mqcK 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
Module Matrix_Vector_Activa_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   7 Input     16 Bit       Adders := 16    
	   8 Input      5 Bit       Adders := 16    
	   8 Input      4 Bit       Adders := 16    
	   4 Input      3 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 112   
+---XORs : 
	   3 Input      1 Bit         XORs := 512   
+---Registers : 
	               32 Bit    Registers := 20    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 48    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 308   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module BBJ_u96_cnvW1A1_mqcK__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
Module Matrix_Vector_Activa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   7 Input     16 Bit       Adders := 32    
	   8 Input      5 Bit       Adders := 32    
	   8 Input      4 Bit       Adders := 32    
	   4 Input      3 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 224   
+---XORs : 
	   3 Input      1 Bit         XORs := 1024  
+---Registers : 
	               32 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 96    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 32    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 257   
	                1 Bit    Registers := 599   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module BBJ_u96_cnvW1A1_mDeQ__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
Module Matrix_Vector_Activa_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   7 Input     16 Bit       Adders := 16    
	   8 Input      5 Bit       Adders := 16    
	   8 Input      4 Bit       Adders := 16    
	   4 Input      3 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 112   
+---XORs : 
	   3 Input      1 Bit         XORs := 512   
+---Registers : 
	               32 Bit    Registers := 38    
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 48    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 17    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 128   
	                1 Bit    Registers := 308   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 16    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module StreamingDataWidthCo_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	              224 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fifo_w256_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module fifo_w256_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module StreamingDataWidthCo_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              252 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    252 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              255 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              252 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    252 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w256_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module fifo_w256_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module BBJ_u96_cnvW1A1_mDeQ 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
Module Matrix_Vector_Activa_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   7 Input     16 Bit       Adders := 4     
	   8 Input      5 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 4     
	   4 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 28    
+---XORs : 
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	               32 Bit    Registers := 38    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 92    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w61_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 2     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 1     
Module fifo_w61_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w61_d38_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               61 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module Stream2Mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Stream2Mem_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Stream2Mem_Batch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module BBJ_u96_cnvW1A1_mQgW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 511   
Module Matrix_Vector_Activa_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 535   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w64_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w192_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              192 Bit    Registers := 2     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
Module fifo_w192_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module StreamingDataWidthCo_15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              112 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fifo_w128_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module StreamingDataWidthCo_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 3     
	              168 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    192 Bit        Muxes := 2     
	   2 Input    168 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module StreamingDataWidthCo_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module Mem2Stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mem2Stream_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mem2Stream_Batch 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module DoCompute_entry34112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_mCeG_MulnS_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module StreamingDataWidthCo_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module ConvolutionInputGFfa_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module ConvolutionInputGFfa_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module ConvolutionInputGFfa_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module ConvolutionInputGFfa_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_mpcA__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ConvolutionInputGene_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ConvolutionInputGJfO_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ConvolutionInputGJfO_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ConvolutionInputGJfO_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ConvolutionInputGJfO_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_mpcA__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ConvolutionInputGene_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module fifo_w32_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d3_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module fifo_w32_d3_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mOgC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 63    
Module Matrix_Vector_Activa_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 66    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mPgM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 63    
Module Matrix_Vector_Activa_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   7 Input     16 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 66    
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module StreamingDataWidthCo_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w32_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d3_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
Module fifo_w64_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mNgs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 71    
Module Matrix_Vector_Activa_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   7 Input     16 Bit       Adders := 1     
	   8 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 74    
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w32_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mg8j_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module StreamingDataWidthCo_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              112 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    112 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingMaxPool_Ee0_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module StreamingMaxPool_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module StreamingMaxPool_Bat_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w128_d81_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w128_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module fifo_w128_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d3_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module fifo_w32_d3_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d9_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d128_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d3_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module fifo_w32_d3_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d14_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w16_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d3_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module fifo_w32_d3_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d18_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w16_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d3_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w24_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module fifo_w24_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w24_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d23_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w4_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fifo_w4_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w1_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_Block_pro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BBJ_u96_cnvW1A1_mCeG_MulnS_6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
+---Multipliers : 
	                 9x32  Multipliers := 1     
Module DoCompute_Block_pro_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ConvolutionInputGyd2_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ConvolutionInputGyd2_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ConvolutionInputGyd2_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ConvolutionInputGyd2_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_mxdS_MulnS_5 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module BBJ_u96_cnvW1A1_mpcA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ConvolutionInputGene_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_w4_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fifo_w4_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DoCompute_Block_pro_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w1_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ConvolutionInputGtde_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module ConvolutionInputGtde_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module ConvolutionInputGtde_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module ConvolutionInputGtde_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_mxdS_MulnS_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module BBJ_u96_cnvW1A1_mpcA__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ConvolutionInputGene_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module BBJ_u96_cnvW1A1_msc4_MulnS_4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module StreamingDataWidthCo_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module StreamingMaxPool_rcU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              896 Bit         RAMs := 1     
Module StreamingMaxPool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module StreamingMaxPool_Bat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mjbC_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module StreamingDataWidthCo_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w1_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mg8j_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module DoCompute_Block_pro_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ConvolutionInputGkbM_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ConvolutionInputGkbM_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ConvolutionInputGkbM_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module ConvolutionInputGkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_mocq_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Multipliers : 
	                15x32  Multipliers := 1     
Module BBJ_u96_cnvW1A1_mpcA__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module ConvolutionInputGene 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module BBJ_u96_cnvW1A1_mjbC_MulnS_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x32  Multipliers := 1     
Module StreamingDataWidthCo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module fifo_w1_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module BBJ_u96_cnvW1A1_mibs_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
+---Multipliers : 
	                14x32  Multipliers := 1     
Module StreamingDataWidthCo_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module BBJ_u96_cnvW1A1_mg8j_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
+---Multipliers : 
	                12x32  Multipliers := 1     
Module DoCompute_Block_pro_4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ConvolutionInputGbkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ConvolutionInputGbkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ConvolutionInputGbkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module ConvolutionInputGbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_mfYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
Module ConvolutionInputGene_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     46 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module start_for_DoCompuRg6_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DoCompuRg6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_DoCompuShg_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DoCompuShg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_DoCompuThq_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DoCompuThq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_DoCompuUhA_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DoCompuUhA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_DoCompuVhK_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_DoCompuVhK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Stream2WhU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_StreamiXh4_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module start_for_StreamiXh4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_StreamiYie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module start_for_StreamiYie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_ConvoluZio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module start_for_ConvoluZio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami0iy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami1iI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Convolu2iS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami3i2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami4jc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami5jm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Convolu6jw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami7jG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streami8jQ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Convolu9j0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibak 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibbk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Convolubdk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibek 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibfk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Convolubgk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibhl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibil 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibjl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibkl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibll 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamibml 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DoCompute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbnm_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             576K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tbom_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbpm_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tbqm_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbrm_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tbqm_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbtn_ram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wbJp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcfu_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcvx_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcLz_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcLz_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcLz_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcLz_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcPA_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcPA_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcPA_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_wcPA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tcTB_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tc9D_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tdFJ_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_tebO_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tebO_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tebO_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_tebO_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module BBJ_u96_cnvW1A1_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BBJ_u96_cnvW1A1_hostmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module BBJ_u96_cnvW1A1 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 52    
	   2 Input      3 Bit        Muxes := 32    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 212   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tmp_i_i_1069_fu_766_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_31_i_i_fu_786_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp_i_i_reg_3400_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp_i_i_reg_3400_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp154_reg_3604_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp157_reg_3614_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp160_reg_3624_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp163_reg_3634_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp166_reg_3644_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp169_reg_3654_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp172_reg_3664_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp175_reg_3674_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp178_reg_3684_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp181_reg_3694_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp184_reg_3704_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp187_reg_3714_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp190_reg_3724_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp193_reg_3734_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp196_reg_3744_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /\tmp199_reg_3754_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_466/Matrix_Vector_Activa_4_U0 /ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa_4.
INFO: [Synth 8-5545] ROM "tmp_i_i_1675_fu_1436_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_17_i_i_fu_1456_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_i_348_fu_1038_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_47_i_i_fu_1058_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/\tmp_i_i_reg_19012_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/\tmp_i_i_reg_19012_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/\tmp_i_i_reg_19012_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_U0/\tmp_i_i_reg_36130_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_U0/\tmp_i_i_reg_36130_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/\tmp_i_i_reg_19012_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/\tmp_i_i_reg_19012_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa_8.
INFO: [Synth 8-5545] ROM "tmp_i_i_1130_fu_892_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_20_i_i_fu_912_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_164_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_150_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_i_893_fu_632_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_44_i_i_fu_652_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_7_U0/\tmp_i_i_reg_5850_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_7_U0/\tmp_i_i_reg_5850_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_7_U0/\tmp_i_i_reg_5850_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_7_U0/\tmp_reg_182_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_7_U0/\tmp_reg_182_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_8.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_5.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_11.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_7.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa_7.
INFO: [Synth 8-5546] ROM "grp_Stream2Mem_fu_56/tmp_fu_131_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_fu_4322_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_23_i_fu_4342_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_164_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_150_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_Mem2Stream_fu_72/tmp_fu_126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Mem2Stream_1_fu_82/tmp_fu_126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_196_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_196_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_196_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/\tmp_15_i_i_i_reg_187_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/\totalIters_reg_198_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/\tmp_reg_182_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_196_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_196_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/\totalIters_reg_196_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/\totalIters_reg_196_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/\tmp_1336_reg_12811_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stream2Mem_Batch_U0/\tmp_14_reg_161_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stream2Mem_Batch_U0/\tmp_14_reg_161_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stream2Mem_Batch_U0/\tmp_14_reg_161_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Stream2Mem_Batch_U0/\tmp_14_reg_161_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DoCompute_entry34112_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (DoCompute_entry34112_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Mem2Stream_Batch_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_12_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_17_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (StreamingDataWidthCo_15_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_2_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (grp_Stream2Mem_fu_56/ap_reg_ioackin_m_axi_out_V_AWREADY_reg) is unused and will be removed from module Stream2Mem_Batch.
WARNING: [Synth 8-3332] Sequential element (grp_Stream2Mem_1_fu_66/ap_reg_ioackin_m_axi_out_V_AWREADY_reg) is unused and will be removed from module Stream2Mem_Batch.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa_2.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_15.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_17.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_12.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module StreamingDataWidthCo_4.
WARNING: [Synth 8-3332] Sequential element (grp_Mem2Stream_fu_72/ap_reg_ioackin_m_axi_in_V_ARREADY_reg) is unused and will be removed from module Mem2Stream_Batch.
WARNING: [Synth 8-3332] Sequential element (grp_Mem2Stream_1_fu_82/ap_reg_ioackin_m_axi_in_V_ARREADY_reg) is unused and will be removed from module Mem2Stream_Batch.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Mem2Stream_Batch.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module DoCompute_entry34112.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module DoCompute_entry34112.
INFO: [Synth 8-5546] ROM "tmp_i_fu_451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_138_i_fu_614_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_139_i_fu_634_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_149_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
INFO: [Synth 8-5546] ROM "tmp_i_fu_451_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_457_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_138_i_fu_614_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_139_i_fu_634_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_700_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_34_i_fu_720_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_708_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_26_i_fu_728_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_3_U0/\tmp_1317_reg_2200_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_3_U0/\tmp_1317_reg_2200_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_3_U0/\tmp_1317_reg_2200_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_5_U0/\tmp_1254_reg_2032_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Matrix_Vector_Activa_5_U0/\tmp_1254_reg_2032_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "tmp_i_fu_148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_148_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_1030_fu_828_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_39_i_fu_848_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5544] ROM "grp_StreamingMaxPool_1_fu_53/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5546] ROM "tmp_i_fu_432_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_fu_679_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_114_i_fu_560_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_fu_432_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:25]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:25]
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'numReps_read_reg_54_reg' and it is trimmed from '32' to '28' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/DoCompute_Block_pro_2.v:89]
INFO: [Synth 8-5546] ROM "tmp_i_fu_434_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:25]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mxdS.v:25]
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg.
INFO: [Synth 8-5545] ROM "tmp_i_fu_145_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:25]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_msc4.v:25]
DSP Report: Generating DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_msc4_U186/BBJ_u96_cnvW1A1_msc4_MulnS_4_U/buff2_reg.
INFO: [Synth 8-5544] ROM "grp_StreamingMaxPool_fu_53/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:25]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mjbC.v:25]
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U174/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
INFO: [Synth 8-5546] ROM "tmp_i_fu_434_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:25]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:32]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:31]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:26]
WARNING: [Synth 8-6014] Unused sequential element BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.srcs/sources_1/ip/BBJ_u96_cnvW1A1_0/hdl/verilog/BBJ_u96_cnvW1A1_mocq.v:26]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mocq_U93/BBJ_u96_cnvW1A1_mocq_MulnS_3_U/buff2_reg.
INFO: [Synth 8-5545] ROM "tmp_i_fu_145_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mjbC_U87/BBJ_u96_cnvW1A1_mjbC_MulnS_2_U/buff2_reg.
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: register BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff0_reg is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: register BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff1_reg is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
DSP Report: operator BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/tmp_product is absorbed into DSP BBJ_u96_cnvW1A1_mibs_U81/BBJ_u96_cnvW1A1_mibs_MulnS_1_U/buff2_reg.
INFO: [Synth 8-5546] ROM "tmp_i_fu_459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp_fu_679_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_114_i_fu_560_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_for_Stream2WhU_U/internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_for_Stream2WhU_U/internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_for_Streamibll_U/internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_for_Streamibll_U/internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_for_Streamibml_U/internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_for_Streamibml_U/internal_empty_n" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/tmp_product is absorbed into DSP DoCompute_Block_pro_1_U0/BBJ_u96_cnvW1A1_mCeG_U253/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_3_U0/BBJ_u96_cnvW1A1_mg8j_U102/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff0_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: register DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
DSP Report: operator DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/tmp_product is absorbed into DSP DoCompute_Block_pro_4_U0/BBJ_u96_cnvW1A1_mg8j_U40/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3971] The signal grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][30]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][29]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][28]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][31]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][30]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][29]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][28]) is unused and will be removed from module fifo_w32_d2_A__40.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module DoCompute_Block_pro.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[47]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[46]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[45]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[44]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[43]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[42]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[41]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[40]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[39]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[38]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[37]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[36]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[35]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[34]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[33]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[32]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[31]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[30]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[29]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[28]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[27]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[26]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[25]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[24]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[23]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[22]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[21]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[20]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[19]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[18]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[17]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[16]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[15]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[14]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[13]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[12]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[11]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[10]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[9]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[8]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[7]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[6]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[5]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[4]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[3]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[2]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[1]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (numReps_read_reg_954_reg[0]) is unused and will be removed from module ConvolutionInputGene_5.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module DoCompute_Block_pro_2.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[47]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[46]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[45]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[44]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[43]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[42]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[41]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[40]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[39]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[38]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[37]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[36]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[35]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[34]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[33]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[32]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[31]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[30]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[29]) is unused and will be removed from module ConvolutionInputGene_1.
WARNING: [Synth 8-3332] Sequential element (BBJ_u96_cnvW1A1_mxdS_U192/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff2_reg[28]) is unused and will be removed from module ConvolutionInputGene_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 1 because memory depth for RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 5 because memory depth for RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 5 and width 9 for RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 4 for RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM weights6_m_weights_V_U/BBJ_u96_cnvW1A1_wbpm_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM BBJ_u96_cnvW1A1_wbrm_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_1_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_2_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_3_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:03:20 . Memory (MB): peak = 2266.988 ; gain = 1384.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fifo_w61_d38_A:                                       | mem_reg    | 64 x 61(READ_FIRST)    | W |   | 64 x 61(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|fifo_w128_d128_A:                                     | mem_reg    | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|fifo_w64_d128_A:                                      | mem_reg    | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|StreamingMaxPool_Ee0_ram:                             | ram_reg    | 8 x 128(WRITE_FIRST)   | W | R | 8 x 128(WRITE_FIRST)   | W | R | Port A and B     | 0      | 4      |                 | 
|fifo_w128_d81_A:                                      | mem_reg    | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|fifo_w64_d128_A:                                      | mem_reg    | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fifo_w64_d128_A:                                      | mem_reg    | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fifo_w24_d128_A:                                      | mem_reg    | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|StreamingMaxPool_rcU_ram:                             | ram_reg    | 16 x 64(WRITE_FIRST)   | W | R | 16 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg    | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbnm_ram:                             | ram_reg    | 32 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 18     |                 | 
|BBJ_u96_cnvW1A1_tbom_ram:                             | ram_reg    | 256 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbpm_ram:                             | ram_reg    | 32 K x 4(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_tbqm_ram:                             | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbrm_ram:                             | ram_reg    | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      |                 | 
|BBJ_u96_cnvW1A1_tbqm_ram:                             | ram_reg    | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcLz_ram:                             | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_wcLz_ram:                             | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_wcLz_ram:                             | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_wcLz_ram:                             | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg    | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg    | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg    | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg    | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg    | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_hostmem_m_axi_buffer:                 | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BBJ_u96_cnvW1A1_hostmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------+--------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name               | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives                   | 
+--------------------------+--------------------------------------------------------------+----------------+----------------------+------------------------------+
|ConvolutionInputGene_2_U0 | inputBuf_3_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|ConvolutionInputGene_2_U0 | inputBuf_2_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|ConvolutionInputGene_2_U0 | inputBuf_1_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|ConvolutionInputGene_2_U0 | inputBuf_0_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|threshs0_m_threshold_15_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_14_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_7_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_6_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_5_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_4_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_3_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_2_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_1_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_U    | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_13_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_12_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_11_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_10_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_9_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_8_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg    | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_1_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_2_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_3_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_4_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_5_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_6_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_7_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_8_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_9_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_10_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_11_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_12_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_13_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_14_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_15_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_31_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_30_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_19_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_8_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_4_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_3_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_2_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_1_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg    | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_29_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_28_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_27_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_26_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_25_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_24_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_23_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_22_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_21_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_20_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_18_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_17_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_16_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_15_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_14_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_13_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_12_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_11_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_10_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_9_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_7_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_6_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_15_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_14_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_7_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_6_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_5_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_4_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_3_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_2_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_1_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg    | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_13_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_12_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_11_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_10_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_9_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_8_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_15_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_14_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_7_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_6_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_5_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_4_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_3_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_2_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_1_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg    | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_13_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_12_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_11_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_10_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_9_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_8_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
+--------------------------+--------------------------------------------------------------+----------------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|StreamingDataWidthCo_16 | (A''*B2)'             | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_16 | (PCIN>>17)+(A''*B'')' | 15     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_14 | (A''*B2)'             | 18     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_14 | (PCIN>>17)+(A''*B'')' | 15     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_5  | (A''*B2)'             | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_5  | (PCIN>>17)+(A''*B'')' | 16     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_1  | (A''*B2)'             | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene_1  | (PCIN>>17)+(A''*B'')' | 16     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_2  | (A''*B2)'             | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_2  | (PCIN>>17)+(A''*B'')' | 15     | 11     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_6  | (A''*B2)'             | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_6  | (PCIN>>17)+(A''*B'')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene    | (A''*B2)'             | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ConvolutionInputGene    | (PCIN>>17)+(A''*B'')' | 16     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_1  | (A''*B2)'             | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_1  | (PCIN>>17)+(A''*B'')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_13 | (A''*B2)'             | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|StreamingDataWidthCo_13 | (PCIN>>17)+(A''*B'')' | 15     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB7          | (A''*B2)'             | 18     | 9      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB7          | (PCIN>>17)+(A''*B'')' | 15     | 9      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB7          | (A''*B2)'             | 18     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB7          | (PCIN>>17)+(A''*B'')' | 15     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB7          | (A''*B2)'             | 18     | 12     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|DoCompute__GB7          | (PCIN>>17)+(A''*B'')' | 15     | 12     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_3/out_V_offset_c_U/i_10_6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_3/inter4_V_V_U/i_10_6/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_3/inter4_V_V_U/i_10_6/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_4_U0/inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/i_/inputBuf_0_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_4_U0/inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/i_/inputBuf_1_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_4_U0/inputBuf_2_V_U/ConvolutionInputGFfa_ram_U/i_/inputBuf_2_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_4_U0/inputBuf_3_V_U/ConvolutionInputGFfa_ram_U/i_/inputBuf_3_V_U/ConvolutionInputGFfa_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_3_U0/inputBuf_0_V_U/ConvolutionInputGJfO_ram_U/i_/inputBuf_0_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_3_U0/inputBuf_1_V_U/ConvolutionInputGJfO_ram_U/i_/inputBuf_1_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_3_U0/inputBuf_2_V_U/ConvolutionInputGJfO_ram_U/i_/inputBuf_2_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_4/ConvolutionInputGene_3_U0/inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/i_/inputBuf_3_V_U/ConvolutionInputGJfO_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/inter9_V_V_U/i_10_6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/StreamingMaxPool_Bat_1_U0/i_10_0/grp_StreamingMaxPool_1_fu_53/buf_V_U/StreamingMaxPool_Ee0_ram_U/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/inter6_V_V_U/i_10_6/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_5/inter6_V_V_U/i_10_6/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/inter3_V_V_U/i_10_6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/inter1_V_V_U/i_10_6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/inter0_2_V_V_U/i_10_6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_5_U0/inputBuf_0_V_U/ConvolutionInputGyd2_ram_U/i_/inputBuf_0_V_U/ConvolutionInputGyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_5_U0/inputBuf_1_V_U/ConvolutionInputGyd2_ram_U/i_/inputBuf_1_V_U/ConvolutionInputGyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_5_U0/inputBuf_2_V_U/ConvolutionInputGyd2_ram_U/i_/inputBuf_2_V_U/ConvolutionInputGyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_5_U0/inputBuf_3_V_U/ConvolutionInputGyd2_ram_U/i_/inputBuf_3_V_U/ConvolutionInputGyd2_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_1_U0/inputBuf_0_V_U/ConvolutionInputGtde_ram_U/i_/inputBuf_0_V_U/ConvolutionInputGtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_1_U0/inputBuf_1_V_U/ConvolutionInputGtde_ram_U/i_/inputBuf_1_V_U/ConvolutionInputGtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_1_U0/inputBuf_2_V_U/ConvolutionInputGtde_ram_U/i_/inputBuf_2_V_U/ConvolutionInputGtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_1_U0/inputBuf_3_V_U/ConvolutionInputGtde_ram_U/i_/inputBuf_3_V_U/ConvolutionInputGtde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/StreamingMaxPool_Bat_U0/i_10_0/grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/StreamingMaxPool_Bat_U0/i_10_0/grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/StreamingMaxPool_Bat_U0/i_10_0/grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/StreamingMaxPool_Bat_U0/i_10_0/grp_StreamingMaxPool_fu_53/buf_V_U/StreamingMaxPool_rcU_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_U0/inputBuf_0_V_U/ConvolutionInputGkbM_ram_U/i_/inputBuf_0_V_U/ConvolutionInputGkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_U0/inputBuf_1_V_U/ConvolutionInputGkbM_ram_U/i_/inputBuf_1_V_U/ConvolutionInputGkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_U0/inputBuf_2_V_U/ConvolutionInputGkbM_ram_U/i_/inputBuf_2_V_U/ConvolutionInputGkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_466i_10_6/ConvolutionInputGene_U0/inputBuf_3_V_U/ConvolutionInputGkbM_ram_U/i_/inputBuf_3_V_U/ConvolutionInputGkbM_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/i_10_0/BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/i_10_0/BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg_bram_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/i_10_0/BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg_bram_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/i_10_0/BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg_bram_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/weights5_m_weights_V_U/i_10_0/BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg_bram_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_0/threshs5_m_threshold_U/BBJ_u96_cnvW1A1_tbom_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_1/weights6_m_weights_V_U/BBJ_u96_cnvW1A1_wbpm_ram_U/ram_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_2/threshs6_m_threshold_U/BBJ_u96_cnvW1A1_tbqm_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/weights7_m_weights_V_U/i_10_0/BBJ_u96_cnvW1A1_wbrm_ram_U/ram_reg_bram_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_4/threshs7_m_threshold_U/BBJ_u96_cnvW1A1_tbqm_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_5/weights1_m_weights_V_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_5/weights1_m_weights_V_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_6/weights1_m_weights_V_1_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_6/weights1_m_weights_V_1_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_7/weights1_m_weights_V_2_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_7/weights1_m_weights_V_2_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_8/weights1_m_weights_V_3_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_8/weights1_m_weights_V_3_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_9/weights1_m_weights_V_4_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_9/weights1_m_weights_V_4_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_10/weights1_m_weights_V_5_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_10/weights1_m_weights_V_5_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_11/weights1_m_weights_V_6_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_11/weights1_m_weights_V_6_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_12/weights1_m_weights_V_7_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_12/weights1_m_weights_V_7_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_13/weights1_m_weights_V_8_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_13/weights1_m_weights_V_8_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_14/weights1_m_weights_V_9_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_14/weights1_m_weights_V_9_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_15/weights1_m_weights_V_10_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_15/weights1_m_weights_V_10_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_16/weights1_m_weights_V_11_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_16/weights1_m_weights_V_11_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_17/weights1_m_weights_V_12_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_17/weights1_m_weights_V_12_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_18/weights1_m_weights_V_13_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_18/weights1_m_weights_V_13_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_19/weights1_m_weights_V_14_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_19/weights1_m_weights_V_14_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_20/weights1_m_weights_V_15_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_20/weights1_m_weights_V_15_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_21/weights1_m_weights_V_16_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_21/weights1_m_weights_V_16_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_22/weights1_m_weights_V_17_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_22/weights1_m_weights_V_17_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_23/weights1_m_weights_V_18_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_23/weights1_m_weights_V_18_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_24/weights1_m_weights_V_19_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_24/weights1_m_weights_V_19_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_25/weights1_m_weights_V_20_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_25/weights1_m_weights_V_20_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_26/weights1_m_weights_V_21_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_26/weights1_m_weights_V_21_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_27/weights1_m_weights_V_22_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_27/weights1_m_weights_V_22_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_28/weights1_m_weights_V_23_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_28/weights1_m_weights_V_23_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_10_0/i_10_29/weights1_m_weights_V_24_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |DoCompute__GB0         |           1|     27169|
|2     |Matrix_Vector_Activa_1 |           1|      9288|
|3     |Matrix_Vector_Activa_4 |           1|      6579|
|4     |DoCompute__GB3         |           1|     10969|
|5     |DoCompute__GB4         |           1|     13280|
|6     |DoCompute__GB5         |           1|      9949|
|7     |DoCompute__GB6         |           1|     14585|
|8     |DoCompute__GB7         |           1|     20505|
|9     |BBJ_u96_cnvW1A1__GC0   |           1|     14382|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:58 ; elapsed = 00:03:44 . Memory (MB): peak = 2266.988 ; gain = 1384.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM weights4_m_weights_V_3_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_3_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5556] The block RAM weights4_m_weights_V_2_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_2_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5556] The block RAM weights4_m_weights_V_1_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_1_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5556] The block RAM weights4_m_weights_V_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM weights4_m_weights_V_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg
INFO: [Synth 8-5582] The block RAM weights6_m_weights_V_U/BBJ_u96_cnvW1A1_wbpm_ram_U/ram_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM BBJ_u96_cnvW1A1_wbrm_ram_U/ram_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5582] The block RAM BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:34 ; elapsed = 00:04:25 . Memory (MB): peak = 2320.645 ; gain = 1437.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                           | RTL Object                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ConvolutionInputGFfa_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGFfa_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGJfO_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|fifo_w64_d128_A:                                      | mem_reg                                                     | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|StreamingMaxPool_Ee0_ram:                             | ram_reg                                                     | 8 x 128(WRITE_FIRST)   | W | R | 8 x 128(WRITE_FIRST)   | W | R | Port A and B     | 0      | 4      |                 | 
|fifo_w128_d81_A:                                      | mem_reg                                                     | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|BBJ_u96_cnvW1A1_hostmem_m_axi_buffer:                 | mem_reg                                                     | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|BBJ_u96_cnvW1A1_hostmem_m_axi_buffer__parameterized0: | mem_reg                                                     | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fifo_w61_d38_A:                                       | mem_reg                                                     | 64 x 61(READ_FIRST)    | W |   | 64 x 61(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg                                                     | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg                                                     | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg                                                     | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tebO_ram:                             | ram_reg                                                     | 64 x 16(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg                                                     | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg                                                     | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg                                                     | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcPA_ram:                             | ram_reg                                                     | 8 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst                                                  | weights4_m_weights_V_3_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|inst                                                  | weights4_m_weights_V_2_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|inst                                                  | weights4_m_weights_V_1_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|inst                                                  | weights4_m_weights_V_U/BBJ_u96_cnvW1A1_wcLz_ram_U/ram_reg   | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcvx_ram:                             | ram_reg                                                     | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wcfu_ram:                             | ram_reg                                                     | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_wbJp_ram:                             | ram_reg                                                     | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tbqm_ram:                             | ram_reg                                                     | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|BBJ_u96_cnvW1A1_tbqm_ram:                             | ram_reg                                                     | 512 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst                                                  | weights6_m_weights_V_U/BBJ_u96_cnvW1A1_wbpm_ram_U/ram_reg   | 32 K x 4(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      |                 | 
|BBJ_u96_cnvW1A1_tbom_ram:                             | ram_reg                                                     | 256 x 16(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|inst/i_10_0/weights7_m_weights_V_U                    | BBJ_u96_cnvW1A1_wbrm_ram_U/ram_reg                          | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      |                 | 
|inst/i_10_0/weights5_m_weights_V_U                    | BBJ_u96_cnvW1A1_wbnm_ram_U/ram_reg                          | 32 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     |                 | 
|fifo_w64_d128_A:                                      | mem_reg                                                     | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGkbM_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|StreamingMaxPool_rcU_ram:                             | ram_reg                                                     | 16 x 64(WRITE_FIRST)   | W | R | 16 x 64(WRITE_FIRST)   | W | R | Port A and B     | 0      | 2      |                 | 
|fifo_w64_d128_A:                                      | mem_reg                                                     | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGtde_ram:                             | ram_reg                                                     | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|fifo_w128_d128_A:                                     | mem_reg                                                     | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|ConvolutionInputGyd2_ram:                             | ram_reg                                                     | 64 x 32(READ_FIRST)    | W |   | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|fifo_w24_d128_A:                                      | mem_reg                                                     | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------------------------------------------+-------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+--------------------------+--------------------------------------------------------------+----------------+----------------------+------------------------------+
|Module Name               | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives                   | 
+--------------------------+--------------------------------------------------------------+----------------+----------------------+------------------------------+
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg    | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_1_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_2_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_3_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_4_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_5_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_6_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_7_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_8_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_9_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg  | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_10_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_11_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_12_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_13_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_14_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | weights0_m_weights_V_15_U/BBJ_u96_cnvW1A1_wbtn_ram_U/ram_reg | User Attribute | 64 x 3               | RAM16X1S x 3  RAM32X1S x 3   | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_31_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_30_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_19_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_8_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_5_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_4_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_3_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_2_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_1_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg    | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_29_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_28_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_27_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_26_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_25_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_24_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_23_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_22_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_21_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_20_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_18_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_17_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_16_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_15_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_14_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_13_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_12_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_11_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_10_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_9_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_7_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs1_m_threshold_6_U/BBJ_u96_cnvW1A1_tc9D_ram_U/ram_reg  | User Attribute | 2 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_15_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_14_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_7_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_6_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_5_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_4_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_3_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_2_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_1_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg    | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_13_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_12_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_11_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_10_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_9_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs2_m_threshold_8_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_15_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_14_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_7_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_6_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_5_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_4_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_3_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_2_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_1_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg    | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_13_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_12_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_11_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_10_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_9_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|BBJ_u96_cnvW1A1__GC0      | threshs3_m_threshold_8_U/BBJ_u96_cnvW1A1_tdFJ_ram_U/ram_reg  | User Attribute | 8 x 16               | RAM16X1S x 16                | 
|threshs0_m_threshold_8_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_9_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_10_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_11_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_12_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_13_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_U    | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_1_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_2_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_3_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_4_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_5_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_6_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_7_U  | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_14_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|threshs0_m_threshold_15_U | BBJ_u96_cnvW1A1_tcTB_ram_U/ram_reg                           | User Attribute | 4 x 24               | RAM16X1S x 24                | 
|ConvolutionInputGene_2_U0 | inputBuf_3_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|ConvolutionInputGene_2_U0 | inputBuf_2_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|ConvolutionInputGene_2_U0 | inputBuf_1_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
|ConvolutionInputGene_2_U0 | inputBuf_0_V_U/ConvolutionInputGbkb_ram_U/ram_reg            | Implied        | 32 x 24              | RAM32M16 x 2                 | 
+--------------------------+--------------------------------------------------------------+----------------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |DoCompute__GB0                |           1|     27167|
|2     |Matrix_Vector_Activa_1        |           1|      9274|
|3     |Matrix_Vector_Activa_4        |           1|      6578|
|4     |DoCompute__GB3                |           1|     10964|
|5     |DoCompute__GB5                |           1|      9958|
|6     |DoCompute__GB6                |           1|     14592|
|7     |BBJ_u96_cnvW1A1_GT0           |           1|     38978|
|8     |BBJ_u96_cnvW1A1_hostmem_m_axi |           1|      4870|
|9     |BBJ_u96_cnvW1A1_GT2           |           1|      2053|
|10    |fifo_w16_d2_A__2              |           1|       106|
|11    |fifo_w8_d2_A                  |           1|        66|
|12    |start_for_Streamibak          |           1|        71|
|13    |start_for_Streamibbk          |           1|        71|
|14    |start_for_Streamibck          |           1|        71|
|15    |start_for_Convolubdk          |           1|        71|
|16    |start_for_Streamibek          |           1|        70|
|17    |start_for_Streamibfk          |           1|        70|
|18    |start_for_Convolubgk          |           1|        70|
|19    |start_for_Streamibhl          |           1|        70|
|20    |start_for_Streamibil          |           1|        70|
|21    |start_for_Streamibjl          |           1|        71|
|22    |start_for_Streamibkl          |           1|        71|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa_4`
	Effective logic levels is 7, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa_4' done


INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa_1`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 1632

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/sf_8_fu_276_reg[17] to inst/grp_DoCompute_fu_466/Matrix_Vector_Activa_1_U0/sf_8_fu_276_reg[17]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 1632
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa_1' done


INFO: [Synth 8-5816] Retiming module `DoCompute__GB5`
	Effective logic levels on critical path before retiming is: 9
	Total number of crtical paths = 16864

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/i_10_4/ConvolutionInputGene_4_U0/inp_2_fu_110_reg[22] to inst/i_10_4/ConvolutionInputGene_4_U0/inp_2_fu_110_reg[22]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 9
	Total number of crtical paths = 16864
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `DoCompute__GB5' done


INFO: [Synth 8-5816] Retiming module `fifo_w16_d2_A__2`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_w16_d2_A__2' done


INFO: [Synth 8-5816] Retiming module `fifo_w8_d2_A`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `fifo_w8_d2_A' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibak`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibak' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibbk`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibbk' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibck`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibck' done


INFO: [Synth 8-5816] Retiming module `start_for_Convolubdk`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Convolubdk' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibek`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibek' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibfk`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibfk' done


INFO: [Synth 8-5816] Retiming module `start_for_Convolubgk`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Convolubgk' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibhl`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibhl' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibil`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibil' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibjl`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibjl' done


INFO: [Synth 8-5816] Retiming module `start_for_Streamibkl`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `start_for_Streamibkl' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_hostmem_m_axi`
	Effective logic levels is 6, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_hostmem_m_axi' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_GT2`
	Effective logic levels is 7, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_GT2' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0' done


INFO: [Synth 8-5816] Retiming module `DoCompute__GB0_tempName`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 2720

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/i_1/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/sf_9_fu_404_reg[17] to inst/i_1/grp_DoCompute_fu_466/Matrix_Vector_Activa_U0/sf_9_fu_404_reg[17]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 2720
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `DoCompute__GB0_tempName' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0' done


INFO: [Synth 8-5816] Retiming module `DoCompute__GB3_tempName`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 1100

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/i_10_2/grp_DoCompute_fu_466/StreamingDataWidthCo_8_U0/tmp_i_339_reg_215_reg[0] to inst/i_10_2/grp_DoCompute_fu_466/StreamingDataWidthCo_8_U0/tmp_i_339_reg_215_reg[0]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 1100
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `DoCompute__GB3_tempName' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0' done


INFO: [Synth 8-5816] Retiming module `DoCompute__GB6_tempName`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 1117

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/i_10_5/grp_DoCompute_fu_466/StreamingDataWidthCo_3_U0/tmp_8_i_reg_199_reg[0] to inst/i_10_5/grp_DoCompute_fu_466/StreamingDataWidthCo_3_U0/tmp_8_i_reg_199_reg[0]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 1117
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `DoCompute__GB6_tempName' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_GT0_tempName`
	Effective logic levels on critical path before retiming is: 9
	Total number of crtical paths = 560

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/i_8_0/grp_DoCompute_fu_466/Matrix_Vector_Activa_2_U0/sf_7_fu_1110_reg[1] to inst/i_8_0/grp_DoCompute_fu_466/Matrix_Vector_Activa_2_U0/sf_7_fu_1110_reg[1]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 9
	Total number of crtical paths = 560
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_GT0_tempName' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1' done


INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1_0' done


INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:01 ; elapsed = 00:12:43 . Memory (MB): peak = 2320.645 ; gain = 1437.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |DoCompute__GB0                |           1|     12664|
|2     |Matrix_Vector_Activa_1        |           1|      4340|
|3     |Matrix_Vector_Activa_4        |           1|      2765|
|4     |DoCompute__GB3                |           1|      6681|
|5     |DoCompute__GB5                |           1|      5875|
|6     |DoCompute__GB6                |           1|      8295|
|7     |BBJ_u96_cnvW1A1_GT0           |           1|     23299|
|8     |BBJ_u96_cnvW1A1_hostmem_m_axi |           1|      3406|
|9     |BBJ_u96_cnvW1A1_GT2           |           1|      1202|
|10    |fifo_w16_d2_A__2              |           1|        60|
|11    |fifo_w8_d2_A                  |           1|        36|
|12    |start_for_Streamibak          |           1|        21|
|13    |start_for_Streamibbk          |           1|        21|
|14    |start_for_Streamibck          |           1|        21|
|15    |start_for_Convolubdk          |           1|        21|
|16    |start_for_Streamibek          |           1|        21|
|17    |start_for_Streamibfk          |           1|        21|
|18    |start_for_Convolubgk          |           1|        21|
|19    |start_for_Streamibhl          |           1|        21|
|20    |start_for_Streamibil          |           1|        21|
|21    |start_for_Streamibjl          |           1|        21|
|22    |start_for_Streamibkl          |           1|        21|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1`
	Numbers of forward move = 2, and backward move = 0

	Retimed registers names:
		inst/BBJ_u96_cnvW1A1_control_s_axi_U/int_targetLayer_reg[23]_fret
		inst/BBJ_u96_cnvW1A1_control_s_axi_U/int_targetLayer_reg[29]_fret
 

INFO: [Synth 8-5816] Retiming module `BBJ_u96_cnvW1A1' done


---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:23 ; elapsed = 00:13:06 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:23 ; elapsed = 00:13:06 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:28 ; elapsed = 00:13:11 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:28 ; elapsed = 00:13:11 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:29 ; elapsed = 00:13:12 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:29 ; elapsed = 00:13:12 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]      | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[4]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[8]  | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[13] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[17] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[22] | 32     | 32         | 0      | 32      | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[37] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[10] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[15] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__23    | SRL_SIG_reg[19] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__24    | SRL_SIG_reg[24] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[24] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[24] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__27    | SRL_SIG_reg[28] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__28    | SRL_SIG_reg[28] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__29    | SRL_SIG_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__30    | SRL_SIG_reg[31] | 1      | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__31    | SRL_SIG_reg[34] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__32    | SRL_SIG_reg[34] | 1      | 1          | 0      | 2       | 1      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  1255|
|2     |DSP_ALU         |    24|
|3     |DSP_A_B_DATA    |    24|
|4     |DSP_C_DATA      |    24|
|5     |DSP_MULTIPLIER  |    24|
|6     |DSP_M_DATA      |    24|
|7     |DSP_OUTPUT      |    24|
|8     |DSP_PREADD      |    24|
|9     |DSP_PREADD_DATA |    24|
|10    |LUT1            |   359|
|11    |LUT2            |  3375|
|12    |LUT3            |  5505|
|13    |LUT4            |  6090|
|14    |LUT5            |  4377|
|15    |LUT6            |  8131|
|16    |RAM16X1S        |  1456|
|17    |RAM32M16        |     8|
|18    |RAM32X1S        |    48|
|19    |RAMB18E2        |    21|
|20    |RAMB18E2_2      |    64|
|21    |RAMB18E2_3      |     4|
|22    |RAMB18E2_4      |     7|
|23    |RAMB36E2        |    10|
|24    |RAMB36E2_1      |     6|
|25    |RAMB36E2_14     |     4|
|26    |RAMB36E2_15     |     4|
|27    |RAMB36E2_16     |     8|
|28    |RAMB36E2_17     |    44|
|29    |SRL16E          |   276|
|30    |SRLC32E         |    51|
|31    |FDRE            | 37269|
|32    |FDSE            |   380|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------------------------------------------------------+------+
|      |Instance                                 |Module                                                                          |Cells |
+------+-----------------------------------------+--------------------------------------------------------------------------------+------+
|1     |top                                      |                                                                                | 68944|
|2     |  inst                                   |BBJ_u96_cnvW1A1                                                                 | 68944|
|3     |    BBJ_u96_cnvW1A1_control_s_axi_U      |BBJ_u96_cnvW1A1_control_s_axi                                                   |  3167|
|4     |    BBJ_u96_cnvW1A1_hostmem_m_axi_U      |BBJ_u96_cnvW1A1_hostmem_m_axi                                                   |  3340|
|5     |      bus_read                           |BBJ_u96_cnvW1A1_hostmem_m_axi_read                                              |  1740|
|6     |        buff_rdata                       |BBJ_u96_cnvW1A1_hostmem_m_axi_buffer__parameterized0                            |   274|
|7     |        fifo_rctl                        |BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized1_459                          |    32|
|8     |        fifo_rreq                        |BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized0_460                          |   314|
|9     |        rs_rdata                         |BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice__parameterized0                         |   206|
|10    |        rs_rreq                          |BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice_461                                     |   206|
|11    |      bus_write                          |BBJ_u96_cnvW1A1_hostmem_m_axi_write                                             |  1576|
|12    |        buff_wdata                       |BBJ_u96_cnvW1A1_hostmem_m_axi_buffer                                            |   295|
|13    |        \bus_equal_gen.fifo_burst        |BBJ_u96_cnvW1A1_hostmem_m_axi_fifo                                              |    35|
|14    |        fifo_resp                        |BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized1                              |    37|
|15    |        fifo_resp_to_user                |BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized2                              |    16|
|16    |        fifo_wreq                        |BBJ_u96_cnvW1A1_hostmem_m_axi_fifo__parameterized0                              |   312|
|17    |        rs_wreq                          |BBJ_u96_cnvW1A1_hostmem_m_axi_reg_slice                                         |   141|
|18    |      wreq_throttl                       |BBJ_u96_cnvW1A1_hostmem_m_axi_throttl                                           |    24|
|19    |    grp_DoCompute_fu_466                 |DoCompute                                                                       | 57984|
|20    |      ConvolutionInputGene_1_U0          |ConvolutionInputGene_1                                                          |   931|
|21    |        BBJ_u96_cnvW1A1_mpcA_U193        |BBJ_u96_cnvW1A1_mpcA_456                                                        |    32|
|22    |        BBJ_u96_cnvW1A1_mxdS_U192        |BBJ_u96_cnvW1A1_mxdS_457                                                        |    33|
|23    |          BBJ_u96_cnvW1A1_mxdS_MulnS_5_U |BBJ_u96_cnvW1A1_mxdS_MulnS_5_458                                                |    33|
|24    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__2   |     8|
|25    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__3   |     8|
|26    |      ConvolutionInputGene_2_U0          |ConvolutionInputGene_2                                                          |   948|
|27    |        inputBuf_0_V_U                   |ConvolutionInputGbkb                                                            |    64|
|28    |          ConvolutionInputGbkb_ram_U     |ConvolutionInputGbkb_ram_455                                                    |    64|
|29    |        inputBuf_1_V_U                   |ConvolutionInputGbkb_450                                                        |    27|
|30    |          ConvolutionInputGbkb_ram_U     |ConvolutionInputGbkb_ram_454                                                    |    27|
|31    |        inputBuf_2_V_U                   |ConvolutionInputGbkb_451                                                        |    27|
|32    |          ConvolutionInputGbkb_ram_U     |ConvolutionInputGbkb_ram_453                                                    |    27|
|33    |        inputBuf_3_V_U                   |ConvolutionInputGbkb_452                                                        |    28|
|34    |          ConvolutionInputGbkb_ram_U     |ConvolutionInputGbkb_ram                                                        |    28|
|35    |      ConvolutionInputGene_3_U0          |ConvolutionInputGene_3                                                          |   901|
|36    |        BBJ_u96_cnvW1A1_mpcA_U339        |BBJ_u96_cnvW1A1_mpcA_449                                                        |    32|
|37    |      ConvolutionInputGene_4_U0          |ConvolutionInputGene_4                                                          |   856|
|38    |        BBJ_u96_cnvW1A1_mpcA_U311        |BBJ_u96_cnvW1A1_mpcA_448                                                        |    32|
|39    |      ConvolutionInputGene_5_U0          |ConvolutionInputGene_5                                                          |   954|
|40    |        BBJ_u96_cnvW1A1_mpcA_U247        |BBJ_u96_cnvW1A1_mpcA_447                                                        |    32|
|41    |        BBJ_u96_cnvW1A1_mxdS_U246        |BBJ_u96_cnvW1A1_mxdS                                                            |    33|
|42    |          BBJ_u96_cnvW1A1_mxdS_MulnS_5_U |BBJ_u96_cnvW1A1_mxdS_MulnS_5                                                    |    33|
|43    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel      |     8|
|44    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__1   |     8|
|45    |      ConvolutionInputGene_U0            |ConvolutionInputGene                                                            |   965|
|46    |        BBJ_u96_cnvW1A1_mocq_U93         |BBJ_u96_cnvW1A1_mocq                                                            |    33|
|47    |          BBJ_u96_cnvW1A1_mocq_MulnS_3_U |BBJ_u96_cnvW1A1_mocq_MulnS_3                                                    |    33|
|48    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__8   |     8|
|49    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__9   |     8|
|50    |        BBJ_u96_cnvW1A1_mpcA_U94         |BBJ_u96_cnvW1A1_mpcA                                                            |    32|
|51    |      DoCompute_Block_pro_1_U0           |DoCompute_Block_pro_1                                                           |    86|
|52    |        BBJ_u96_cnvW1A1_mCeG_U253        |BBJ_u96_cnvW1A1_mCeG_445                                                        |    33|
|53    |          BBJ_u96_cnvW1A1_mCeG_MulnS_6_U |BBJ_u96_cnvW1A1_mCeG_MulnS_6_446                                                |    33|
|54    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__14  |     8|
|55    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__15  |     8|
|56    |      DoCompute_Block_pro_2_U0           |DoCompute_Block_pro_2                                                           |    57|
|57    |      DoCompute_Block_pro_3_U0           |DoCompute_Block_pro_3                                                           |    89|
|58    |        BBJ_u96_cnvW1A1_mg8j_U102        |BBJ_u96_cnvW1A1_mg8j_443                                                        |    33|
|59    |          BBJ_u96_cnvW1A1_mg8j_MulnS_0_U |BBJ_u96_cnvW1A1_mg8j_MulnS_0_444                                                |    33|
|60    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__16  |     8|
|61    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__17  |     8|
|62    |      DoCompute_Block_pro_4_U0           |DoCompute_Block_pro_4                                                           |    89|
|63    |        BBJ_u96_cnvW1A1_mg8j_U40         |BBJ_u96_cnvW1A1_mg8j_441                                                        |    33|
|64    |          BBJ_u96_cnvW1A1_mg8j_MulnS_0_U |BBJ_u96_cnvW1A1_mg8j_MulnS_0_442                                                |    33|
|65    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__18  |     8|
|66    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__19  |     8|
|67    |      DoCompute_Block_pro_U0             |DoCompute_Block_pro                                                             |    57|
|68    |      DoCompute_entry34112_U0            |DoCompute_entry34112                                                            |    13|
|69    |      Matrix_Vector_Activa_1_U0          |Matrix_Vector_Activa_1                                                          |  4080|
|70    |        BBJ_u96_cnvW1A1_mqcK_U202        |BBJ_u96_cnvW1A1_mqcK_440                                                        |   160|
|71    |      Matrix_Vector_Activa_2_U0          |Matrix_Vector_Activa_2                                                          |  1336|
|72    |      Matrix_Vector_Activa_3_U0          |Matrix_Vector_Activa_3                                                          |  1162|
|73    |      Matrix_Vector_Activa_4_U0          |Matrix_Vector_Activa_4                                                          |  2731|
|74    |        BBJ_u96_cnvW1A1_mhbi_U44         |BBJ_u96_cnvW1A1_mhbi                                                            |    72|
|75    |      Matrix_Vector_Activa_5_U0          |Matrix_Vector_Activa_5                                                          |   770|
|76    |      Matrix_Vector_Activa_6_U0          |Matrix_Vector_Activa_6                                                          |  3750|
|77    |      Matrix_Vector_Activa_7_U0          |Matrix_Vector_Activa_7                                                          |  2643|
|78    |      Matrix_Vector_Activa_8_U0          |Matrix_Vector_Activa_8                                                          |  4815|
|79    |        BBJ_u96_cnvW1A1_mDeQ_U257        |BBJ_u96_cnvW1A1_mDeQ                                                            |   384|
|80    |      Matrix_Vector_Activa_U0            |Matrix_Vector_Activa                                                            |  7024|
|81    |        BBJ_u96_cnvW1A1_mqcK_U105        |BBJ_u96_cnvW1A1_mqcK                                                            |   160|
|82    |      Mem2Stream_Batch_U0                |Mem2Stream_Batch                                                                |   762|
|83    |        grp_Mem2Stream_1_fu_82           |Mem2Stream_1                                                                    |   306|
|84    |        grp_Mem2Stream_fu_72             |Mem2Stream                                                                      |   231|
|85    |      Stream2Mem_Batch_U0                |Stream2Mem_Batch                                                                |   786|
|86    |        grp_Stream2Mem_1_fu_66           |Stream2Mem_1                                                                    |   360|
|87    |        grp_Stream2Mem_fu_56             |Stream2Mem                                                                      |   227|
|88    |      StreamingDataWidthCo_10_U0         |StreamingDataWidthCo_10                                                         |   218|
|89    |      StreamingDataWidthCo_11_U0         |StreamingDataWidthCo_11                                                         |   409|
|90    |      StreamingDataWidthCo_12_U0         |StreamingDataWidthCo_12                                                         |   764|
|91    |      StreamingDataWidthCo_13_U0         |StreamingDataWidthCo_13                                                         |   266|
|92    |        BBJ_u96_cnvW1A1_mibs_U81         |BBJ_u96_cnvW1A1_mibs                                                            |    34|
|93    |          BBJ_u96_cnvW1A1_mibs_MulnS_1_U |BBJ_u96_cnvW1A1_mibs_MulnS_1                                                    |    34|
|94    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__12  |     8|
|95    |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__13  |     8|
|96    |      StreamingDataWidthCo_14_U0         |StreamingDataWidthCo_14                                                         |   330|
|97    |        BBJ_u96_cnvW1A1_mg8j_U294        |BBJ_u96_cnvW1A1_mg8j                                                            |    34|
|98    |          BBJ_u96_cnvW1A1_mg8j_MulnS_0_U |BBJ_u96_cnvW1A1_mg8j_MulnS_0                                                    |    34|
|99    |            buff1_reg                    |\BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg_funnel      |     8|
|100   |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mg8j_U294/BBJ_u96_cnvW1A1_mg8j_MulnS_0_U/buff1_reg_funnel__1   |     8|
|101   |      StreamingDataWidthCo_15_U0         |StreamingDataWidthCo_15                                                         |   293|
|102   |      StreamingDataWidthCo_16_U0         |StreamingDataWidthCo_16                                                         |   651|
|103   |        BBJ_u96_cnvW1A1_mCeG_U306        |BBJ_u96_cnvW1A1_mCeG                                                            |    34|
|104   |          BBJ_u96_cnvW1A1_mCeG_MulnS_6_U |BBJ_u96_cnvW1A1_mCeG_MulnS_6                                                    |    34|
|105   |            buff1_reg                    |\BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg_funnel      |     8|
|106   |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mCeG_U306/BBJ_u96_cnvW1A1_mCeG_MulnS_6_U/buff1_reg_funnel__1   |     8|
|107   |      StreamingDataWidthCo_17_U0         |StreamingDataWidthCo_17                                                         |   587|
|108   |      StreamingDataWidthCo_1_U0          |StreamingDataWidthCo_1                                                          |   493|
|109   |        BBJ_u96_cnvW1A1_mjbC_U87         |BBJ_u96_cnvW1A1_mjbC_438                                                        |    34|
|110   |          BBJ_u96_cnvW1A1_mjbC_MulnS_2_U |BBJ_u96_cnvW1A1_mjbC_MulnS_2_439                                                |    34|
|111   |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__10  |     8|
|112   |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__11  |     8|
|113   |      StreamingDataWidthCo_2_U0          |StreamingDataWidthCo_2                                                          |   492|
|114   |        BBJ_u96_cnvW1A1_msc4_U186        |BBJ_u96_cnvW1A1_msc4                                                            |    34|
|115   |          BBJ_u96_cnvW1A1_msc4_MulnS_4_U |BBJ_u96_cnvW1A1_msc4_MulnS_4                                                    |    34|
|116   |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__4   |     8|
|117   |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__5   |     8|
|118   |      StreamingDataWidthCo_3_U0          |StreamingDataWidthCo_3                                                          |   424|
|119   |      StreamingDataWidthCo_4_U0          |StreamingDataWidthCo_4                                                          |   281|
|120   |      StreamingDataWidthCo_5_U0          |StreamingDataWidthCo_5                                                          |   434|
|121   |      StreamingDataWidthCo_6_U0          |StreamingDataWidthCo_6                                                          |   250|
|122   |        BBJ_u96_cnvW1A1_mjbC_U174        |BBJ_u96_cnvW1A1_mjbC                                                            |    34|
|123   |          BBJ_u96_cnvW1A1_mjbC_MulnS_2_U |BBJ_u96_cnvW1A1_mjbC_MulnS_2                                                    |    34|
|124   |            buff1_reg                    |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__6   |     8|
|125   |            buff2_reg__0                 |\BBJ_u96_cnvW1A1_mxdS_U246/BBJ_u96_cnvW1A1_mxdS_MulnS_5_U/buff1_reg_funnel__7   |     8|
|126   |      StreamingDataWidthCo_7_U0          |StreamingDataWidthCo_7                                                          |  1028|
|127   |      StreamingDataWidthCo_8_U0          |StreamingDataWidthCo_8                                                          |   982|
|128   |      StreamingDataWidthCo_9_U0          |StreamingDataWidthCo_9                                                          |   218|
|129   |      StreamingDataWidthCo_U0            |StreamingDataWidthCo                                                            |   477|
|130   |      StreamingMaxPool_Bat_1_U0          |StreamingMaxPool_Bat_1                                                          |   510|
|131   |        grp_StreamingMaxPool_1_fu_53     |StreamingMaxPool_1                                                              |   385|
|132   |          buf_V_U                        |StreamingMaxPool_Ee0                                                            |   149|
|133   |            StreamingMaxPool_Ee0_ram_U   |StreamingMaxPool_Ee0_ram                                                        |   149|
|134   |      StreamingMaxPool_Bat_U0            |StreamingMaxPool_Bat                                                            |   407|
|135   |        grp_StreamingMaxPool_fu_53       |StreamingMaxPool                                                                |   284|
|136   |          buf_V_U                        |StreamingMaxPool_rcU                                                            |    88|
|137   |            StreamingMaxPool_rcU_ram_U   |StreamingMaxPool_rcU_ram                                                        |    88|
|138   |      convInp_V_V_1_U                    |fifo_w32_d2_A                                                                   |   104|
|139   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_437                                                      |    96|
|140   |      convInp_V_V_2_U                    |fifo_w32_d2_A_326                                                               |   104|
|141   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_436                                                      |    96|
|142   |      convInp_V_V_3_U                    |fifo_w32_d2_A_327                                                               |   105|
|143   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_435                                                      |    96|
|144   |      convInp_V_V_4_U                    |fifo_w32_d2_A_328                                                               |   104|
|145   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_434                                                      |    96|
|146   |      convInp_V_V_5_U                    |fifo_w32_d2_A_329                                                               |   104|
|147   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_433                                                      |    96|
|148   |      convInp_V_V_U                      |fifo_w24_d2_A                                                                   |    81|
|149   |        U_fifo_w24_d2_A_ram              |fifo_w24_d2_A_shiftReg                                                          |    72|
|150   |      in_V_offset_c_U                    |fifo_w61_d2_A                                                                   |   197|
|151   |        U_fifo_w61_d2_A_ram              |fifo_w61_d2_A_shiftReg                                                          |   184|
|152   |      inter0_1_V_V_U                     |fifo_w192_d2_A                                                                  |   584|
|153   |        U_fifo_w192_d2_A_ram             |fifo_w192_d2_A_shiftReg                                                         |   576|
|154   |      inter0_2_V_V_U                     |fifo_w24_d128_A                                                                 |   128|
|155   |      inter0_V_V_U                       |fifo_w64_d2_A                                                                   |   202|
|156   |        U_fifo_w64_d2_A_ram              |fifo_w64_d2_A_shiftReg_432                                                      |   192|
|157   |      inter10_V_V_U                      |fifo_w64_d3_A                                                                   |   268|
|158   |        U_fifo_w64_d3_A_ram              |fifo_w64_d3_A_shiftReg                                                          |   256|
|159   |      inter1_V_V_U                       |fifo_w64_d128_A                                                                 |   247|
|160   |      inter2_V_V_U                       |fifo_w64_d2_A_330                                                               |   200|
|161   |        U_fifo_w64_d2_A_ram              |fifo_w64_d2_A_shiftReg_431                                                      |   192|
|162   |      inter3_V_V_U                       |fifo_w64_d128_A_331                                                             |   247|
|163   |      inter4_V_V_U                       |fifo_w128_d128_A                                                                |   569|
|164   |      inter5_V_V_U                       |fifo_w128_d2_A                                                                  |   393|
|165   |        U_fifo_w128_d2_A_ram             |fifo_w128_d2_A_shiftReg                                                         |   384|
|166   |      inter6_V_V_U                       |fifo_w128_d81_A                                                                 |   579|
|167   |      inter7_V_V_U                       |fifo_w256_d1_A                                                                  |   520|
|168   |        U_fifo_w256_d1_A_ram             |fifo_w256_d1_A_shiftReg_430                                                     |   512|
|169   |      inter8_V_V_U                       |fifo_w256_d1_A_332                                                              |   520|
|170   |        U_fifo_w256_d1_A_ram             |fifo_w256_d1_A_shiftReg                                                         |   512|
|171   |      inter9_V_V_U                       |fifo_w64_d128_A_333                                                             |   247|
|172   |      memOutStrm_V_V_U                   |fifo_w64_d2_A_334                                                               |   202|
|173   |        U_fifo_w64_d2_A_ram              |fifo_w64_d2_A_shiftReg                                                          |   192|
|174   |      mvOut_m_buffer_V_V_1_U             |fifo_w32_d2_A_335                                                               |   105|
|175   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_429                                                      |    97|
|176   |      mvOut_m_buffer_V_V_2_U             |fifo_w16_d2_A                                                                   |    57|
|177   |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_428                                                      |    49|
|178   |      mvOut_m_buffer_V_V_3_U             |fifo_w16_d2_A_336                                                               |    60|
|179   |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_427                                                      |    32|
|180   |      mvOut_m_buffer_V_V_4_U             |fifo_w4_d2_A                                                                    |    22|
|181   |        U_fifo_w4_d2_A_ram               |fifo_w4_d2_A_shiftReg_426                                                       |    13|
|182   |      mvOut_m_buffer_V_V_5_U             |fifo_w1_d2_A                                                                    |    13|
|183   |        U_fifo_w1_d2_A_ram               |fifo_w1_d2_A_shiftReg_425                                                       |     4|
|184   |      mvOut_m_buffer_V_V_U               |fifo_w16_d2_A_337                                                               |    57|
|185   |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg                                                          |    49|
|186   |      numReps_c100_U                     |fifo_w32_d2_A_338                                                               |   105|
|187   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_424                                                      |    96|
|188   |      numReps_c101_U                     |fifo_w32_d2_A_339                                                               |   140|
|189   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_423                                                      |   129|
|190   |      numReps_c102_U                     |fifo_w32_d3_A                                                                   |   143|
|191   |        U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg_422                                                      |   129|
|192   |      numReps_c103_U                     |fifo_w32_d2_A_340                                                               |   108|
|193   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_421                                                      |    96|
|194   |      numReps_c104_U                     |fifo_w32_d2_A_341                                                               |   108|
|195   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_420                                                      |    96|
|196   |      numReps_c105_U                     |fifo_w32_d3_A_342                                                               |   143|
|197   |        U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg_419                                                      |   129|
|198   |      numReps_c106_U                     |fifo_w32_d2_A_343                                                               |   107|
|199   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_418                                                      |    96|
|200   |      numReps_c107_U                     |fifo_w32_d2_A_344                                                               |   108|
|201   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_417                                                      |    96|
|202   |      numReps_c108_U                     |fifo_w32_d2_A_345                                                               |   108|
|203   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_416                                                      |    96|
|204   |      numReps_c109_U                     |fifo_w32_d3_A_346                                                               |   144|
|205   |        U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg_415                                                      |   130|
|206   |      numReps_c110_U                     |fifo_w32_d2_A_347                                                               |   107|
|207   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_414                                                      |    97|
|208   |      numReps_c111_U                     |fifo_w32_d2_A_348                                                               |   108|
|209   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_413                                                      |    96|
|210   |      numReps_c112_U                     |fifo_w32_d3_A_349                                                               |   143|
|211   |        U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg_412                                                      |   129|
|212   |      numReps_c113_U                     |fifo_w32_d2_A_350                                                               |   107|
|213   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_411                                                      |    97|
|214   |      numReps_c114_U                     |fifo_w32_d2_A_351                                                               |   107|
|215   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_410                                                      |    97|
|216   |      numReps_c115_U                     |fifo_w32_d2_A_352                                                               |   148|
|217   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_409                                                      |   137|
|218   |      numReps_c116_U                     |fifo_w32_d3_A_353                                                               |   144|
|219   |        U_fifo_w32_d3_A_ram              |fifo_w32_d3_A_shiftReg                                                          |   130|
|220   |      numReps_c117_U                     |fifo_w32_d2_A_354                                                               |   134|
|221   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_408                                                      |   124|
|222   |      numReps_c118_U                     |fifo_w32_d2_A_355                                                               |   112|
|223   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_407                                                      |   101|
|224   |      numReps_c119_U                     |fifo_w32_d2_A_356                                                               |   126|
|225   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_406                                                      |   116|
|226   |      numReps_c120_U                     |fifo_w32_d2_A_357                                                               |   106|
|227   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_405                                                      |    96|
|228   |      numReps_c121_U                     |fifo_w32_d2_A_358                                                               |   106|
|229   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_404                                                      |    96|
|230   |      numReps_c122_U                     |fifo_w32_d2_A_359                                                               |   107|
|231   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_403                                                      |    97|
|232   |      numReps_c123_U                     |fifo_w32_d2_A_360                                                               |   107|
|233   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_402                                                      |    97|
|234   |      numReps_c124_U                     |fifo_w32_d2_A_361                                                               |   108|
|235   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_401                                                      |    96|
|236   |      numReps_c125_U                     |fifo_w32_d2_A_362                                                               |   107|
|237   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_400                                                      |    97|
|238   |      numReps_c126_U                     |fifo_w32_d2_A_363                                                               |   107|
|239   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_399                                                      |    97|
|240   |      numReps_c127_U                     |fifo_w32_d2_A_364                                                               |   108|
|241   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_398                                                      |    96|
|242   |      numReps_c128_U                     |fifo_w32_d2_A_365                                                               |   107|
|243   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_397                                                      |    97|
|244   |      numReps_c129_U                     |fifo_w32_d2_A_366                                                               |   107|
|245   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_396                                                      |    97|
|246   |      numReps_c94_U                      |fifo_w32_d2_A_367                                                               |   109|
|247   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_395                                                      |    97|
|248   |      numReps_c95_U                      |fifo_w32_d2_A_368                                                               |   108|
|249   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_394                                                      |    97|
|250   |      numReps_c96_U                      |fifo_w32_d2_A_369                                                               |    90|
|251   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_393                                                      |    79|
|252   |      numReps_c97_U                      |fifo_w32_d2_A_370                                                               |   109|
|253   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_392                                                      |    97|
|254   |      numReps_c98_U                      |fifo_w32_d2_A_371                                                               |    90|
|255   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_391                                                      |    79|
|256   |      numReps_c99_U                      |fifo_w32_d2_A_372                                                               |   136|
|257   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_390                                                      |   126|
|258   |      numReps_c_U                        |fifo_w32_d2_A_373                                                               |   105|
|259   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_389                                                      |    96|
|260   |      out_V_offset_c_U                   |fifo_w61_d38_A                                                                  |   243|
|261   |      start_for_Convolu2iS_U             |start_for_Convolu2iS                                                            |    17|
|262   |      start_for_Convolu6jw_U             |start_for_Convolu6jw                                                            |    19|
|263   |      start_for_Convolu9j0_U             |start_for_Convolu9j0                                                            |    19|
|264   |      start_for_ConvoluZio_U             |start_for_ConvoluZio                                                            |    14|
|265   |      start_for_Convolubdk_U             |start_for_Convolubdk                                                            |    22|
|266   |      start_for_Convolubgk_U             |start_for_Convolubgk                                                            |    22|
|267   |      start_for_DoCompuRg6_U             |start_for_DoCompuRg6                                                            |    12|
|268   |      start_for_DoCompuShg_U             |start_for_DoCompuShg                                                            |    12|
|269   |      start_for_DoCompuThq_U             |start_for_DoCompuThq                                                            |    11|
|270   |      start_for_DoCompuUhA_U             |start_for_DoCompuUhA                                                            |    13|
|271   |      start_for_DoCompuVhK_U             |start_for_DoCompuVhK                                                            |    11|
|272   |      start_for_Stream2WhU_U             |start_for_Stream2WhU                                                            |    25|
|273   |      start_for_Streami0iy_U             |start_for_Streami0iy                                                            |    17|
|274   |      start_for_Streami1iI_U             |start_for_Streami1iI                                                            |    19|
|275   |      start_for_Streami3i2_U             |start_for_Streami3i2                                                            |    19|
|276   |      start_for_Streami4jc_U             |start_for_Streami4jc                                                            |    21|
|277   |      start_for_Streami5jm_U             |start_for_Streami5jm                                                            |    19|
|278   |      start_for_Streami7jG_U             |start_for_Streami7jG                                                            |    19|
|279   |      start_for_Streami8jQ_U             |start_for_Streami8jQ                                                            |    19|
|280   |      start_for_StreamiXh4_U             |start_for_StreamiXh4                                                            |    15|
|281   |      start_for_StreamiYie_U             |start_for_StreamiYie                                                            |    15|
|282   |      start_for_Streamibak_U             |start_for_Streamibak                                                            |    23|
|283   |      start_for_Streamibbk_U             |start_for_Streamibbk                                                            |    24|
|284   |      start_for_Streamibck_U             |start_for_Streamibck                                                            |    23|
|285   |      start_for_Streamibek_U             |start_for_Streamibek                                                            |    23|
|286   |      start_for_Streamibfk_U             |start_for_Streamibfk                                                            |    21|
|287   |      start_for_Streamibhl_U             |start_for_Streamibhl                                                            |    23|
|288   |      start_for_Streamibil_U             |start_for_Streamibil                                                            |    21|
|289   |      start_for_Streamibjl_U             |start_for_Streamibjl                                                            |    23|
|290   |      start_for_Streamibkl_U             |start_for_Streamibkl                                                            |    22|
|291   |      start_for_Streamibll_U             |start_for_Streamibll                                                            |    27|
|292   |      start_for_Streamibml_U             |start_for_Streamibml                                                            |    26|
|293   |      tmp_69_loc_c_U                     |fifo_w32_d14_A                                                                  |    72|
|294   |        U_fifo_w32_d14_A_ram             |fifo_w32_d14_A_shiftReg                                                         |    54|
|295   |      tmp_70_loc_c_U                     |fifo_w32_d18_A                                                                  |    54|
|296   |        U_fifo_w32_d18_A_ram             |fifo_w32_d18_A_shiftReg                                                         |    33|
|297   |      tmp_71_loc_c_U                     |fifo_w32_d23_A                                                                  |    51|
|298   |        U_fifo_w32_d23_A_ram             |fifo_w32_d23_A_shiftReg                                                         |    30|
|299   |      tmp_loc_c_2764_U                   |fifo_w32_d5_A                                                                   |    81|
|300   |        U_fifo_w32_d5_A_ram              |fifo_w32_d5_A_shiftReg                                                          |    65|
|301   |      tmp_loc_c_U                        |fifo_w32_d9_A                                                                   |    53|
|302   |        U_fifo_w32_d9_A_ram              |fifo_w32_d9_A_shiftReg                                                          |    35|
|303   |      wa_in_m_target_V_V_1_U             |fifo_w32_d2_A_374                                                               |   104|
|304   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_388                                                      |    96|
|305   |      wa_in_m_target_V_V_2_U             |fifo_w32_d2_A_375                                                               |   104|
|306   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_387                                                      |    96|
|307   |      wa_in_m_target_V_V_3_U             |fifo_w32_d2_A_376                                                               |   104|
|308   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_386                                                      |    96|
|309   |      wa_in_m_target_V_V_4_U             |fifo_w32_d2_A_377                                                               |   105|
|310   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_385                                                      |    97|
|311   |      wa_in_m_target_V_V_5_U             |fifo_w4_d2_A_378                                                                |    22|
|312   |        U_fifo_w4_d2_A_ram               |fifo_w4_d2_A_shiftReg                                                           |    13|
|313   |      wa_in_m_target_V_V_6_U             |fifo_w8_d2_A                                                                    |    36|
|314   |        U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg                                                           |    16|
|315   |      wa_in_m_target_V_V_7_U             |fifo_w1_d2_A_379                                                                |    20|
|316   |        U_fifo_w1_d2_A_ram               |fifo_w1_d2_A_shiftReg_384                                                       |    11|
|317   |      wa_in_m_target_V_V_U               |fifo_w32_d2_A_380                                                               |   104|
|318   |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg                                                          |    96|
|319   |      wa_out_m_buffer_V_V_1_U            |fifo_w1_d2_A_381                                                                |    13|
|320   |        U_fifo_w1_d2_A_ram               |fifo_w1_d2_A_shiftReg_383                                                       |     4|
|321   |      wa_out_m_buffer_V_V_U              |fifo_w1_d2_A_382                                                                |    13|
|322   |        U_fifo_w1_d2_A_ram               |fifo_w1_d2_A_shiftReg                                                           |     4|
|323   |    threshs0_m_threshold_10_U            |BBJ_u96_cnvW1A1_tcTB                                                            |    49|
|324   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_325                                                    |    49|
|325   |    threshs0_m_threshold_11_U            |BBJ_u96_cnvW1A1_tcTB_0                                                          |    49|
|326   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_324                                                    |    49|
|327   |    threshs0_m_threshold_12_U            |BBJ_u96_cnvW1A1_tcTB_1                                                          |    49|
|328   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_323                                                    |    49|
|329   |    threshs0_m_threshold_13_U            |BBJ_u96_cnvW1A1_tcTB_2                                                          |    49|
|330   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_322                                                    |    49|
|331   |    threshs0_m_threshold_14_U            |BBJ_u96_cnvW1A1_tcTB_3                                                          |    49|
|332   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_321                                                    |    49|
|333   |    threshs0_m_threshold_15_U            |BBJ_u96_cnvW1A1_tcTB_4                                                          |    49|
|334   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_320                                                    |    49|
|335   |    threshs0_m_threshold_1_U             |BBJ_u96_cnvW1A1_tcTB_5                                                          |    49|
|336   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_319                                                    |    49|
|337   |    threshs0_m_threshold_2_U             |BBJ_u96_cnvW1A1_tcTB_6                                                          |    49|
|338   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_318                                                    |    49|
|339   |    threshs0_m_threshold_3_U             |BBJ_u96_cnvW1A1_tcTB_7                                                          |    49|
|340   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_317                                                    |    49|
|341   |    threshs0_m_threshold_4_U             |BBJ_u96_cnvW1A1_tcTB_8                                                          |    49|
|342   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_316                                                    |    49|
|343   |    threshs0_m_threshold_5_U             |BBJ_u96_cnvW1A1_tcTB_9                                                          |    49|
|344   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_315                                                    |    49|
|345   |    threshs0_m_threshold_6_U             |BBJ_u96_cnvW1A1_tcTB_10                                                         |    49|
|346   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_314                                                    |    49|
|347   |    threshs0_m_threshold_7_U             |BBJ_u96_cnvW1A1_tcTB_11                                                         |    49|
|348   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_313                                                    |    49|
|349   |    threshs0_m_threshold_8_U             |BBJ_u96_cnvW1A1_tcTB_12                                                         |    49|
|350   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_312                                                    |    49|
|351   |    threshs0_m_threshold_9_U             |BBJ_u96_cnvW1A1_tcTB_13                                                         |    49|
|352   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram_311                                                    |    49|
|353   |    threshs0_m_threshold_U               |BBJ_u96_cnvW1A1_tcTB_14                                                         |    49|
|354   |      BBJ_u96_cnvW1A1_tcTB_ram_U         |BBJ_u96_cnvW1A1_tcTB_ram                                                        |    49|
|355   |    threshs1_m_threshold_10_U            |BBJ_u96_cnvW1A1_tc9D                                                            |    32|
|356   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_310                                                    |    32|
|357   |    threshs1_m_threshold_11_U            |BBJ_u96_cnvW1A1_tc9D_15                                                         |    32|
|358   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_309                                                    |    32|
|359   |    threshs1_m_threshold_12_U            |BBJ_u96_cnvW1A1_tc9D_16                                                         |    32|
|360   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_308                                                    |    32|
|361   |    threshs1_m_threshold_13_U            |BBJ_u96_cnvW1A1_tc9D_17                                                         |    32|
|362   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_307                                                    |    32|
|363   |    threshs1_m_threshold_14_U            |BBJ_u96_cnvW1A1_tc9D_18                                                         |    32|
|364   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_306                                                    |    32|
|365   |    threshs1_m_threshold_15_U            |BBJ_u96_cnvW1A1_tc9D_19                                                         |    32|
|366   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_305                                                    |    32|
|367   |    threshs1_m_threshold_16_U            |BBJ_u96_cnvW1A1_tc9D_20                                                         |    32|
|368   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_304                                                    |    32|
|369   |    threshs1_m_threshold_17_U            |BBJ_u96_cnvW1A1_tc9D_21                                                         |    32|
|370   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_303                                                    |    32|
|371   |    threshs1_m_threshold_18_U            |BBJ_u96_cnvW1A1_tc9D_22                                                         |    32|
|372   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_302                                                    |    32|
|373   |    threshs1_m_threshold_19_U            |BBJ_u96_cnvW1A1_tc9D_23                                                         |    32|
|374   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_301                                                    |    32|
|375   |    threshs1_m_threshold_1_U             |BBJ_u96_cnvW1A1_tc9D_24                                                         |    32|
|376   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_300                                                    |    32|
|377   |    threshs1_m_threshold_20_U            |BBJ_u96_cnvW1A1_tc9D_25                                                         |    32|
|378   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_299                                                    |    32|
|379   |    threshs1_m_threshold_21_U            |BBJ_u96_cnvW1A1_tc9D_26                                                         |    32|
|380   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_298                                                    |    32|
|381   |    threshs1_m_threshold_22_U            |BBJ_u96_cnvW1A1_tc9D_27                                                         |    32|
|382   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_297                                                    |    32|
|383   |    threshs1_m_threshold_23_U            |BBJ_u96_cnvW1A1_tc9D_28                                                         |    32|
|384   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_296                                                    |    32|
|385   |    threshs1_m_threshold_24_U            |BBJ_u96_cnvW1A1_tc9D_29                                                         |    32|
|386   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_295                                                    |    32|
|387   |    threshs1_m_threshold_25_U            |BBJ_u96_cnvW1A1_tc9D_30                                                         |    32|
|388   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_294                                                    |    32|
|389   |    threshs1_m_threshold_26_U            |BBJ_u96_cnvW1A1_tc9D_31                                                         |    32|
|390   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_293                                                    |    32|
|391   |    threshs1_m_threshold_27_U            |BBJ_u96_cnvW1A1_tc9D_32                                                         |    32|
|392   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_292                                                    |    32|
|393   |    threshs1_m_threshold_28_U            |BBJ_u96_cnvW1A1_tc9D_33                                                         |    32|
|394   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_291                                                    |    32|
|395   |    threshs1_m_threshold_29_U            |BBJ_u96_cnvW1A1_tc9D_34                                                         |    32|
|396   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_290                                                    |    32|
|397   |    threshs1_m_threshold_2_U             |BBJ_u96_cnvW1A1_tc9D_35                                                         |    32|
|398   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_289                                                    |    32|
|399   |    threshs1_m_threshold_30_U            |BBJ_u96_cnvW1A1_tc9D_36                                                         |    32|
|400   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_288                                                    |    32|
|401   |    threshs1_m_threshold_31_U            |BBJ_u96_cnvW1A1_tc9D_37                                                         |    32|
|402   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_287                                                    |    32|
|403   |    threshs1_m_threshold_3_U             |BBJ_u96_cnvW1A1_tc9D_38                                                         |    32|
|404   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_286                                                    |    32|
|405   |    threshs1_m_threshold_4_U             |BBJ_u96_cnvW1A1_tc9D_39                                                         |    32|
|406   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_285                                                    |    32|
|407   |    threshs1_m_threshold_5_U             |BBJ_u96_cnvW1A1_tc9D_40                                                         |    32|
|408   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_284                                                    |    32|
|409   |    threshs1_m_threshold_6_U             |BBJ_u96_cnvW1A1_tc9D_41                                                         |    32|
|410   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_283                                                    |    32|
|411   |    threshs1_m_threshold_7_U             |BBJ_u96_cnvW1A1_tc9D_42                                                         |    32|
|412   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_282                                                    |    32|
|413   |    threshs1_m_threshold_8_U             |BBJ_u96_cnvW1A1_tc9D_43                                                         |    32|
|414   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_281                                                    |    32|
|415   |    threshs1_m_threshold_9_U             |BBJ_u96_cnvW1A1_tc9D_44                                                         |    32|
|416   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram_280                                                    |    32|
|417   |    threshs1_m_threshold_U               |BBJ_u96_cnvW1A1_tc9D_45                                                         |    32|
|418   |      BBJ_u96_cnvW1A1_tc9D_ram_U         |BBJ_u96_cnvW1A1_tc9D_ram                                                        |    32|
|419   |    threshs2_m_threshold_10_U            |BBJ_u96_cnvW1A1_tdFJ                                                            |    32|
|420   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_279                                                    |    32|
|421   |    threshs2_m_threshold_11_U            |BBJ_u96_cnvW1A1_tdFJ_46                                                         |    32|
|422   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_278                                                    |    32|
|423   |    threshs2_m_threshold_12_U            |BBJ_u96_cnvW1A1_tdFJ_47                                                         |    32|
|424   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_277                                                    |    32|
|425   |    threshs2_m_threshold_13_U            |BBJ_u96_cnvW1A1_tdFJ_48                                                         |    32|
|426   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_276                                                    |    32|
|427   |    threshs2_m_threshold_14_U            |BBJ_u96_cnvW1A1_tdFJ_49                                                         |    32|
|428   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_275                                                    |    32|
|429   |    threshs2_m_threshold_15_U            |BBJ_u96_cnvW1A1_tdFJ_50                                                         |    32|
|430   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_274                                                    |    32|
|431   |    threshs2_m_threshold_1_U             |BBJ_u96_cnvW1A1_tdFJ_51                                                         |    32|
|432   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_273                                                    |    32|
|433   |    threshs2_m_threshold_2_U             |BBJ_u96_cnvW1A1_tdFJ_52                                                         |    32|
|434   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_272                                                    |    32|
|435   |    threshs2_m_threshold_3_U             |BBJ_u96_cnvW1A1_tdFJ_53                                                         |    32|
|436   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_271                                                    |    32|
|437   |    threshs2_m_threshold_4_U             |BBJ_u96_cnvW1A1_tdFJ_54                                                         |    32|
|438   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_270                                                    |    32|
|439   |    threshs2_m_threshold_5_U             |BBJ_u96_cnvW1A1_tdFJ_55                                                         |    32|
|440   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_269                                                    |    32|
|441   |    threshs2_m_threshold_6_U             |BBJ_u96_cnvW1A1_tdFJ_56                                                         |    32|
|442   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_268                                                    |    32|
|443   |    threshs2_m_threshold_7_U             |BBJ_u96_cnvW1A1_tdFJ_57                                                         |    32|
|444   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_267                                                    |    32|
|445   |    threshs2_m_threshold_8_U             |BBJ_u96_cnvW1A1_tdFJ_58                                                         |    32|
|446   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_266                                                    |    32|
|447   |    threshs2_m_threshold_9_U             |BBJ_u96_cnvW1A1_tdFJ_59                                                         |    32|
|448   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_265                                                    |    32|
|449   |    threshs2_m_threshold_U               |BBJ_u96_cnvW1A1_tdFJ_60                                                         |    32|
|450   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_264                                                    |    32|
|451   |    threshs3_m_threshold_10_U            |BBJ_u96_cnvW1A1_tdFJ_61                                                         |    32|
|452   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_263                                                    |    32|
|453   |    threshs3_m_threshold_11_U            |BBJ_u96_cnvW1A1_tdFJ_62                                                         |    32|
|454   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_262                                                    |    32|
|455   |    threshs3_m_threshold_12_U            |BBJ_u96_cnvW1A1_tdFJ_63                                                         |    32|
|456   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_261                                                    |    32|
|457   |    threshs3_m_threshold_13_U            |BBJ_u96_cnvW1A1_tdFJ_64                                                         |    32|
|458   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_260                                                    |    32|
|459   |    threshs3_m_threshold_14_U            |BBJ_u96_cnvW1A1_tdFJ_65                                                         |    32|
|460   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_259                                                    |    32|
|461   |    threshs3_m_threshold_15_U            |BBJ_u96_cnvW1A1_tdFJ_66                                                         |    32|
|462   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_258                                                    |    32|
|463   |    threshs3_m_threshold_1_U             |BBJ_u96_cnvW1A1_tdFJ_67                                                         |    32|
|464   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_257                                                    |    32|
|465   |    threshs3_m_threshold_2_U             |BBJ_u96_cnvW1A1_tdFJ_68                                                         |    32|
|466   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_256                                                    |    32|
|467   |    threshs3_m_threshold_3_U             |BBJ_u96_cnvW1A1_tdFJ_69                                                         |    32|
|468   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_255                                                    |    32|
|469   |    threshs3_m_threshold_4_U             |BBJ_u96_cnvW1A1_tdFJ_70                                                         |    32|
|470   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_254                                                    |    32|
|471   |    threshs3_m_threshold_5_U             |BBJ_u96_cnvW1A1_tdFJ_71                                                         |    32|
|472   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_253                                                    |    32|
|473   |    threshs3_m_threshold_6_U             |BBJ_u96_cnvW1A1_tdFJ_72                                                         |    32|
|474   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_252                                                    |    32|
|475   |    threshs3_m_threshold_7_U             |BBJ_u96_cnvW1A1_tdFJ_73                                                         |    32|
|476   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_251                                                    |    32|
|477   |    threshs3_m_threshold_8_U             |BBJ_u96_cnvW1A1_tdFJ_74                                                         |    32|
|478   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_250                                                    |    32|
|479   |    threshs3_m_threshold_9_U             |BBJ_u96_cnvW1A1_tdFJ_75                                                         |    32|
|480   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram_249                                                    |    32|
|481   |    threshs3_m_threshold_U               |BBJ_u96_cnvW1A1_tdFJ_76                                                         |    32|
|482   |      BBJ_u96_cnvW1A1_tdFJ_ram_U         |BBJ_u96_cnvW1A1_tdFJ_ram                                                        |    32|
|483   |    threshs4_m_threshold_1_U             |BBJ_u96_cnvW1A1_tebO                                                            |     2|
|484   |      BBJ_u96_cnvW1A1_tebO_ram_U         |BBJ_u96_cnvW1A1_tebO_ram_248                                                    |     2|
|485   |    threshs4_m_threshold_2_U             |BBJ_u96_cnvW1A1_tebO_77                                                         |     2|
|486   |      BBJ_u96_cnvW1A1_tebO_ram_U         |BBJ_u96_cnvW1A1_tebO_ram_247                                                    |     2|
|487   |    threshs4_m_threshold_3_U             |BBJ_u96_cnvW1A1_tebO_78                                                         |     2|
|488   |      BBJ_u96_cnvW1A1_tebO_ram_U         |BBJ_u96_cnvW1A1_tebO_ram_246                                                    |     2|
|489   |    threshs4_m_threshold_U               |BBJ_u96_cnvW1A1_tebO_79                                                         |     2|
|490   |      BBJ_u96_cnvW1A1_tebO_ram_U         |BBJ_u96_cnvW1A1_tebO_ram                                                        |     2|
|491   |    threshs5_m_threshold_U               |BBJ_u96_cnvW1A1_tbom                                                            |     1|
|492   |      BBJ_u96_cnvW1A1_tbom_ram_U         |BBJ_u96_cnvW1A1_tbom_ram                                                        |     1|
|493   |    threshs6_m_threshold_U               |BBJ_u96_cnvW1A1_tbqm                                                            |     1|
|494   |      BBJ_u96_cnvW1A1_tbqm_ram_U         |BBJ_u96_cnvW1A1_tbqm_ram_245                                                    |     1|
|495   |    threshs7_m_threshold_U               |BBJ_u96_cnvW1A1_tbqm_80                                                         |     1|
|496   |      BBJ_u96_cnvW1A1_tbqm_ram_U         |BBJ_u96_cnvW1A1_tbqm_ram                                                        |     1|
|497   |    weights0_m_weights_V_10_U            |BBJ_u96_cnvW1A1_wbtn                                                            |     9|
|498   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_244                                                    |     9|
|499   |    weights0_m_weights_V_11_U            |BBJ_u96_cnvW1A1_wbtn_81                                                         |     9|
|500   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_243                                                    |     9|
|501   |    weights0_m_weights_V_12_U            |BBJ_u96_cnvW1A1_wbtn_82                                                         |     9|
|502   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_242                                                    |     9|
|503   |    weights0_m_weights_V_13_U            |BBJ_u96_cnvW1A1_wbtn_83                                                         |     9|
|504   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_241                                                    |     9|
|505   |    weights0_m_weights_V_14_U            |BBJ_u96_cnvW1A1_wbtn_84                                                         |     9|
|506   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_240                                                    |     9|
|507   |    weights0_m_weights_V_15_U            |BBJ_u96_cnvW1A1_wbtn_85                                                         |     9|
|508   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_239                                                    |     9|
|509   |    weights0_m_weights_V_1_U             |BBJ_u96_cnvW1A1_wbtn_86                                                         |     9|
|510   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_238                                                    |     9|
|511   |    weights0_m_weights_V_2_U             |BBJ_u96_cnvW1A1_wbtn_87                                                         |     9|
|512   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_237                                                    |     9|
|513   |    weights0_m_weights_V_3_U             |BBJ_u96_cnvW1A1_wbtn_88                                                         |     9|
|514   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_236                                                    |     9|
|515   |    weights0_m_weights_V_4_U             |BBJ_u96_cnvW1A1_wbtn_89                                                         |     9|
|516   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_235                                                    |     9|
|517   |    weights0_m_weights_V_5_U             |BBJ_u96_cnvW1A1_wbtn_90                                                         |     9|
|518   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_234                                                    |     9|
|519   |    weights0_m_weights_V_6_U             |BBJ_u96_cnvW1A1_wbtn_91                                                         |     9|
|520   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_233                                                    |     9|
|521   |    weights0_m_weights_V_7_U             |BBJ_u96_cnvW1A1_wbtn_92                                                         |     9|
|522   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_232                                                    |     9|
|523   |    weights0_m_weights_V_8_U             |BBJ_u96_cnvW1A1_wbtn_93                                                         |     9|
|524   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_231                                                    |     9|
|525   |    weights0_m_weights_V_9_U             |BBJ_u96_cnvW1A1_wbtn_94                                                         |     9|
|526   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram_230                                                    |     9|
|527   |    weights0_m_weights_V_U               |BBJ_u96_cnvW1A1_wbtn_95                                                         |     9|
|528   |      BBJ_u96_cnvW1A1_wbtn_ram_U         |BBJ_u96_cnvW1A1_wbtn_ram                                                        |     9|
|529   |    weights1_m_weights_V_10_U            |BBJ_u96_cnvW1A1_wbJp                                                            |    17|
|530   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_229                                                    |    17|
|531   |    weights1_m_weights_V_11_U            |BBJ_u96_cnvW1A1_wbJp_96                                                         |    17|
|532   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_228                                                    |    17|
|533   |    weights1_m_weights_V_12_U            |BBJ_u96_cnvW1A1_wbJp_97                                                         |    17|
|534   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_227                                                    |    17|
|535   |    weights1_m_weights_V_13_U            |BBJ_u96_cnvW1A1_wbJp_98                                                         |    17|
|536   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_226                                                    |    17|
|537   |    weights1_m_weights_V_14_U            |BBJ_u96_cnvW1A1_wbJp_99                                                         |    17|
|538   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_225                                                    |    17|
|539   |    weights1_m_weights_V_15_U            |BBJ_u96_cnvW1A1_wbJp_100                                                        |    17|
|540   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_224                                                    |    17|
|541   |    weights1_m_weights_V_16_U            |BBJ_u96_cnvW1A1_wbJp_101                                                        |    17|
|542   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_223                                                    |    17|
|543   |    weights1_m_weights_V_17_U            |BBJ_u96_cnvW1A1_wbJp_102                                                        |    17|
|544   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_222                                                    |    17|
|545   |    weights1_m_weights_V_18_U            |BBJ_u96_cnvW1A1_wbJp_103                                                        |    17|
|546   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_221                                                    |    17|
|547   |    weights1_m_weights_V_19_U            |BBJ_u96_cnvW1A1_wbJp_104                                                        |    17|
|548   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_220                                                    |    17|
|549   |    weights1_m_weights_V_1_U             |BBJ_u96_cnvW1A1_wbJp_105                                                        |    17|
|550   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_219                                                    |    17|
|551   |    weights1_m_weights_V_20_U            |BBJ_u96_cnvW1A1_wbJp_106                                                        |    17|
|552   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_218                                                    |    17|
|553   |    weights1_m_weights_V_21_U            |BBJ_u96_cnvW1A1_wbJp_107                                                        |    17|
|554   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_217                                                    |    17|
|555   |    weights1_m_weights_V_22_U            |BBJ_u96_cnvW1A1_wbJp_108                                                        |    17|
|556   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_216                                                    |    17|
|557   |    weights1_m_weights_V_23_U            |BBJ_u96_cnvW1A1_wbJp_109                                                        |    17|
|558   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_215                                                    |    17|
|559   |    weights1_m_weights_V_24_U            |BBJ_u96_cnvW1A1_wbJp_110                                                        |    17|
|560   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_214                                                    |    17|
|561   |    weights1_m_weights_V_25_U            |BBJ_u96_cnvW1A1_wbJp_111                                                        |    17|
|562   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_213                                                    |    17|
|563   |    weights1_m_weights_V_26_U            |BBJ_u96_cnvW1A1_wbJp_112                                                        |    17|
|564   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_212                                                    |    17|
|565   |    weights1_m_weights_V_27_U            |BBJ_u96_cnvW1A1_wbJp_113                                                        |    17|
|566   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_211                                                    |    17|
|567   |    weights1_m_weights_V_28_U            |BBJ_u96_cnvW1A1_wbJp_114                                                        |    17|
|568   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_210                                                    |    17|
|569   |    weights1_m_weights_V_29_U            |BBJ_u96_cnvW1A1_wbJp_115                                                        |    17|
|570   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_209                                                    |    17|
|571   |    weights1_m_weights_V_2_U             |BBJ_u96_cnvW1A1_wbJp_116                                                        |    17|
|572   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_208                                                    |    17|
|573   |    weights1_m_weights_V_30_U            |BBJ_u96_cnvW1A1_wbJp_117                                                        |    17|
|574   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_207                                                    |    17|
|575   |    weights1_m_weights_V_31_U            |BBJ_u96_cnvW1A1_wbJp_118                                                        |    17|
|576   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_206                                                    |    17|
|577   |    weights1_m_weights_V_3_U             |BBJ_u96_cnvW1A1_wbJp_119                                                        |    17|
|578   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_205                                                    |    17|
|579   |    weights1_m_weights_V_4_U             |BBJ_u96_cnvW1A1_wbJp_120                                                        |    17|
|580   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_204                                                    |    17|
|581   |    weights1_m_weights_V_5_U             |BBJ_u96_cnvW1A1_wbJp_121                                                        |    17|
|582   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_203                                                    |    17|
|583   |    weights1_m_weights_V_6_U             |BBJ_u96_cnvW1A1_wbJp_122                                                        |    17|
|584   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_202                                                    |    17|
|585   |    weights1_m_weights_V_7_U             |BBJ_u96_cnvW1A1_wbJp_123                                                        |    17|
|586   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_201                                                    |    17|
|587   |    weights1_m_weights_V_8_U             |BBJ_u96_cnvW1A1_wbJp_124                                                        |    17|
|588   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_200                                                    |    17|
|589   |    weights1_m_weights_V_9_U             |BBJ_u96_cnvW1A1_wbJp_125                                                        |    17|
|590   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram_199                                                    |    17|
|591   |    weights1_m_weights_V_U               |BBJ_u96_cnvW1A1_wbJp_126                                                        |    16|
|592   |      BBJ_u96_cnvW1A1_wbJp_ram_U         |BBJ_u96_cnvW1A1_wbJp_ram                                                        |    16|
|593   |    weights2_m_weights_V_10_U            |BBJ_u96_cnvW1A1_wcfu                                                            |    17|
|594   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_198                                                    |    17|
|595   |    weights2_m_weights_V_11_U            |BBJ_u96_cnvW1A1_wcfu_127                                                        |    17|
|596   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_197                                                    |    17|
|597   |    weights2_m_weights_V_12_U            |BBJ_u96_cnvW1A1_wcfu_128                                                        |    17|
|598   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_196                                                    |    17|
|599   |    weights2_m_weights_V_13_U            |BBJ_u96_cnvW1A1_wcfu_129                                                        |    17|
|600   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_195                                                    |    17|
|601   |    weights2_m_weights_V_14_U            |BBJ_u96_cnvW1A1_wcfu_130                                                        |    17|
|602   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_194                                                    |    17|
|603   |    weights2_m_weights_V_15_U            |BBJ_u96_cnvW1A1_wcfu_131                                                        |    17|
|604   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_193                                                    |    17|
|605   |    weights2_m_weights_V_1_U             |BBJ_u96_cnvW1A1_wcfu_132                                                        |    17|
|606   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_192                                                    |    17|
|607   |    weights2_m_weights_V_2_U             |BBJ_u96_cnvW1A1_wcfu_133                                                        |    17|
|608   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_191                                                    |    17|
|609   |    weights2_m_weights_V_3_U             |BBJ_u96_cnvW1A1_wcfu_134                                                        |    17|
|610   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_190                                                    |    17|
|611   |    weights2_m_weights_V_4_U             |BBJ_u96_cnvW1A1_wcfu_135                                                        |    17|
|612   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_189                                                    |    17|
|613   |    weights2_m_weights_V_5_U             |BBJ_u96_cnvW1A1_wcfu_136                                                        |    17|
|614   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_188                                                    |    17|
|615   |    weights2_m_weights_V_6_U             |BBJ_u96_cnvW1A1_wcfu_137                                                        |    17|
|616   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_187                                                    |    17|
|617   |    weights2_m_weights_V_7_U             |BBJ_u96_cnvW1A1_wcfu_138                                                        |    17|
|618   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_186                                                    |    17|
|619   |    weights2_m_weights_V_8_U             |BBJ_u96_cnvW1A1_wcfu_139                                                        |    17|
|620   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_185                                                    |    17|
|621   |    weights2_m_weights_V_9_U             |BBJ_u96_cnvW1A1_wcfu_140                                                        |    17|
|622   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram_184                                                    |    17|
|623   |    weights2_m_weights_V_U               |BBJ_u96_cnvW1A1_wcfu_141                                                        |     1|
|624   |      BBJ_u96_cnvW1A1_wcfu_ram_U         |BBJ_u96_cnvW1A1_wcfu_ram                                                        |     1|
|625   |    weights3_m_weights_V_10_U            |BBJ_u96_cnvW1A1_wcvx                                                            |    26|
|626   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_183                                                    |    26|
|627   |    weights3_m_weights_V_11_U            |BBJ_u96_cnvW1A1_wcvx_142                                                        |    22|
|628   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_182                                                    |    22|
|629   |    weights3_m_weights_V_12_U            |BBJ_u96_cnvW1A1_wcvx_143                                                        |    19|
|630   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_181                                                    |    19|
|631   |    weights3_m_weights_V_13_U            |BBJ_u96_cnvW1A1_wcvx_144                                                        |    17|
|632   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_180                                                    |    17|
|633   |    weights3_m_weights_V_14_U            |BBJ_u96_cnvW1A1_wcvx_145                                                        |    17|
|634   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_179                                                    |    17|
|635   |    weights3_m_weights_V_15_U            |BBJ_u96_cnvW1A1_wcvx_146                                                        |    17|
|636   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_178                                                    |    17|
|637   |    weights3_m_weights_V_1_U             |BBJ_u96_cnvW1A1_wcvx_147                                                        |    31|
|638   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_177                                                    |    31|
|639   |    weights3_m_weights_V_2_U             |BBJ_u96_cnvW1A1_wcvx_148                                                        |    16|
|640   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_176                                                    |    16|
|641   |    weights3_m_weights_V_3_U             |BBJ_u96_cnvW1A1_wcvx_149                                                        |    16|
|642   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_175                                                    |    16|
|643   |    weights3_m_weights_V_4_U             |BBJ_u96_cnvW1A1_wcvx_150                                                        |    18|
|644   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_174                                                    |    18|
|645   |    weights3_m_weights_V_5_U             |BBJ_u96_cnvW1A1_wcvx_151                                                        |    22|
|646   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_173                                                    |    22|
|647   |    weights3_m_weights_V_6_U             |BBJ_u96_cnvW1A1_wcvx_152                                                        |    25|
|648   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_172                                                    |    25|
|649   |    weights3_m_weights_V_7_U             |BBJ_u96_cnvW1A1_wcvx_153                                                        |    28|
|650   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_171                                                    |    28|
|651   |    weights3_m_weights_V_8_U             |BBJ_u96_cnvW1A1_wcvx_154                                                        |    30|
|652   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_170                                                    |    30|
|653   |    weights3_m_weights_V_9_U             |BBJ_u96_cnvW1A1_wcvx_155                                                        |    27|
|654   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram_169                                                    |    27|
|655   |    weights3_m_weights_V_U               |BBJ_u96_cnvW1A1_wcvx_156                                                        |    16|
|656   |      BBJ_u96_cnvW1A1_wcvx_ram_U         |BBJ_u96_cnvW1A1_wcvx_ram                                                        |    16|
|657   |    weights4_m_weights_V_1_U             |BBJ_u96_cnvW1A1_wcLz                                                            |    20|
|658   |      BBJ_u96_cnvW1A1_wcLz_ram_U         |BBJ_u96_cnvW1A1_wcLz_ram_168                                                    |    20|
|659   |    weights4_m_weights_V_2_U             |BBJ_u96_cnvW1A1_wcLz_157                                                        |    20|
|660   |      BBJ_u96_cnvW1A1_wcLz_ram_U         |BBJ_u96_cnvW1A1_wcLz_ram_167                                                    |    20|
|661   |    weights4_m_weights_V_3_U             |BBJ_u96_cnvW1A1_wcLz_158                                                        |    20|
|662   |      BBJ_u96_cnvW1A1_wcLz_ram_U         |BBJ_u96_cnvW1A1_wcLz_ram_166                                                    |    20|
|663   |    weights4_m_weights_V_U               |BBJ_u96_cnvW1A1_wcLz_159                                                        |    19|
|664   |      BBJ_u96_cnvW1A1_wcLz_ram_U         |BBJ_u96_cnvW1A1_wcLz_ram                                                        |    19|
|665   |    weights5_m_weights_V_U               |BBJ_u96_cnvW1A1_wbnm                                                            |    47|
|666   |      BBJ_u96_cnvW1A1_wbnm_ram_U         |BBJ_u96_cnvW1A1_wbnm_ram                                                        |    47|
|667   |    weights6_m_weights_V_U               |BBJ_u96_cnvW1A1_wbpm                                                            |     5|
|668   |      BBJ_u96_cnvW1A1_wbpm_ram_U         |BBJ_u96_cnvW1A1_wbpm_ram                                                        |     5|
|669   |    weights7_m_weights_V_U               |BBJ_u96_cnvW1A1_wbrm                                                            |    13|
|670   |      BBJ_u96_cnvW1A1_wbrm_ram_U         |BBJ_u96_cnvW1A1_wbrm_ram                                                        |    13|
|671   |    weights8_m_weights_V_1_U             |BBJ_u96_cnvW1A1_wcPA                                                            |     1|
|672   |      BBJ_u96_cnvW1A1_wcPA_ram_U         |BBJ_u96_cnvW1A1_wcPA_ram_165                                                    |     1|
|673   |    weights8_m_weights_V_2_U             |BBJ_u96_cnvW1A1_wcPA_160                                                        |     1|
|674   |      BBJ_u96_cnvW1A1_wcPA_ram_U         |BBJ_u96_cnvW1A1_wcPA_ram_164                                                    |     1|
|675   |    weights8_m_weights_V_3_U             |BBJ_u96_cnvW1A1_wcPA_161                                                        |     1|
|676   |      BBJ_u96_cnvW1A1_wcPA_ram_U         |BBJ_u96_cnvW1A1_wcPA_ram_163                                                    |     1|
|677   |    weights8_m_weights_V_U               |BBJ_u96_cnvW1A1_wcPA_162                                                        |     1|
|678   |      BBJ_u96_cnvW1A1_wcPA_ram_U         |BBJ_u96_cnvW1A1_wcPA_ram                                                        |     1|
+------+-----------------------------------------+--------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:29 ; elapsed = 00:13:12 . Memory (MB): peak = 2405.402 ; gain = 1522.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 596 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:30 ; elapsed = 00:12:39 . Memory (MB): peak = 2405.402 ; gain = 314.598
Synthesis Optimization Complete : Time (s): cpu = 00:11:29 ; elapsed = 00:13:16 . Memory (MB): peak = 2405.402 ; gain = 1522.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2791 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_10_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_11_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_12_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_13_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_14_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_15_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_16_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_17_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_18_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_19_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_1_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_20_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_21_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_22_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_23_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_24_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_25_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_26_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_27_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_28_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_29_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_2_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_30_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_31_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_3_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_4_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_5_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_6_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_7_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_8_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_9_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_U/BBJ_u96_cnvW1A1_wbJp_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_10_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_11_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_12_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_13_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_14_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_15_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_1_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_2_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_3_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_4_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_5_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_6_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_7_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_8_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_9_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights2_m_weights_V_U/BBJ_u96_cnvW1A1_wcfu_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_10_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_11_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_12_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_13_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_14_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_15_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_1_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_2_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_3_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_4_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_5_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_6_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_7_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_8_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_9_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights3_m_weights_V_U/BBJ_u96_cnvW1A1_wcvx_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1536 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 1456 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
969 Infos, 426 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:46 ; elapsed = 00:13:35 . Memory (MB): peak = 2409.461 ; gain = 1526.727
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/cnvW1A1/cnvW1A1.runs/BBJ_u96_cnvW1A1_0_synth_1/BBJ_u96_cnvW1A1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.461 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2409.461 ; gain = 0.000
