
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125594                       # Number of seconds simulated
sim_ticks                                125593902336                       # Number of ticks simulated
final_tick                               1267229237967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66959                       # Simulator instruction rate (inst/s)
host_op_rate                                    87255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3668185                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898528                       # Number of bytes of host memory used
host_seconds                                 34238.71                       # Real time elapsed on the host
sim_insts                                  2292581013                       # Number of instructions simulated
sim_ops                                    2987508845                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       421760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2002688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       603392                       # Number of bytes written to this memory
system.physmem.bytes_written::total            603392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12323                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3295                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15646                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4714                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4714                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12559081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3358125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15945742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14268                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4804310                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4804310                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4804310                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12559081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14268                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3358125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               20750052                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150772993                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22300118                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19542007                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738782                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11038742                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10769500                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552785                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54350                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117614001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123956729                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22300118                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12322285                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25221344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5684404                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1961545                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13404507                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093092                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148732332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123510988     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270718      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328134      1.57%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1943659      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3563929      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862418      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844259      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663445      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10744782      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148732332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147905                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.822141                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116703878                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3063461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25009850                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24873                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3930262                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398986                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139900125                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3930262                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117171879                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1448992                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785928                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24554938                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       840326                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138923816                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88833                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       504682                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184510723                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630339871                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630339871                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35614512                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19857                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2676183                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23116326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81214                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001254                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137314683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129013750                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103652                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22763672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48870606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148732332                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95025303     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21886033     14.72%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10974876      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7203013      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506331      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3877469      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1741552      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435095      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82660      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148732332                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         322247     59.80%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        135942     25.23%     85.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80653     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101848452     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082064      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21614783     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458530      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129013750                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.855682                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             538842                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004177                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407402322                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160098520                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126091817                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129552592                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241717                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4186255                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       137838                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3930262                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         966869                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51539                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137334541                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23116326                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491193                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838217                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1035355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1873572                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127630634                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21280770                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1383112                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25739100                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19657952                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458330                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.846509                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126204979                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126091817                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72826124                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172909354                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.836302                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421181                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23723847                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1743547                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144802070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784599                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102591323     70.85%     70.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388417     11.32%     82.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11838907      8.18%     90.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649973      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012300      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070326      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4454950      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902083      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1893791      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144802070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1893791                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280243715                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278601233                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2040661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.507730                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.507730                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.663249                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.663249                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590413183                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165660948                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146726464                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150772993                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25346842                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20554771                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2165099                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10023854                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9718044                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2721055                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99141                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110506228                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138658326                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25346842                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12439099                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30499309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7084377                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2753755                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12911511                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1699326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148651021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.546052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118151712     79.48%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2138428      1.44%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3922123      2.64%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3565857      2.40%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2285256      1.54%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1836165      1.24%     88.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1076457      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1128330      0.76%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14546693      9.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148651021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168113                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.919650                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109387063                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4223176                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30103683                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51694                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4885404                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4382454                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6310                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167753311                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49986                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4885404                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110275929                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1149584                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1817667                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29246394                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1276041                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165872828                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        242659                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550779                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    234584207                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    772430863                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    772430863                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185352025                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49232157                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36499                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18250                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4581544                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15750123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7794010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88910                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1749831                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162727025                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151036595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169539                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28802564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63555666                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148651021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.561133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85419813     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25996706     17.49%     74.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13671711      9.20%     84.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7934592      5.34%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8761917      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3253344      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2886936      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       551329      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174673      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148651021                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         602631     68.48%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128624     14.62%     83.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148774     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127192891     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2135936      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18249      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13933431      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7756088      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151036595                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.001748                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             880029                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    451773779                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191566316                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147728186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151916624                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       291828                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3667175                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       139765                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4885404                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         742067                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114483                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162763526                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15750123                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7794010                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18250                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1199477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1216870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2416347                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148556239                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13380569                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2480356                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21136258                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21131769                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7755689                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.985297                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147863176                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147728186                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86186229                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242206881                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.979805                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355837                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107948970                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132916777                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29847243                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36500                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2186166                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143765617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89090331     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25333180     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12581091      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4270885      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5276545      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1840237      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1304615      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1076159      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2992574      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143765617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107948970                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132916777                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19737193                       # Number of memory references committed
system.switch_cpus1.commit.loads             12082948                       # Number of loads committed
system.switch_cpus1.commit.membars              18250                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19185346                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119747578                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2741456                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2992574                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           303537063                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          330413650                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2121972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107948970                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132916777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107948970                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.396706                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.396706                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715970                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715970                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       668880368                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206761904                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156314030                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36500                       # number of misc regfile writes
system.l20.replacements                         12337                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252267                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28721                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.783364                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.010746                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.006706                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6023.916986                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9518.065562                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050599                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000794                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367671                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.580937                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37193                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37193                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11490                       # number of Writeback hits
system.l20.Writeback_hits::total                11490                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37193                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37193                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37193                       # number of overall hits
system.l20.overall_hits::total                  37193                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12323                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12337                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12323                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12337                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12323                       # number of overall misses
system.l20.overall_misses::total                12337                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3408575                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2949759505                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2953168080                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3408575                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2949759505                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2953168080                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3408575                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2949759505                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2953168080                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49516                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49530                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11490                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11490                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49516                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49530                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49516                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49530                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248869                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.249081                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248869                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249081                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248869                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249081                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239370.243041                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239374.895031                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239370.243041                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239374.895031                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 243469.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239370.243041                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239374.895031                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2012                       # number of writebacks
system.l20.writebacks::total                     2012                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12323                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12337                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12323                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12337                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12323                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12337                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2210476113                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2213045255                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2210476113                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2213045255                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2569142                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2210476113                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2213045255                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248869                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.249081                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248869                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249081                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248869                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249081                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179378.082691                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179382.771744                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179378.082691                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179382.771744                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183510.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179378.082691                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179382.771744                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3309                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          464757                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19693                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.600112                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1021.821179                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997220                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1630.159692                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13718.021910                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.099497                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.837282                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38663                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38663                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11535                       # number of Writeback hits
system.l21.Writeback_hits::total                11535                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38663                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38663                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38663                       # number of overall hits
system.l21.overall_hits::total                  38663                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3295                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3309                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3295                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3309                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3295                       # number of overall misses
system.l21.overall_misses::total                 3309                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3611917                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    952404470                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      956016387                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3611917                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    952404470                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       956016387                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3611917                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    952404470                       # number of overall miss cycles
system.l21.overall_miss_latency::total      956016387                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41958                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41972                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11535                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11535                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41958                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41972                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41958                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41972                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.078531                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.078838                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078531                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.078838                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078531                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.078838                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 257994.071429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 289045.362671                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 288913.988214                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 257994.071429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 289045.362671                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 288913.988214                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 257994.071429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 289045.362671                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 288913.988214                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2702                       # number of writebacks
system.l21.writebacks::total                     2702                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3295                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3309                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3295                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3309                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3295                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3309                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2770652                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    754527684                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    757298336                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2770652                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    754527684                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    757298336                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2770652                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    754527684                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    757298336                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.078531                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.078838                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078531                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.078838                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078531                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.078838                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197903.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 228991.709863                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 228860.180115                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 197903.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 228991.709863                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 228860.180115                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 197903.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 228991.709863                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 228860.180115                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013436604                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873265.441774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13404490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13404490                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13404490                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13404490                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13404490                       # number of overall hits
system.cpu0.icache.overall_hits::total       13404490                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4329035                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4329035                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4329035                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4329035                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4329035                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4329035                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13404507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13404507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13404507                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13404507                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13404507                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13404507                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 254649.117647                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 254649.117647                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 254649.117647                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 254649.117647                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3524775                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3524775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3524775                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3524775                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 251769.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 251769.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49516                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245037125                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49772                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.192257                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.225763                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.774237                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825101                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174899                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19254360                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19254360                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23587852                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23587852                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23587852                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23587852                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181466                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181466                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181466                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181466                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23862282930                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23862282930                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23862282930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23862282930                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23862282930                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23862282930                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19435826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19435826                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23769318                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23769318                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23769318                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23769318                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009337                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007634                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007634                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007634                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007634                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 131497.266320                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 131497.266320                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 131497.266320                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 131497.266320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 131497.266320                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 131497.266320                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11490                       # number of writebacks
system.cpu0.dcache.writebacks::total            11490                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       131950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       131950                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       131950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       131950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       131950                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       131950                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49516                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49516                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49516                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49516                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5475066600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5475066600                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5475066600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5475066600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5475066600                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5475066600                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110571.665724                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110571.665724                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110571.665724                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110571.665724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110571.665724                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110571.665724                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997213                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097551180                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370520.907127                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997213                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12911496                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12911496                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12911496                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12911496                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12911496                       # number of overall hits
system.cpu1.icache.overall_hits::total       12911496                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4157778                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4157778                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4157778                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4157778                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4157778                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4157778                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12911511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12911511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12911511                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12911511                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12911511                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12911511                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 277185.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 277185.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 277185.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 277185.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 277185.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 277185.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3728117                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3728117                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3728117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3728117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3728117                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3728117                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 266294.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 266294.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 266294.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 266294.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 266294.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 266294.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41958                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182276557                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42214                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4317.917208                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.649237                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.350763                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908786                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091214                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10065291                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10065291                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7618324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7618324                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18250                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18250                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18250                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18250                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17683615                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17683615                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17683615                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17683615                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127028                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127028                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127028                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127028                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127028                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127028                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13842327353                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13842327353                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13842327353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13842327353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13842327353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13842327353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10192319                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10192319                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7618324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7618324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18250                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17810643                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17810643                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17810643                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17810643                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012463                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007132                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007132                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007132                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007132                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108970.678535                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108970.678535                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108970.678535                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108970.678535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108970.678535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108970.678535                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11535                       # number of writebacks
system.cpu1.dcache.writebacks::total            11535                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85070                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85070                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85070                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85070                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85070                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41958                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41958                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41958                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41958                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3496232256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3496232256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3496232256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3496232256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3496232256                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3496232256                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83326.952095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83326.952095                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83326.952095                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83326.952095                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83326.952095                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83326.952095                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
