     VMA      LMA     Size Align Out     In      Symbol
       0        0        0     1 RAM_START = 0x22000000
       0        0        0     1 RAM_LENGTH = 0x001d4000
       0        0        0     1 FLASH_START = 0x02000000
       0        0        0     1 FLASH_LENGTH = 0x00100000
       0        0        0     1 DATA_FLASH_START = 0x27000000
       0        0        0     1 DATA_FLASH_LENGTH = 0x00000000
       0        0        0     1 SDRAM_START = 0x68000000
       0        0        0     1 SDRAM_LENGTH = 0x08000000
       0        0        0     1 OSPI0_CS0_START = 0x80000000
       0        0        0     1 OSPI0_CS0_LENGTH = 0x10000000
       0        0        0     1 OSPI0_CS1_START = 0x90000000
       0        0        0     1 OSPI0_CS1_LENGTH = 0x10000000
       0        0        0     1 OSPI1_CS0_START = 0x70000000
       0        0        0     1 OSPI1_CS0_LENGTH = 0x08000000
       0        0        0     1 OSPI1_CS1_START = 0x78000000
       0        0        0     1 OSPI1_CS1_LENGTH = 0x08000000
       0        0        0     1 OPTION_SETTING_OFS0_START = 0x02c9f040
       0        0        0     1 OPTION_SETTING_OFS0_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS2_START = 0x02c9f044
       0        0        0     1 OPTION_SETTING_OFS2_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_SAS_START = 0x02c9f074
       0        0        0     1 OPTION_SETTING_SAS_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_START = 0x12c9f4c0
       0        0        0     1 OPTION_SETTING_OFS1_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEC_START = 0x02c9f0c0
       0        0        0     1 OPTION_SETTING_OFS1_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS1_SEL_START = 0x02c9f120
       0        0        0     1 OPTION_SETTING_OFS1_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_START = 0x12c9f4c4
       0        0        0     1 OPTION_SETTING_OFS3_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEC_START = 0x02c9f0c4
       0        0        0     1 OPTION_SETTING_OFS3_SEC_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_OFS3_SEL_START = 0x02c9f124
       0        0        0     1 OPTION_SETTING_OFS3_SEL_LENGTH = 0x00000004
       0        0        0     1 OPTION_SETTING_BPS_START = 0x12c9f600
       0        0        0     1 OPTION_SETTING_BPS_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_BPS_SEC_START = 0x02c9f200
       0        0        0     1 OPTION_SETTING_BPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_START = 0x02e07700
       0        0        0     1 OPTION_SETTING_OTP_PBPS_SEC_LENGTH = 0x00000080
       0        0        0     1 OPTION_SETTING_OTP_PBPS_START = 0x12e07780
       0        0        0     1 OPTION_SETTING_OTP_PBPS_LENGTH = 0x00000080
       0        0        0     1 ITCM_START = 0x00000000
       0        0        0     1 ITCM_LENGTH = 0x00020000
       0        0        0     1 DTCM_START = 0x20000000
       0        0        0     1 DTCM_LENGTH = 0x00020000
90000000 90000000        0     1 .ospi0_cs1.startof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_START = .
68000000 68000000        0     1 .sdram.startof
68000000 68000000        0     1         __ddsc_SDRAM_START = .
68000000 68000000        0     1 __sdram_from_ospi0_cs1$$
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Load = LOADADDR ( __sdram_from_ospi0_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi0_cs1$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.startof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_START = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi0_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi0_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi0_cs1$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.startof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_START = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi0_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi0_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi0_cs1$$Limit = .
       0        0        0     1 .itcm.startof
       0        0        0     1         __ddsc_ITCM_START = .
       0        0        0     1 __itcm_from_ospi0_cs1$$
       0        0        0     1         __itcm_from_ospi0_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi0_cs1$$Load = LOADADDR ( __itcm_from_ospi0_cs1$$ )
       0        0        0     1         __itcm_from_ospi0_cs1$$Limit = .
20000000 20000000        0     1 .dtcm.startof
20000000 20000000        0     1         __ddsc_DTCM_START = .
20000000 20000000        0     1 __dtcm_from_ospi0_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Load = LOADADDR ( __dtcm_from_ospi0_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi0_cs1$$Limit = .
22000000 22000000        0     1 .ram.startof
22000000 22000000        0     1         __ddsc_RAM_START = .
22000000 22000000        0     1 __ram_dtc_vector$$
22000000 22000000        0     1         __ram_dtc_vector$$Base = .
22000000 22000000        0     1         __ram_dtc_vector$$Limit = .
22000000 22000000        0     1 __ram_from_ospi0_cs1$$
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Load = LOADADDR ( __ram_from_ospi0_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi0_cs1$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_readonly$$
90000000 90000000        0     1         __ospi0_cs1_readonly$$Base = .
90000000 90000000        0     1         __ospi0_cs1_readonly$$Limit = .
90000000 90000000        0     1 __ospi0_cs1_noinit$$
90000000 90000000        0     1         __ospi0_cs1_noinit$$Base = .
90000000 90000000        0     1         __ospi0_cs1_noinit$$Limit = .
90000000 90000000        0     1 .ospi0_cs1.endof
90000000 90000000        0     1         __ddsc_OSPI0_CS1_END = .
78000000 78000000        0     1 .ospi1_cs1.startof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_START = .
68000000 68000000        0     1 __sdram_from_ospi1_cs1$$
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Base = .
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Load = LOADADDR ( __sdram_from_ospi1_cs1$$ )
68000000 68000000        0     1         __sdram_from_ospi1_cs1$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_ospi1_cs1$$
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi0_cs0_from_ospi1_cs1$$ )
80000000 80000000        0     1         __ospi0_cs0_from_ospi1_cs1$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_ospi1_cs1$$
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Load = LOADADDR ( __ospi1_cs0_from_ospi1_cs1$$ )
70000000 70000000        0     1         __ospi1_cs0_from_ospi1_cs1$$Limit = .
       0        0        0     1 __itcm_from_ospi1_cs1$$
       0        0        0     1         __itcm_from_ospi1_cs1$$Base = .
       0        0        0     1         __itcm_from_ospi1_cs1$$Load = LOADADDR ( __itcm_from_ospi1_cs1$$ )
       0        0        0     1         __itcm_from_ospi1_cs1$$Limit = .
20000000 20000000        0     1 __dtcm_from_ospi1_cs1$$
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Base = .
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Load = LOADADDR ( __dtcm_from_ospi1_cs1$$ )
20000000 20000000        0     1         __dtcm_from_ospi1_cs1$$Limit = .
22000000 22000000        0     1 __ram_from_ospi1_cs1$$
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Base = .
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Load = LOADADDR ( __ram_from_ospi1_cs1$$ )
22000000 22000000        0     1         __ram_from_ospi1_cs1$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_readonly$$
78000000 78000000        0     1         __ospi1_cs1_readonly$$Base = .
78000000 78000000        0     1         __ospi1_cs1_readonly$$Limit = .
78000000 78000000        0     1 __ospi1_cs1_noinit$$
78000000 78000000        0     1         __ospi1_cs1_noinit$$Base = .
78000000 78000000        0     1         __ospi1_cs1_noinit$$Limit = .
78000000 78000000        0     1 .ospi1_cs1.endof
78000000 78000000        0     1         __ddsc_OSPI1_CS1_END = .
27000000 27000000        0     1 .data_flash.startof
27000000 27000000        0     1         __ddsc_DATA_FLASH_START = .
68000000 68000000        0     1 __sdram_from_data_flash$$
68000000 68000000        0     1         __sdram_from_data_flash$$Base = .
68000000 68000000        0     1         __sdram_from_data_flash$$Load = LOADADDR ( __sdram_from_data_flash$$ )
68000000 68000000        0     1         __sdram_from_data_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_from_data_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Load = LOADADDR ( __ospi0_cs0_from_data_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_data_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_from_data_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Load = LOADADDR ( __ospi1_cs0_from_data_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_data_flash$$Limit = .
       0        0        0     1 __itcm_from_data_flash$$
       0        0        0     1         __itcm_from_data_flash$$Base = .
       0        0        0     1         __itcm_from_data_flash$$Load = LOADADDR ( __itcm_from_data_flash$$ )
       0        0        0     1         __itcm_from_data_flash$$Limit = .
20000000 20000000        0     1 __dtcm_from_data_flash$$
20000000 20000000        0     1         __dtcm_from_data_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_data_flash$$Load = LOADADDR ( __dtcm_from_data_flash$$ )
20000000 20000000        0     1         __dtcm_from_data_flash$$Limit = .
22000000 22000000        0     1 __ram_from_data_flash$$
22000000 22000000        0     1         __ram_from_data_flash$$Base = .
22000000 22000000        0     1         __ram_from_data_flash$$Load = LOADADDR ( __ram_from_data_flash$$ )
22000000 22000000        0     1         __ram_from_data_flash$$Limit = .
27000000 27000000        0     1 __data_flash_readonly$$
27000000 27000000        0     1         __data_flash_readonly$$Base = .
27000000 27000000        0     1         __data_flash_readonly$$Limit = .
27000000 27000000        0     1 __data_flash_noinit$$
27000000 27000000        0     1         __data_flash_noinit$$Base = .
27000000 27000000        0     1         __data_flash_noinit$$Limit = .
27000000 27000000        0     1 .data_flash.endof
27000000 27000000        0     1         __ddsc_DATA_FLASH_END = .
 2000000  2000000        0     1 .flash.startof
 2000000  2000000        0     1         __ddsc_FLASH_START = .
 2000000  2000000       50     4 __flash_vectors$$
 2000000  2000000        0     1         __flash_vectors$$Base = .
 2000000  2000000        0     1         _VECTORS = .
 2000000  2000000       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.fixed_vectors)
 2000000  2000000       40     1                 __Vectors
 2000040  2000040       10     4         ./ra_gen/vector_data.o:(.application_vectors)
 2000040  2000040       10     1                 g_vector_table
 2000050  2000050        0     1         __flash_vectors$$Limit = .
 2000050  2000050       18     4 .eh_frame
 2000050  2000050       14     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.eh_frame+0x0)
 2000068  2000068        0     1 __flash_noinit$$
 2000068  2000068        0     1         __flash_noinit$$Base = .
 2000068  2000068        0     1         __flash_noinit$$Limit = .
68000000 68000000        0     1 __sdram_from_flash$$
68000000 68000000        0     1         __sdram_from_flash$$Base = .
68000000 68000000        0     1         __sdram_from_flash$$Load = LOADADDR ( __sdram_from_flash$$ )
68000000 68000000        0     1         __sdram_from_flash$$Limit = .
68000000 68000000        0     1 __sdram_noinit_nocache$$
68000000 68000000        0     1         __sdram_noinit_nocache$$Base = .
68000000 68000000        0     1         __sdram_noinit_nocache$$Limit = .
68000000 68000000        0     1 __sdram_zero_nocache$$
68000000 68000000        0     1         __sdram_zero_nocache$$Base = .
68000000 68000000        0     1         . = ALIGN ( 32 )
68000000 68000000        0     1         __sdram_zero_nocache$$Limit = .
68000000 68000000        0     1 __sdram_noinit$$
68000000 68000000        0     1         __sdram_noinit$$Base = .
68000000 68000000        0     1         __sdram_noinit$$Limit = .
68000000 68000000        0     1 __sdram_zero$$
68000000 68000000        0     1         __sdram_zero$$Base = .
68000000 68000000        0     1         __sdram_zero$$Limit = .
68000000 68000000        0     1 .sdram.endof
68000000 68000000        0     1         __ddsc_SDRAM_END = .
80000000 80000000        0     1 __ospi0_cs0_from_flash$$
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Base = .
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Load = LOADADDR ( __ospi0_cs0_from_flash$$ )
80000000 80000000        0     1         __ospi0_cs0_from_flash$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit_nocache$$
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero_nocache$$
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Base = .
80000000 80000000        0     1         . = ALIGN ( 32 )
80000000 80000000        0     1         __ospi0_cs0_zero_nocache$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_noinit$$
80000000 80000000        0     1         __ospi0_cs0_noinit$$Base = .
80000000 80000000        0     1         __ospi0_cs0_noinit$$Limit = .
80000000 80000000        0     1 __ospi0_cs0_zero$$
80000000 80000000        0     1         __ospi0_cs0_zero$$Base = .
80000000 80000000        0     1         __ospi0_cs0_zero$$Limit = .
80000000 80000000        0     1 .ospi0_cs0.endof
80000000 80000000        0     1         __ddsc_OSPI0_CS0_END = .
70000000 70000000        0     1 __ospi1_cs0_from_flash$$
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Base = .
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Load = LOADADDR ( __ospi1_cs0_from_flash$$ )
70000000 70000000        0     1         __ospi1_cs0_from_flash$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit_nocache$$
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero_nocache$$
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Base = .
70000000 70000000        0     1         . = ALIGN ( 32 )
70000000 70000000        0     1         __ospi1_cs0_zero_nocache$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_noinit$$
70000000 70000000        0     1         __ospi1_cs0_noinit$$Base = .
70000000 70000000        0     1         __ospi1_cs0_noinit$$Limit = .
70000000 70000000        0     1 __ospi1_cs0_zero$$
70000000 70000000        0     1         __ospi1_cs0_zero$$Base = .
70000000 70000000        0     1         __ospi1_cs0_zero$$Limit = .
70000000 70000000        0     1 .ospi1_cs0.endof
70000000 70000000        0     1         __ddsc_OSPI1_CS0_END = .
       0        0        0     1 __itcm_from_flash$$
       0        0        0     1         __itcm_from_flash$$Base = .
       0        0        0     1         __itcm_from_flash$$Load = LOADADDR ( __itcm_from_flash$$ )
       0        0        0     1         __itcm_from_flash$$Limit = .
       0        0        0     1 __itcm_noinit$$
       0        0        0     1         __itcm_noinit$$Base = .
       0        0        0     1         __itcm_noinit$$Limit = .
       0        0        0     1 __itcm_zero$$
       0        0        0     1         __itcm_zero$$Base = .
       0        0        0     1         __itcm_zero$$Limit = .
       0        0        0     1 .itcm.endof
       0        0        0     1         __ddsc_ITCM_END = .
20000000 20000000        0     1 __dtcm_from_flash$$
20000000 20000000        0     1         __dtcm_from_flash$$Base = .
20000000 20000000        0     1         __dtcm_from_flash$$Load = LOADADDR ( __dtcm_from_flash$$ )
20000000 20000000        0     1         __dtcm_from_flash$$Limit = .
20000000 20000000        0     1 __dtcm_noinit$$
20000000 20000000        0     1         __dtcm_noinit$$Base = .
20000000 20000000        0     1         __dtcm_noinit$$Limit = .
20000000 20000000        0     1 __dtcm_zero$$
20000000 20000000        0     1         __dtcm_zero$$Base = .
20000000 20000000        0     1         __dtcm_zero$$Limit = .
20000000 20000000        0     1 .dtcm.endof
20000000 20000000        0     1         __ddsc_DTCM_END = .
22000000 22000000        0     1 __ram_from_flash$$
22000000 22000000        0     1         __ram_from_flash$$Base = .
22000000 22000000        0     1         __ram_from_flash$$Load = LOADADDR ( __ram_from_flash$$ )
22000000 22000000        0     1         __ram_from_flash$$Limit = .
22000000 22000000        0     1 __ram_noinit_nocache$$
22000000 22000000        0     1         __ram_noinit_nocache$$Base = .
22000000 22000000        0     1         __ram_noinit_nocache$$Limit = .
22000000 22000000        0     1 __ram_zero_nocache$$
22000000 22000000        0     1         __ram_zero_nocache$$Base = .
22000000 22000000        0     1         . = ALIGN ( 32 )
22000000 22000000        0     1         __ram_zero_nocache$$Limit = .
22000000 22000000      42c     8 __ram_noinit$$
22000000 22000000        0     1         __ram_noinit$$Base = .
22000000 22000000      400     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.bss.g_main_stack)
22000000 22000000      400     1                 g_main_stack
22000400 22000400       2c     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.ram_noinit)
22000400 22000400       2c     1                 g_clock_freq
2200042c 2200042c        0     1         __ram_noinit$$Limit = .
22000430 22000430    a0d74    16 __ram_zero$$
22000430 22000430        0     1         __ram_zero$$Base = .
22000430 22000430       a8     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._SEGGER_RTT)
22000430 22000430       a8     1                 _SEGGER_RTT
220004d8 220004d8      800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acUpBuffer)
220004d8 220004d8      800     1                 _acUpBuffer
22000cd8 22000cd8       10     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.bss._acDownBuffer)
22000cd8 22000cd8       10     1                 _acDownBuffer
22000ce8 22000ce8        4     4         ./src/pdm.o:(.bss.g_total_collected_samples)
22000ce8 22000ce8        4     1                 g_total_collected_samples
22000cec 22000cec    9c400     4         ./src/pdm.o:(.bss.g_all_audio_data)
22000cec 22000cec    9c400     1                 g_all_audio_data
2209d0ec 2209d0ec        4     4         ./src/pdm.o:(.bss.g_sound_detection_count)
2209d0ec 2209d0ec        4     1                 g_sound_detection_count
2209d0f0 2209d0f0        4     4         ./src/pdm.o:(.bss.g_data_callback_count)
2209d0f0 2209d0f0        4     1                 g_data_callback_count
2209d0f4 2209d0f4     4000     4         ./src/pdm.o:(.bss.g_pdm0_buffer)
2209d0f4 2209d0f4     4000     1                 g_pdm0_buffer
220a10f4 220a10f4        4     4         ./src/pdm.o:(.bss.g_error_count)
220a10f4 220a10f4        4     1                 g_error_count
220a10f8 220a10f8        8     4         ./ra_gen/common_data.o:(.bss.g_ioport_ctrl)
220a10f8 220a10f8        8     1                 g_ioport_ctrl
220a1100 220a1100       2c     4         ./ra_gen/hal_data.o:(.bss.g_pdm0_ctrl)
220a1100 220a1100       2c     1                 g_pdm0_ctrl
220a112c 220a112c       54     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.bss.g_bsp_group_irq_sources)
220a112c 220a112c       54     1                 g_bsp_group_irq_sources
220a1180 220a1180        4     4         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.bss.g_protect_pfswe_counter)
220a1180 220a1180        4     1                 g_protect_pfswe_counter
220a1184 220a1184       10     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.bss.gp_renesas_isr_context)
220a1184 220a1184       10     1                 gp_renesas_isr_context
220a1194 220a1194        8     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.bss.g_protect_counters)
220a1194 220a1194        8     1                 g_protect_counters
220a119c 220a119c        4     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.bss.SystemCoreClock)
220a119c 220a119c        4     1                 SystemCoreClock
220a11a0 220a11a0        4    16         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.bss)
220a11a0 220a11a0        4     1                 __tls
220a11a4 220a11a4        0     1         __ram_zero$$Limit = .
220a11a4 220a11a4        0     1 __ram_tdata$$
220a11a4 220a11a4        0     1         __ram_tdata$$Base = .
220a11a4 220a11a4        0     1         __ram_tdata$$Load = LOADADDR ( __ram_tdata$$ )
220a11a4 220a11a4        0     1         __ram_tdata$$Limit = .
220a11a4 220a11a4        0     1 __ram_tbss$$
220a11a4 220a11a4        0     1         __ram_tbss$$Base = .
220a11a4 220a11a4        0     1         __ram_tbss$$Limit = .
220a11a8 220a11a8        0     1 __ram_thread_stack$$
220a11a8 220a11a8        0     1         __ram_thread_stack$$Base = .
220a11a8 220a11a8        0     1         __ram_thread_stack$$Limit = .
220a2000 220a2000        0     1 .ram.endof
220a2000 220a2000        0     1         __ddsc_RAM_END = .
220a2000 220a2000        0     1 .ram.flat_nsc
220a2000 220a2000        0     1         __sau_ddsc_RAM_NSC = .
 2000070  2000070     33be    16 __flash_readonly$$
 2000070  2000070        0     1         __flash_readonly$$Base = .
 2000070  2000070      186     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_WriteNoLock)
 2000070  2000070        0     1                 $t.6
 2000071  2000071      186     1                 SEGGER_RTT_WriteNoLock
 20001f6  20001f6       a6     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Write)
 20001f6  20001f6        0     1                 $t.8
 20001f7  20001f7       a6     1                 SEGGER_RTT_Write
 200029c  200029c       78     2         ./src/SEGGER_RTT/SEGGER_RTT.o:(.text.SEGGER_RTT_Init)
 200029c  200029c        0     1                 $t.26
 200029d  200029d       78     1                 SEGGER_RTT_Init
 2000314  2000314      488     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_vprintf)
 2000314  2000314        0     1                 $t.0
 2000315  2000315      488     1                 SEGGER_RTT_vprintf
 20003ae  20003ae        0     1                 $d.1
 20003bc  20003bc        0     1                 $t.2
 2000472  2000472        0     1                 $d.3
 2000494  2000494        0     1                 $t.4
 200079c  200079c      180     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text._PrintUnsigned)
 200079c  200079c        0     1                 $t.5
 200079d  200079d      180     1                 _PrintUnsigned
 200091c  200091c       22     2         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.text.SEGGER_RTT_printf)
 200091c  200091c        0     1                 $t.6
 200091d  200091d       22     1                 SEGGER_RTT_printf
 200093e  200093e        4     2         ./src/hal_entry.o:(.text.hal_entry)
 200093e  200093e        0     1                 $t.0
 200093f  200093f        4     1                 hal_entry
 2000942  2000942       1a     2         ./src/hal_entry.o:(.text.R_BSP_WarmStart)
 2000942  2000942        0     1                 $t.1
 2000943  2000943       1a     1                 R_BSP_WarmStart
 200095c  200095c      22e     2         ./src/pdm.o:(.text.dump_all_collected_data)
 200095c  200095c        0     1                 $t.1
 200095d  200095d      22e     1                 dump_all_collected_data
 2000b90  2000b90      260     8         ./src/pdm.o:(.text.analyze_audio_data)
 2000b90  2000b90        0     1                 $t.2
 2000b91  2000b91      260     1                 analyze_audio_data
 2000de0  2000de0        0     1                 $d.3
 2000df0  2000df0      11a     2         ./src/pdm.o:(.text.pdm0_callback)
 2000df0  2000df0        0     1                 $t.5
 2000df1  2000df1      11a     1                 pdm0_callback
 2000f10  2000f10      1f4     8         ./src/pdm.o:(.text.r_pdm_basic_messaging_core0_example)
 2000f10  2000f10        0     1                 $t.6
 2000f11  2000f11      1f4     1                 r_pdm_basic_messaging_core0_example
 20010f0  20010f0        0     1                 $d.7
 2001104  2001104        c     2         ./ra_gen/main.o:(.text.main)
 2001104  2001104        0     1                 $t.0
 2001105  2001105        c     1                 main
 2001110  2001110      15c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Open)
 2001110  2001110        0     1                 $t.0
 2001111  2001111      15c     1                 R_PDM_Open
 200126c  200126c       f0     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Start)
 200126c  200126c        0     1                 $t.1
 200126d  200126d       f0     1                 R_PDM_Start
 200135c  200135c       8e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Stop)
 200135c  200135c        0     1                 $t.2
 200135d  200135d       8e     1                 R_PDM_Stop
 20013ea  20013ea      15a     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_SoundDetectionEnable)
 20013ea  20013ea        0     1                 $t.3
 20013eb  20013eb      15a     1                 R_PDM_SoundDetectionEnable
 2001544  2001544      134     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_PDM_Close)
 2001544  2001544        0     1                 $t.7
 2001545  2001545      134     1                 R_PDM_Close
 2001678  2001678       96     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.r_pdm_dependent_drivers_configure)
 2001678  2001678        0     1                 $t.9
 2001679  2001679       96     1                 r_pdm_dependent_drivers_configure
 200170e  200170e       6e     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.R_BSP_IrqCfgEnable)
 200170e  200170e        0     1                 $t.10
 200170f  200170f       6e     1                 R_BSP_IrqCfgEnable
 200177c  200177c       88     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_sdet_isr)
 200177c  200177c        0     1                 $t.11
 200177d  200177d       88     1                 pdm_sdet_isr
 2001804  2001804       c4     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_dat_isr)
 2001804  2001804        0     1                 $t.12
 2001805  2001805       c4     1                 pdm_dat_isr
 20018c8  20018c8       7c     2         ./ra/fsp/src/r_pdm/r_pdm.o:(.text.pdm_err_isr)
 20018c8  20018c8        0     1                 $t.13
 20018c9  20018c9       7c     1                 pdm_err_isr
 2001944  2001944       18     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.R_IOPORT_Open)
 2001944  2001944        0     1                 $t.0
 2001945  2001945       18     1                 R_IOPORT_Open
 200195c  200195c       ce     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.r_ioport_pins_config)
 200195c  200195c        0     1                 $t.13
 200195d  200195d       ce     1                 r_ioport_pins_config
 2001a2a  2001a2a       de     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.text.bsp_vbatt_init)
 2001a2a  2001a2a        0     1                 $t.14
 2001a2b  2001a2b       de     1                 bsp_vbatt_init
 2001b08  2001b08       4a     2         ./ra/fsp/src/r_dmac/r_dmac.o:(.text.dmac_int_isr)
 2001b08  2001b08        0     1                 $t.12
 2001b09  2001b09       4a     1                 dmac_int_isr
 2001b54  2001b54       aa     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.SystemCoreClockUpdate)
 2001b54  2001b54        0     1                 $t.2
 2001b55  2001b55       aa     1                 SystemCoreClockUpdate
 2001b70  2001b70        0     1                 $d.3
 2001b74  2001b74        0     1                 $t.4
 2001c00  2001c00      610    16         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.bsp_clock_init)
 2001c00  2001c00        0     1                 $t.15
 2001c01  2001c01      610     1                 bsp_clock_init
 2001c7c  2001c7c        0     1                 $d.16
 2001c80  2001c80        0     1                 $t.17
 2001dfc  2001dfc        0     1                 $d.18
 2001e00  2001e00        0     1                 $t.19
 2001e88  2001e88        0     1                 $d.20
 2001e8c  2001e8c        0     1                 $t.21
 20021f0  20021f0        0     1                 $d.22
 2002210  2002210        2     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_SubClockStabilizeWaitAfterReset)
 2002210  2002210        0     1                 $t.25
 2002211  2002211        2     1                 R_BSP_SubClockStabilizeWaitAfterReset
 2002212  2002212       80     2         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.text.R_BSP_Init_RTC)
 2002212  2002212        0     1                 $t.27
 2002213  2002213       80     1                 R_BSP_Init_RTC
 2002292  2002292       7c     2         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.R_BSP_SoftwareDelay)
 2002292  2002292        0     1                 $t.0
 2002293  2002293       7c     1                 R_BSP_SoftwareDelay
 2002310  2002310        8     8         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.text.bsp_prv_software_delay_loop)
 2002310  2002310        0     1                 sw_delay_loop
 2002310  2002310        0     1                 $t.1
 2002311  2002311        8     1                 bsp_prv_software_delay_loop
 2002318  2002318       56     2         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.text.NMI_Handler)
 2002318  2002318        0     1                 $t.1
 2002319  2002319       56     1                 NMI_Handler
 200236e  200236e       2a     2         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.text.bsp_irq_cfg)
 200236e  200236e        0     1                 $t.0
 200236f  200236f       2a     1                 bsp_irq_cfg
 2002398  2002398       54     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectEnable)
 2002398  2002398        0     1                 $t.0
 2002399  2002399       54     1                 R_BSP_RegisterProtectEnable
 20023ec  20023ec       4e     2         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.text.R_BSP_RegisterProtectDisable)
 20023ec  20023ec        0     1                 $t.1
 20023ed  20023ed       4e     1                 R_BSP_RegisterProtectDisable
 200243a  200243a        e     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Reset_Handler)
 200243a  200243a        0     1                 $t.0
 200243b  200243b        e     1                 Reset_Handler
 2002448  2002448        4     2         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.text.Default_Handler)
 2002448  2002448        0     1                 $t.1
 2002449  2002449        4     1                 Default_Handler
 2002449  2002449        4     1                 HardFault_Handler
 2002449  2002449        4     1                 MemManage_Handler
 2002449  2002449        4     1                 BusFault_Handler
 2002449  2002449        4     1                 UsageFault_Handler
 2002449  2002449        4     1                 SecureFault_Handler
 2002449  2002449        4     1                 SVC_Handler
 2002449  2002449        4     1                 DebugMon_Handler
 2002449  2002449        4     1                 PendSV_Handler
 2002449  2002449        4     1                 SysTick_Handler
 2002450  2002450      2c6     8         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.text.SystemInit)
 2002450  2002450        0     1                 $t.0
 2002451  2002451      2c6     1                 SystemInit
 2002530  2002530        0     1                 memset_64_loop_start_0
 2002538  2002538        0     1                 memset_64_loop_end_0
 2002540  2002540        0     1                 memset_64_loop_start_1
 2002548  2002548        0     1                 memset_64_loop_end_1
 2002716  2002716        2     2         ./ra/board/ra8p1_ek/board_init.o:(.text.bsp_init)
 2002716  2002716        0     1                 $t.0
 2002717  2002717        2     1                 bsp_init
 2002718  2002718       2c     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.text._init_tls)
 2002718  2002718        0     1                 $t.0
 2002719  2002719       2c     1                 _init_tls
 2002734  2002734        0     1                 $d.1
 2002744  2002744       14     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.text._set_tls)
 2002744  2002744        0     1                 $t.0
 2002745  2002745       14     1                 _set_tls
 2002750  2002750        0     1                 $d.1
 2002758  2002758        8     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.text.bzero)
 2002758  2002758        0     1                 $t.0
 2002759  2002759        8     1                 bzero
 2002759  2002759        8     1                 __aeabi_memclr4
 2002759  2002759        8     1                 __aeabi_memclr8
 2002759  2002759        8     1                 __aeabi_memclr
 2002760  2002760       14     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.text.memcpy)
 2002760  2002760        0     1                 $t.0
 2002761  2002761       14     1                 memcpy
 2002761  2002761       14     1                 __aeabi_memcpy4
 2002761  2002761       14     1                 __aeabi_memcpy8
 2002761  2002761       14     1                 __aeabi_memcpy
 2002774  2002774        e     2         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.text.memset)
 2002774  2002774        0     1                 $t.0
 2002775  2002775        e     1                 memset
 2002788  2002788       30     8         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libclang_rt.builtins.a(floatundidf.c.obj):(.text.__aeabi_ul2d)
 2002788  2002788        0     1                 $t.2
 2002789  2002789       30     1                 __aeabi_ul2d
 20027b0  20027b0        0     1                 $d.3
 20027b8  20027b8       11     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.rodata._DoInit._aInitStr)
 20027b8  20027b8       11     1                 _DoInit._aInitStr
 20027c9  20027c9      414     1         <internal>:(.rodata.str1.1)
 2002bdd  2002bdd       10     1         <internal>:(.rodata.cst16)
 2002bf0  2002bf0       74     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg_extend)
 2002bf0  2002bf0       74     1                 g_pdm0_cfg_extend
 2002c64  2002c64       24     4         ./ra_gen/hal_data.o:(.rodata.g_pdm0_cfg)
 2002c64  2002c64       24     1                 g_pdm0_cfg
 2002c88  2002c88      4e8     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg_data)
 2002c88  2002c88      4e8     1                 g_bsp_pin_cfg_data
 2003170  2003170        c     4         ./ra_gen/pin_data.o:(.rodata.g_bsp_pin_cfg)
 2003170  2003170        c     1                 g_bsp_pin_cfg
 200317c  200317c        8     2         ./ra_gen/vector_data.o:(.rodata.g_interrupt_event_link_select)
 200317c  200317c        8     1                 g_interrupt_event_link_select
 2003184  2003184        6     2         ./ra/fsp/src/r_ioport/r_ioport.o:(.rodata.g_vbatt_pins_input)
 2003184  2003184        6     1                 g_vbatt_pins_input
 200318c  200318c       20     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.nocache_list)
 200318c  200318c       20     1                 nocache_list
 20031ac  20031ac       18     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.g_init_info)
 20031ac  20031ac       18     1                 g_init_info
 20031c4  20031c4       84     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.zero_list)
 20031c4  20031c4       84     1                 zero_list
 2003248  2003248      190     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.rodata.copy_list)
 2003248  2003248      190     1                 copy_list
 20033d8  20033d8        8     2         <internal>:(.rodata.cst8)
 20033e0  20033e0       4e     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.version)
 20033e0  20033e0        4     1                 g_fsp_version
 20033e4  20033e4        6     1                 g_fsp_version_string
 20033ea  20033ea       44     1                 g_fsp_version_build_string
 200342e  200342e        0     1         __flash_readonly$$Limit = .
 200342e  200342e        0     1 __flash_preinit_array$$
 200342e  200342e        0     1         __preinit_array_start = .
 200342e  200342e        0     1         __preinit_array_end = .
 200342e  200342e        0     1 __flash_init_array$$
 200342e  200342e        0     1         __init_array_start = .
 200342e  200342e        0     1         __init_array_end = .
 200342e  200342e        0     1 __flash_fini_array$$
 200342e  200342e        0     1         __fini_array_start = .
 200342e  200342e        0     1         __fini_array_end = .
 200342e  200342e        0     1 __flash_arm.exidx$$
 200342e  200342e        0     1         __exidx_start = .
 200342e  200342e        0     1         __exidx_end = .
 2008000  2008000        0     1 .flash.endof
 2008000  2008000        0     1         __ddsc_FLASH_END = .
 2008000  2008000        0     1 .flash.flat_nsc
 2008000  2008000        0     1         __sau_ddsc_FLASH_NSC = .
 2c9f040  2c9f040        0     1 .option_setting_ofs0.startof
 2c9f040  2c9f040        0     1         __ddsc_OPTION_SETTING_OFS0_START = .
 2c9f040  2c9f040        4     4 __option_setting_ofs0_reg$$
 2c9f040  2c9f040        0     1         __option_setting_ofs0_reg$$Base = .
 2c9f040  2c9f040        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs0)
 2c9f040  2c9f040        4     1                 g_bsp_cfg_option_setting_ofs0
 2c9f044  2c9f044        0     1         __option_setting_ofs0_reg$$Limit = .
 2c9f044  2c9f044        0     1 .option_setting_ofs0.endof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS0_END = .
 2c9f044  2c9f044        0     1 .option_setting_ofs2.startof
 2c9f044  2c9f044        0     1         __ddsc_OPTION_SETTING_OFS2_START = .
 2c9f044  2c9f044        4     4 __option_setting_ofs2_reg$$
 2c9f044  2c9f044        0     1         __option_setting_ofs2_reg$$Base = .
 2c9f044  2c9f044        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs2)
 2c9f044  2c9f044        4     1                 g_bsp_cfg_option_setting_ofs2
 2c9f048  2c9f048        0     1         __option_setting_ofs2_reg$$Limit = .
 2c9f048  2c9f048        0     1 .option_setting_ofs2.endof
 2c9f048  2c9f048        0     1         __ddsc_OPTION_SETTING_OFS2_END = .
 2c9f074  2c9f074        0     1 .option_setting_sas.startof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_START = .
 2c9f074  2c9f074        0     1 __option_setting_sas_reg$$
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Base = .
 2c9f074  2c9f074        0     1         __option_setting_sas_reg$$Limit = .
 2c9f074  2c9f074        0     1 .option_setting_sas.endof
 2c9f074  2c9f074        0     1         __ddsc_OPTION_SETTING_SAS_END = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.startof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_START = .
12c9f4c0 12c9f4c0        0     1 __option_setting_ofs1_reg$$
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Base = .
12c9f4c0 12c9f4c0        0     1         __option_setting_ofs1_reg$$Limit = .
12c9f4c0 12c9f4c0        0     1 .option_setting_ofs1.endof
12c9f4c0 12c9f4c0        0     1         __ddsc_OPTION_SETTING_OFS1_END = .
 2c9f0c0  2c9f0c0        0     1 .option_setting_ofs1_sec.startof
 2c9f0c0  2c9f0c0        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_START = .
 2c9f0c0  2c9f0c0        4     4 __option_setting_ofs1_sec_reg$$
 2c9f0c0  2c9f0c0        0     1         __option_setting_ofs1_sec_reg$$Base = .
 2c9f0c0  2c9f0c0        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sec)
 2c9f0c0  2c9f0c0        4     1                 g_bsp_cfg_option_setting_ofs1_sec
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs1_sec_reg$$Limit = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs1_sec.endof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS1_SEC_END = .
 2c9f120  2c9f120        0     1 .option_setting_ofs1_sel.startof
 2c9f120  2c9f120        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_START = .
 2c9f120  2c9f120        4     4 __option_setting_ofs1_sel_reg$$
 2c9f120  2c9f120        0     1         __option_setting_ofs1_sel_reg$$Base = .
 2c9f120  2c9f120        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs1_sel)
 2c9f120  2c9f120        4     1                 g_bsp_cfg_option_setting_ofs1_sel
 2c9f124  2c9f124        0     1         __option_setting_ofs1_sel_reg$$Limit = .
 2c9f124  2c9f124        0     1 .option_setting_ofs1_sel.endof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS1_SEL_END = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.startof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_START = .
12c9f4c4 12c9f4c4        0     1 __option_setting_ofs3_reg$$
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Base = .
12c9f4c4 12c9f4c4        0     1         __option_setting_ofs3_reg$$Limit = .
12c9f4c4 12c9f4c4        0     1 .option_setting_ofs3.endof
12c9f4c4 12c9f4c4        0     1         __ddsc_OPTION_SETTING_OFS3_END = .
 2c9f0c4  2c9f0c4        0     1 .option_setting_ofs3_sec.startof
 2c9f0c4  2c9f0c4        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_START = .
 2c9f0c4  2c9f0c4        4     4 __option_setting_ofs3_sec_reg$$
 2c9f0c4  2c9f0c4        0     1         __option_setting_ofs3_sec_reg$$Base = .
 2c9f0c4  2c9f0c4        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sec)
 2c9f0c4  2c9f0c4        4     1                 g_bsp_cfg_option_setting_ofs3_sec
 2c9f0c8  2c9f0c8        0     1         __option_setting_ofs3_sec_reg$$Limit = .
 2c9f0c8  2c9f0c8        0     1 .option_setting_ofs3_sec.endof
 2c9f0c8  2c9f0c8        0     1         __ddsc_OPTION_SETTING_OFS3_SEC_END = .
 2c9f124  2c9f124        0     1 .option_setting_ofs3_sel.startof
 2c9f124  2c9f124        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_START = .
 2c9f124  2c9f124        4     4 __option_setting_ofs3_sel_reg$$
 2c9f124  2c9f124        0     1         __option_setting_ofs3_sel_reg$$Base = .
 2c9f124  2c9f124        4     4         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.option_setting_ofs3_sel)
 2c9f124  2c9f124        4     1                 g_bsp_cfg_option_setting_ofs3_sel
 2c9f128  2c9f128        0     1         __option_setting_ofs3_sel_reg$$Limit = .
 2c9f128  2c9f128        0     1 .option_setting_ofs3_sel.endof
 2c9f128  2c9f128        0     1         __ddsc_OPTION_SETTING_OFS3_SEL_END = .
12c9f600 12c9f600        0     1 .option_setting_bps.startof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_START = .
12c9f600 12c9f600        0     1 __option_setting_bps_reg$$
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Base = .
12c9f600 12c9f600        0     1         __option_setting_bps_reg$$Limit = .
12c9f600 12c9f600        0     1 .option_setting_bps.endof
12c9f600 12c9f600        0     1         __ddsc_OPTION_SETTING_BPS_END = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.startof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_START = .
 2c9f200  2c9f200        0     1 __option_setting_bps_sec_reg$$
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Base = .
 2c9f200  2c9f200        0     1         __option_setting_bps_sec_reg$$Limit = .
 2c9f200  2c9f200        0     1 .option_setting_bps_sec.endof
 2c9f200  2c9f200        0     1         __ddsc_OPTION_SETTING_BPS_SEC_END = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.startof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_START = .
 2e07700  2e07700        0     1 __option_setting_otp_pbps_sec_reg$$
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Base = .
 2e07700  2e07700        0     1         __option_setting_otp_pbps_sec_reg$$Limit = .
 2e07700  2e07700        0     1 .option_setting_otp_pbps_sec.endof
 2e07700  2e07700        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_SEC_END = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.startof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_START = .
12e07780 12e07780        0     1 __option_setting_otp_pbps_reg$$
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Base = .
12e07780 12e07780        0     1         __option_setting_otp_pbps_reg$$Limit = .
12e07780 12e07780        0     1 .option_setting_otp_pbps.endof
12e07780 12e07780        0     1         __ddsc_OPTION_SETTING_OTP_PBPS_END = .
12e07780 12e07780        0     1 PROVIDE ( __tls_base = ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_source = LOADADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tdata_size = SIZEOF ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_offset = ADDR ( __ram_tbss$$ ) - ADDR ( __ram_tdata$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __tbss_size = SIZEOF ( __ram_tbss$$ ) )
12e07780 12e07780        0     1 PROVIDE ( __arm32_tls_tcb_offset = 8 )
       0        0     3e9c     1 .debug_loclists
       0        0     1800     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_loclists)
    1800     1800      7ec     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_loclists)
    1fec     1fec       20     1         ./src/hal_entry.o:(.debug_loclists)
    200c     200c      2fe     1         ./src/pdm.o:(.debug_loclists)
    230a     230a      a15     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_loclists)
    2d1f     2d1f      4ae     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_loclists)
    31cd     31cd      499     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_loclists)
    3666     3666      411     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_loclists)
    3a77     3a77       1d     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_loclists)
    3a94     3a94      105     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_loclists)
    3b99     3b99       35     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_loclists)
    3bce     3bce       5c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_loclists)
    3c2a     3c2a       55     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_loclists)
    3c7f     3c7f       1e     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_loclists)
    3c9d     3c9d       36     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_loclists)
    3cd3     3cd3       cc     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_loclists)
    3d9f     3d9f       2a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_loclists)
    3dc9     3dc9       1b     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_loclists)
    3de4     3de4       7a     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_loclists)
    3e5e     3e5e       3e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_loclists)
       0        0     2e5f     1 .debug_abbrev
       0        0      214     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_abbrev)
     214      214      1e5     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_abbrev)
     3f9      3f9      119     1         ./src/hal_entry.o:(.debug_abbrev)
     512      512      217     1         ./src/pdm.o:(.debug_abbrev)
     729      729      10d     1         ./ra_gen/common_data.o:(.debug_abbrev)
     836      836      217     1         ./ra_gen/hal_data.o:(.debug_abbrev)
     a4d      a4d       3c     1         ./ra_gen/main.o:(.debug_abbrev)
     a89      a89       e6     1         ./ra_gen/pin_data.o:(.debug_abbrev)
     b6f      b6f       a8     1         ./ra_gen/vector_data.o:(.debug_abbrev)
     c17      c17      40a     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_abbrev)
    1021     1021      32c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_abbrev)
    134d     134d      44d     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_abbrev)
    179a     179a       a2     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_abbrev)
    183c     183c      31e     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_abbrev)
    1b5a     1b5a      149     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_abbrev)
    1ca3     1ca3       ad     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_abbrev)
    1d50     1d50      208     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_abbrev)
    1f58     1f58       44     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_abbrev)
    1f9c     1f9c      1d3     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_abbrev)
    216f     216f      17a     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_abbrev)
    22e9     22e9      216     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_abbrev)
    24ff     24ff       67     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_abbrev)
    2566     2566      1c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_abbrev)
    272a     272a       a7     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_abbrev)
    27d1     27d1      2bb     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_abbrev)
    2a8c     2a8c       43     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_abbrev)
    2acf     2acf       91     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_abbrev)
    2b60     2b60       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_abbrev)
    2b8e     2b8e       74     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_abbrev)
    2c02     2c02       62     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_abbrev)
    2c64     2c64       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_abbrev)
    2c85     2c85       94     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_abbrev)
    2d19     2d19       a0     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_abbrev)
    2db9     2db9       85     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_abbrev)
    2e3e     2e3e       21     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_abbrev)
       0        0    35c74     1 .debug_info
       0        0     15b1     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_info)
    15b1     15b1      454     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_info)
    1a05     1a05      a05     1         ./src/hal_entry.o:(.debug_info)
    240a     240a      c40     1         ./src/pdm.o:(.debug_info)
    304a     304a      be2     1         ./ra_gen/common_data.o:(.debug_info)
    3c2c     3c2c     25f1     1         ./ra_gen/hal_data.o:(.debug_info)
    621d     621d       37     1         ./ra_gen/main.o:(.debug_info)
    6254     6254      49c     1         ./ra_gen/pin_data.o:(.debug_info)
    66f0     66f0      90c     1         ./ra_gen/vector_data.o:(.debug_info)
    6ffc     6ffc     3edb     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_info)
    aed7     aed7     8152     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_info)
   13029    13029     38ef     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_info)
   16918    16918      20b     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_info)
   16b23    16b23     7eb0     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_info)
   1e9d3    1e9d3      58a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_info)
   1ef5d    1ef5d      104     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_info)
   1f061    1f061     11c7     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_info)
   20228    20228       43     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_info)
   2026b    2026b     1611     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_info)
   2187c    2187c     15b8     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_info)
   22e34    22e34     5294     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_info)
   280c8    280c8       5f     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_info)
   28127    28127     6a6d     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_info)
   2eb94    2eb94       b1     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_info)
   2ec45    2ec45     6a82     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_info)
   356c7    356c7       3b     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_info)
   35702    35702       88     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_info)
   3578a    3578a       2e     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_info)
   357b8    357b8       64     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_info)
   3581c    3581c       60     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_info)
   3587c    3587c      13d     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_info)
   359b9    359b9       76     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_info)
   35a2f    35a2f       97     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_info)
   35ac6    35ac6       78     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_info)
   35b3e    35b3e      136     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_info)
       0        0      808     1 .debug_rnglists
       0        0      1d5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_rnglists)
     1d5      1d5       c1     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_rnglists)
     296      296       17     1         ./src/hal_entry.o:(.debug_rnglists)
     2ad      2ad       98     1         ./src/pdm.o:(.debug_rnglists)
     345      345      122     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_rnglists)
     467      467       6d     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_rnglists)
     4d4      4d4      170     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_rnglists)
     644      644       c2     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_rnglists)
     706      706       1a     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_rnglists)
     720      720       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_rnglists)
     737      737       17     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_rnglists)
     74e      74e       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_rnglists)
     76e      76e       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_rnglists)
     792      792       1b     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_rnglists)
     7ad      7ad       17     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_rnglists)
     7c4      7c4       44     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_rnglists)
       0        0    1066c     1 .debug_str_offsets
       0        0      188     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_str_offsets)
     188      188       c4     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_str_offsets)
     24c      24c      81c     1         ./src/hal_entry.o:(.debug_str_offsets)
     a68      a68      5d8     1         ./src/pdm.o:(.debug_str_offsets)
    1040     1040      8b4     1         ./ra_gen/common_data.o:(.debug_str_offsets)
    18f4     18f4     131c     1         ./ra_gen/hal_data.o:(.debug_str_offsets)
    2c10     2c10       1c     1         ./ra_gen/main.o:(.debug_str_offsets)
    2c2c     2c2c      428     1         ./ra_gen/pin_data.o:(.debug_str_offsets)
    3054     3054      804     1         ./ra_gen/vector_data.o:(.debug_str_offsets)
    3858     3858     1334     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_str_offsets)
    4b8c     4b8c     2230     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_str_offsets)
    6dbc     6dbc     16dc     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_str_offsets)
    8498     8498       ac     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_str_offsets)
    8544     8544     1a54     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_str_offsets)
    9f98     9f98      45c     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_str_offsets)
    a3f4     a3f4       74     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_str_offsets)
    a468     a468      7d4     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_str_offsets)
    ac3c     ac3c       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_str_offsets)
    ac60     ac60      89c     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_str_offsets)
    b4fc     b4fc      b8c     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_str_offsets)
    c088     c088     1318     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_str_offsets)
    d3a0     d3a0       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_str_offsets)
    d3cc     d3cc     16ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_str_offsets)
    eab8     eab8       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_str_offsets)
    eaf4     eaf4     1a00     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_str_offsets)
   104f4    104f4       1c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_str_offsets)
   10510    10510       3c     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_str_offsets)
   1054c    1054c       1c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_str_offsets)
   10568    10568       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_str_offsets)
   10598    10598       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_str_offsets)
   105c8    105c8       30     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_str_offsets)
   105f8    105f8       3c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_str_offsets)
   10634    10634       38     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_str_offsets)
       0        0    1037a     1 .debug_str
       0        0    1037a     1         <internal>:(.debug_str)
       0        0      7f4     1 .debug_addr
       0        0      1b8     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_addr)
     1b8      1b8       40     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_addr)
     1f8      1f8       14     1         ./src/hal_entry.o:(.debug_addr)
     20c      20c      128     1         ./src/pdm.o:(.debug_addr)
     334      334       14     1         ./ra_gen/common_data.o:(.debug_addr)
     348      348       30     1         ./ra_gen/hal_data.o:(.debug_addr)
     378      378        c     1         ./ra_gen/main.o:(.debug_addr)
     384      384       10     1         ./ra_gen/pin_data.o:(.debug_addr)
     394      394       10     1         ./ra_gen/vector_data.o:(.debug_addr)
     3a4      3a4       d0     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_addr)
     474      474       8c     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_addr)
     500      500       5c     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_addr)
     55c      55c       30     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_addr)
     58c      58c       c4     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_addr)
     650      650       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_addr)
     670      670       20     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_addr)
     690      690       1c     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_addr)
     6ac      6ac        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_addr)
     6b8      6b8       24     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_addr)
     6dc      6dc       18     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_addr)
     6f4      6f4       2c     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_addr)
     720      720        c     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_addr)
     72c      72c       14     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_addr)
     740      740       1c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_addr)
     75c      75c       3c     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_addr)
     798      798        c     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_addr)
     7a4      7a4       10     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_addr)
     7b4      7b4        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_addr)
     7c0      7c0        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_addr)
     7cc      7cc       10     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_addr)
     7dc      7dc        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_addr)
     7e8      7e8        c     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_addr)
       0        0       29     1 .comment
       0        0       29     1         <internal>:(.comment)
       0        0       50     1 .ARM.attributes
       0        0       50     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.ARM.attributes)
       0        0     10c8     4 .debug_frame
       0        0      448     4         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_frame)
     448      448       8c     4         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_frame)
     4d4      4d4       34     4         ./src/hal_entry.o:(.debug_frame)
     508      508      114     4         ./src/pdm.o:(.debug_frame)
     61c      61c       24     4         ./ra_gen/common_data.o:(.debug_frame)
     640      640       24     4         ./ra_gen/hal_data.o:(.debug_frame)
     664      664       30     4         ./ra_gen/main.o:(.debug_frame)
     694      694      1e8     4         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_frame)
     87c      87c      18c     4         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_frame)
     a08      a08      154     4         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_frame)
     b5c      b5c      188     4         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_frame)
     ce4      ce4       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_frame)
     d28      d28       34     4         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_frame)
     d5c      d5c       48     4         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_frame)
     da4      da4       70     4         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_frame)
     e14      e14       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_frame)
     e44      e44       44     4         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_frame)
     e88      e88       30     4         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_frame)
     eb8      eb8       68     4         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_frame)
     f20      f20       40     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_frame)
     f60      f60       4c     4         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_frame)
     fac      fac       24     4         ./ra/board/ra8p1_ek/board_init.o:(.debug_frame)
     fd0      fd0       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_frame)
    1004     1004       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_frame)
    1028     1028       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_frame)
    104c     104c       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_frame)
    1070     1070       34     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_frame)
    10a4     10a4       24     4         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_frame)
       0        0     5b39     1 .debug_line
       0        0     16e5     1         ./src/SEGGER_RTT/SEGGER_RTT.o:(.debug_line)
    16e5     16e5      64c     1         ./src/SEGGER_RTT/SEGGER_RTT_printf.o:(.debug_line)
    1d31     1d31      12d     1         ./src/hal_entry.o:(.debug_line)
    1e5e     1e5e      551     1         ./src/pdm.o:(.debug_line)
    23af     23af       df     1         ./ra_gen/common_data.o:(.debug_line)
    248e     248e      168     1         ./ra_gen/hal_data.o:(.debug_line)
    25f6     25f6       5a     1         ./ra_gen/main.o:(.debug_line)
    2650     2650       a3     1         ./ra_gen/pin_data.o:(.debug_line)
    26f3     26f3       86     1         ./ra_gen/vector_data.o:(.debug_line)
    2779     2779      b22     1         ./ra/fsp/src/r_pdm/r_pdm.o:(.debug_line)
    329b     329b      581     1         ./ra/fsp/src/r_ioport/r_ioport.o:(.debug_line)
    381c     381c      617     1         ./ra/fsp/src/r_dmac/r_dmac.o:(.debug_line)
    3e33     3e33       8e     1         ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o:(.debug_line)
    3ec1     3ec1      a46     1         ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o:(.debug_line)
    4907     4907       ec     1         ./ra/fsp/src/bsp/mcu/all/bsp_common.o:(.debug_line)
    49f3     49f3      12f     1         ./ra/fsp/src/bsp/mcu/all/bsp_delay.o:(.debug_line)
    4b22     4b22      138     1         ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o:(.debug_line)
    4c5a     4c5a       75     1         ./ra/fsp/src/bsp/mcu/all/bsp_io.o:(.debug_line)
    4ccf     4ccf      197     1         ./ra/fsp/src/bsp/mcu/all/bsp_ipc.o:(.debug_line)
    4e66     4e66       e5     1         ./ra/fsp/src/bsp/mcu/all/bsp_irq.o:(.debug_line)
    4f4b     4f4b      11f     1         ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o:(.debug_line)
    506a     506a       9a     1         ./ra/fsp/src/bsp/mcu/all/bsp_sbrk.o:(.debug_line)
    5104     5104      1d2     1         ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o:(.debug_line)
    52d6     52d6       a4     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o:(.debug_line)
    537a     537a      2de     1         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o:(.debug_line)
    5658     5658       57     1         ./ra/board/ra8p1_ek/board_init.o:(.debug_line)
    56af     56af       8e     1         ./ra/board/ra8p1_ek/board_leds.o:(.debug_line)
    573d     573d       43     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_errno_errno.c.o):(.debug_line)
    5780     5780       a2     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o):(.debug_line)
    5822     5822       ad     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o):(.debug_line)
    58cf     58cf       45     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_line)
    5914     5914       a1     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o):(.debug_line)
    59b5     59b5       9f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o):(.debug_line)
    5a54     5a54       96     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o):(.debug_line)
    5aea     5aea       4f     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_line)
       0        0      ff1     1 .debug_line_str
       0        0      ff1     1         <internal>:(.debug_line_str)
       0        0       40     1 .debug_aranges
       0        0       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o):(.debug_aranges)
      20       20       20     1         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(strlen.S.o):(.debug_aranges)
       0        0     1e80     4 .symtab
       0        0     1e80     4         <internal>:(.symtab)
       0        0      c0c     1 .shstrtab
       0        0      c0c     1         <internal>:(.shstrtab)
       0        0     26e4     1 .strtab
       0        0     26e4     1         <internal>:(.strtab)

Cross Reference Table

Symbol                                            File
_SEGGER_RTT                                       ./src/SEGGER_RTT/SEGGER_RTT.o
__aeabi_memclr4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memcpy                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
SEGGER_RTT_WriteNoLock                            ./src/SEGGER_RTT/SEGGER_RTT.o
SEGGER_RTT_Write                                  ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_Init                                   ./src/SEGGER_RTT/SEGGER_RTT.o
                                                  ./src/pdm.o
SEGGER_RTT_vprintf                                ./src/SEGGER_RTT/SEGGER_RTT_printf.o
SEGGER_RTT_printf                                 ./src/SEGGER_RTT/SEGGER_RTT_printf.o
                                                  ./src/pdm.o
hal_entry                                         ./src/hal_entry.o
                                                  ./ra_gen/main.o
r_pdm_basic_messaging_core0_example               ./src/pdm.o
                                                  ./src/hal_entry.o
R_BSP_WarmStart                                   ./src/hal_entry.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_ioport_ctrl                                     ./ra_gen/common_data.o
                                                  ./src/hal_entry.o
g_bsp_pin_cfg                                     ./ra_gen/pin_data.o
                                                  ./src/hal_entry.o
                                                  ./ra_gen/common_data.o
R_IOPORT_Open                                     ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./src/hal_entry.o
g_total_collected_samples                         ./src/pdm.o
g_all_audio_data                                  ./src/pdm.o
dump_all_collected_data                           ./src/pdm.o
analyze_audio_data                                ./src/pdm.o
pdm0_callback                                     ./src/pdm.o
                                                  ./ra_gen/hal_data.o
g_pdm0_buffer                                     ./src/pdm.o
__aeabi_memcpy4                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_pdm0_ctrl                                       ./ra_gen/hal_data.o
                                                  ./src/pdm.o
g_pdm0_cfg                                        ./ra_gen/hal_data.o
                                                  ./src/pdm.o
R_PDM_Open                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_BSP_SoftwareDelay                               ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
                                                  ./src/pdm.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_PDM_SoundDetectionEnable                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Start                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Stop                                        ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
R_PDM_Close                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./src/pdm.o
g_pdm0_cfg_extend                                 ./ra_gen/hal_data.o
main                                              ./ra_gen/main.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_bsp_pin_cfg_data                                ./ra_gen/pin_data.o
g_vector_table                                    ./ra_gen/vector_data.o
pdm_sdet_isr                                      ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_dat_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
pdm_err_isr                                       ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra_gen/vector_data.o
dmac_int_isr                                      ./ra/fsp/src/r_dmac/r_dmac.o
                                                  ./ra_gen/vector_data.o
g_interrupt_event_link_select                     ./ra_gen/vector_data.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
gp_renesas_isr_context                            ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/r_pdm/r_pdm.o
                                                  ./ra/fsp/src/r_dmac/r_dmac.o
g_protect_pfswe_counter                           ./ra/fsp/src/bsp/mcu/all/bsp_io.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
R_BSP_RegisterProtectDisable                      ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_RegisterProtectEnable                       ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
                                                  ./ra/fsp/src/r_ioport/r_ioport.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_sdram.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_noinit_nocache$$Base                      fsp_gen.lld:404
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero_nocache$$Limit                       fsp_gen.lld:416
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_noinit_nocache$$Base                  fsp_gen.lld:454
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Limit                   fsp_gen.lld:466
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_noinit_nocache$$Base                  fsp_gen.lld:504
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Limit                   fsp_gen.lld:516
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_noinit_nocache$$Base                        fsp_gen.lld:622
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Limit                         fsp_gen.lld:634
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
g_init_info                                       ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__sdram_zero_nocache$$Base                        fsp_gen.lld:412
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Base                                fsp_gen.lld:429
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_zero$$Limit                               fsp_gen.lld:432
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero_nocache$$Base                    fsp_gen.lld:462
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Base                            fsp_gen.lld:479
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_zero$$Limit                           fsp_gen.lld:482
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero_nocache$$Base                    fsp_gen.lld:512
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Base                            fsp_gen.lld:529
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_zero$$Limit                           fsp_gen.lld:532
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Base                                 fsp_gen.lld:562
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_zero$$Limit                                fsp_gen.lld:565
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Base                                 fsp_gen.lld:595
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_zero$$Limit                                fsp_gen.lld:598
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero_nocache$$Base                          fsp_gen.lld:630
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Base                                  fsp_gen.lld:650
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_zero$$Limit                                 fsp_gen.lld:654
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Base                                  fsp_gen.lld:668
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tbss$$Limit                                 fsp_gen.lld:673
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Base                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Limit                     fsp_gen.lld:53
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi0_cs1$$Load                      fsp_gen.lld:48
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Base                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Limit                     fsp_gen.lld:184
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_ospi1_cs1$$Load                      fsp_gen.lld:179
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Base                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Limit                    fsp_gen.lld:284
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_data_flash$$Load                     fsp_gen.lld:279
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Base                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Limit                         fsp_gen.lld:399
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__sdram_from_flash$$Load                          fsp_gen.lld:394
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:70
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:65
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:196
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:191
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Base                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Limit                fsp_gen.lld:296
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_data_flash$$Load                 fsp_gen.lld:291
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Base                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Limit                     fsp_gen.lld:449
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi0_cs0_from_flash$$Load                      fsp_gen.lld:444
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Base                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Limit                 fsp_gen.lld:87
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi0_cs1$$Load                  fsp_gen.lld:82
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Base                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Limit                 fsp_gen.lld:208
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_ospi1_cs1$$Load                  fsp_gen.lld:203
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Base                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Limit                fsp_gen.lld:308
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_data_flash$$Load                 fsp_gen.lld:303
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Base                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Limit                     fsp_gen.lld:499
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ospi1_cs0_from_flash$$Load                      fsp_gen.lld:494
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Base                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:104
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi0_cs1$$Load                       fsp_gen.lld:99
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Base                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:220
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_ospi1_cs1$$Load                       fsp_gen.lld:215
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Base                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Limit                     fsp_gen.lld:320
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_data_flash$$Load                      fsp_gen.lld:315
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Base                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Limit                          fsp_gen.lld:549
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__itcm_from_flash$$Load                           fsp_gen.lld:544
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Base                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Limit                      fsp_gen.lld:121
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi0_cs1$$Load                       fsp_gen.lld:116
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Base                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Limit                      fsp_gen.lld:232
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_ospi1_cs1$$Load                       fsp_gen.lld:227
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Base                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Limit                     fsp_gen.lld:332
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_data_flash$$Load                      fsp_gen.lld:327
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Base                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Limit                          fsp_gen.lld:582
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__dtcm_from_flash$$Load                           fsp_gen.lld:577
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Base                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Limit                       fsp_gen.lld:144
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi0_cs1$$Load                        fsp_gen.lld:139
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Base                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Limit                       fsp_gen.lld:244
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_ospi1_cs1$$Load                        fsp_gen.lld:239
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Base                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Limit                      fsp_gen.lld:344
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_data_flash$$Load                       fsp_gen.lld:339
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Base                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Limit                           fsp_gen.lld:617
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_from_flash$$Load                            fsp_gen.lld:610
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Base                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Limit                                fsp_gen.lld:663
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
__ram_tdata$$Load                                 fsp_gen.lld:659
                                                  ./ra/fsp/src/bsp/mcu/ra8p1/bsp_linker.o
SystemCoreClockUpdate                             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
SystemCoreClock                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
bsp_clock_init                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
R_BSP_SubClockStabilizeWaitAfterReset             ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
R_BSP_Init_RTC                                    ./ra/fsp/src/bsp/mcu/all/bsp_clocks.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_init                                          ./ra/board/ra8p1_ek/board_init.o
                                                  ./ra/fsp/src/bsp/mcu/all/bsp_common.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
bsp_prv_software_delay_loop                       ./ra/fsp/src/bsp/mcu/all/bsp_delay.o
g_bsp_group_irq_sources                           ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
NMI_Handler                                       ./ra/fsp/src/bsp/mcu/all/bsp_group_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
bsp_irq_cfg                                       ./ra/fsp/src/bsp/mcu/all/bsp_irq.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
g_protect_counters                                ./ra/fsp/src/bsp/mcu/all/bsp_register_protection.o
Reset_Handler                                     ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SystemInit                                        ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
Default_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
g_main_stack                                      ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__Vectors                                         ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
HardFault_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
MemManage_Handler                                 ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
BusFault_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
UsageFault_Handler                                ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SecureFault_Handler                               ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SVC_Handler                                       ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
DebugMon_Handler                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
PendSV_Handler                                    ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
SysTick_Handler                                   ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o
__tls_base                                        fsp_gen.lld:1024
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_init_tls                                         /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
_set_tls                                          /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_end                                  fsp_gen.lld:739
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__init_array_start                                fsp_gen.lld:736
                                                  ./ra/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o
__aeabi_memclr                                    /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_source                                    fsp_gen.lld:1025
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tdata_size                                      fsp_gen.lld:1026
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_offset                                     fsp_gen.lld:1027
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__tbss_size                                       fsp_gen.lld:1028
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_inittls.c.o)
__arm32_tls_tcb_offset                            fsp_gen.lld:1029
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
__tls                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_read_tp.S.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(libc_picolib_machine_arm_tls.c.o)
bzero                                             /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memset                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memset.c.o)
                                                  /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
__aeabi_memclr8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(bzero.c.o)
memcpy                                            /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
__aeabi_memcpy8                                   /Applications/Renesas e2 studio with RA FSP v6.0.0/toolchains/LLVM-ET-Arm-18.1.3-Darwin-universal/bin/../lib/clang-runtimes/arm-none-eabi/armv8.1m.main_hard_fpdp_nomve_exn_rtti/lib/libc.a(memcpy.c.o)
