Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  3 21:14:44 2023
| Host         : Jonesy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu7cg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             992 |          187 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+------------------------+------------------+------------------+----------------+--------------+
|  PC/pc_use_reg[4]_0 |                        |                  |                1 |              1 |         1.00 |
|  PC/pc_use_reg[2]_0 |                        |                  |                1 |              1 |         1.00 |
|  PC/pc_use_reg[6]_2 |                        |                  |                2 |              2 |         1.00 |
|  PC/E[0]            |                        |                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG      |                        |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | PC/wmem                |                  |                2 |             32 |        16.00 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_20[0] |                  |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_11[0] |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_0[0]  |                  |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_22[0] |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_24[0] |                  |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_12[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_21[0] |                  |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_1[0]  |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_14[0] |                  |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_18[0] |                  |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_25[0] |                  |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6][0]    |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_16[0] |                  |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_17[0] |                  |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_2[0]  |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_23[0] |                  |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_26[0] |                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_19[0] |                  |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_27[0] |                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_10[0] |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_13[0] |                  |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_15[0] |                  |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_28[0] |                  |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_29[0] |                  |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_4[0]  |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_5[0]  |                  |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_7[0]  |                  |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_3[0]  |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_6[0]  |                  |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_8[0]  |                  |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG      | CU/pc_use_reg[6]_9[0]  |                  |               20 |             32 |         1.60 |
|  n_0_487_BUFG       |                        |                  |               32 |             33 |         1.03 |
+---------------------+------------------------+------------------+------------------+----------------+--------------+


