Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/control_ultrasonico.vhd" in Library work.
Architecture behavioral of Entity control_ultrasonico is up to date.
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/moduloAudio.vhd" in Library work.
Entity <moduloaudio> compiled.
Entity <moduloaudio> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/control_i2c.vhd" in Library work.
Architecture behavioral of Entity control_i2c is up to date.
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/transmiso_tx.vhd" in Library work.
Architecture behavioral of Entity transmiso_tx is up to date.
Compiling vhdl file "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>) with generics.
	bits_datos = 8

Analyzing hierarchy for entity <control_ultrasonico> in library <work> (architecture <behavioral>) with generics.
	distancia_max = 200
	f_reloj = 12000000
	t_cm_us = 706
	t_max_echo = 24000000
	t_trigg = 120

Analyzing hierarchy for entity <moduloAudio> in library <work> (architecture <behavioral>) with generics.
	clk12 = 120000
	m100 = 100
	m150 = 150
	m200 = 200
	m50 = 50

Analyzing hierarchy for entity <control_i2c> in library <work> (architecture <behavioral>) with generics.
	LOW_DISABLE = "00000000"
	PWR_MGMT_1 = "11010110"
	acelr = "11111100"
	clk_espacio = 120000
	escribir = "11010000"
	giros = "11100010"
	leer = "11010001"
	num_bit = 8
	t_cont = 30
	t_scl = 61

Analyzing hierarchy for entity <transmiso_tx> in library <work> (architecture <behavioral>) with generics.
	bits_datos = 8
	num_datos = 6
	t_bit = 104
	t_bit_extend = 12000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <TOP> in library <work> (Architecture <behavioral>).
	bits_datos = 8
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing generic Entity <control_ultrasonico> in library <work> (Architecture <behavioral>).
	distancia_max = 200
	f_reloj = 12000000
	t_cm_us = 706
	t_max_echo = 24000000
	t_trigg = 120
Entity <control_ultrasonico> analyzed. Unit <control_ultrasonico> generated.

Analyzing generic Entity <moduloAudio> in library <work> (Architecture <behavioral>).
	clk12 = 120000
	m100 = 100
	m150 = 150
	m200 = 200
	m50 = 50
Entity <moduloAudio> analyzed. Unit <moduloAudio> generated.

Analyzing generic Entity <control_i2c> in library <work> (Architecture <behavioral>).
	LOW_DISABLE = "00000000"
	PWR_MGMT_1 = "11010110"
	acelr = "11111100"
	clk_espacio = 120000
	escribir = "11010000"
	giros = "11100010"
	leer = "11010001"
	num_bit = 8
	t_cont = 30
	t_scl = 61
Entity <control_i2c> analyzed. Unit <control_i2c> generated.

Analyzing generic Entity <transmiso_tx> in library <work> (Architecture <behavioral>).
	bits_datos = 8
	num_datos = 6
	t_bit = 104
	t_bit_extend = 12000
Entity <transmiso_tx> analyzed. Unit <transmiso_tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_ultrasonico>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/control_ultrasonico.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dato>.
    Found 1-bit register for signal <trigg>.
    Found 25-bit register for signal <conteo>.
    Found 25-bit adder for signal <conteo$share0000> created at line 33.
    Found 8-bit register for signal <distancia>.
    Found 8-bit adder for signal <distancia$addsub0000> created at line 74.
    Found 25-bit comparator greater for signal <estado$cmp_gt0000> created at line 67.
    Found 25-bit comparator less for signal <estado$cmp_lt0000> created at line 45.
    Found 25-bit comparator less for signal <estado$cmp_lt0001> created at line 69.
    Found 8-bit comparator less for signal <estado$cmp_lt0002> created at line 73.
    Found 25-bit register for signal <pulsos>.
    Found 25-bit addsub for signal <pulsos$share0000> created at line 33.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  67 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <control_ultrasonico> synthesized.


Synthesizing Unit <moduloAudio>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/moduloAudio.vhd".
    Found 1-bit register for signal <salida_alarma>.
    Found 1-bit register for signal <clk_div>.
    Found 17-bit up counter for signal <contador_clk_div>.
    Found 8-bit register for signal <contador_distancia>.
    Found 8-bit register for signal <dist>.
    Found 7-bit comparator lessequal for signal <salida_alarma$cmp_le0000> created at line 69.
    Found 7-bit comparator lessequal for signal <salida_alarma$cmp_le0001> created at line 67.
    Found 4-bit register for signal <t_alto>.
    Found 7-bit up counter for signal <t_altocnt>.
    Found 6-bit register for signal <t_bajo>.
    Found 8-bit comparator greater for signal <t_bajo$cmp_gt0000> created at line 35.
    Found 8-bit comparator greater for signal <t_bajo$cmp_gt0001> created at line 37.
    Found 8-bit comparator greater for signal <t_bajo$cmp_gt0002> created at line 40.
    Found 8-bit comparator greater for signal <t_bajo$cmp_gt0003> created at line 43.
    Found 8-bit comparator less for signal <t_bajo$cmp_lt0000> created at line 35.
    Found 8-bit comparator less for signal <t_bajo$cmp_lt0001> created at line 37.
    Found 8-bit comparator less for signal <t_bajo$cmp_lt0002> created at line 40.
    Found 8-bit comparator less for signal <t_bajo$cmp_lt0003> created at line 43.
    Found 7-bit register for signal <t_bajocnt>.
    Found 7-bit adder for signal <t_bajocnt$addsub0000> created at line 69.
    Found 7-bit comparator greater for signal <t_bajocnt$cmp_gt0000> created at line 67.
    Summary:
	inferred   2 Counter(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <moduloAudio> synthesized.


Synthesizing Unit <control_i2c>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/control_i2c.vhd".
    Found finite state machine <FSM_1> for signal <secuencia>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | secuencia$not0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 72                                             |
    | Inputs             | 9                                              |
    | Outputs            | 29                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x2-bit ROM for signal <indice$rom0000>.
    Found 8-bit register for signal <datos_1>.
    Found 8-bit register for signal <datos_2>.
    Found 8-bit register for signal <datos_3>.
    Found 8-bit register for signal <datos_4>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 8-bit register for signal <cargador_1>.
    Found 8-bit register for signal <cargador_2>.
    Found 8-bit register for signal <cargador_3>.
    Found 8-bit register for signal <cargador_4>.
    Found 8-bit register for signal <cargador_regis>.
    Found 1-bit 8-to-1 multiplexer for signal <cargador_regis$mux0002> created at line 126.
    Found 5-bit register for signal <cont>.
    Found 5-bit adder for signal <cont$addsub0000> created at line 58.
    Found 17-bit register for signal <cont_1>.
    Found 17-bit adder for signal <cont_1$addsub0000> created at line 341.
    Found 6-bit up counter for signal <conteo>.
    Found 5-bit comparator less for signal <estado$cmp_lt0000> created at line 57.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 98.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 100.
    Found 1-bit register for signal <Mtridata_sda> created at line 52.
    Found 1-bit register for signal <Mtrien_sda> created at line 52.
    Found 1-bit register for signal <pas_scl>.
    Found 1-bit register for signal <paso>.
    Found 17-bit comparator less for signal <secuencia$cmp_lt0000> created at line 340.
    Found 1-bit register for signal <sig_scl>.
    Found 6-bit comparator less for signal <sig_scl$cmp_lt0000> created at line 358.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 102 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <control_i2c> synthesized.


Synthesizing Unit <transmiso_tx>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/transmiso_tx.vhd".
    Found finite state machine <FSM_3> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx>.
    Found 8-bit register for signal <cargador_1>.
    Found 8-bit register for signal <cargador_2>.
    Found 8-bit register for signal <cargador_3>.
    Found 8-bit register for signal <cargador_4>.
    Found 8-bit register for signal <cargador_5>.
    Found 8-bit register for signal <cargador_6>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$share0000> created at line 43.
    Found 14-bit register for signal <conteo_extend>.
    Found 14-bit adder for signal <conteo_extend$addsub0000> created at line 127.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 62.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 98.
    Found 14-bit comparator less for signal <estado$cmp_lt0002> created at line 126.
    Found 3-bit up counter for signal <indice>.
    Found 8-bit register for signal <salida>.
    Found 8-bit 8-to-1 multiplexer for signal <salida$mux0001>.
    Found 3-bit register for signal <select_senal>.
    Found 3-bit adder for signal <select_senal$addsub0000> created at line 121.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  81 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <transmiso_tx> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Lb_E6/Programas_Proyectos/Compilacion_programas_proyecto/FPGA_PROGRAMACION/TOP.vhd".
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 14-bit adder                                          : 1
 17-bit adder                                          : 1
 25-bit adder                                          : 2
 25-bit addsub                                         : 2
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 4
 17-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 73
 1-bit register                                        : 42
 14-bit register                                       : 1
 17-bit register                                       : 1
 25-bit register                                       : 4
 3-bit register                                        : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 18
# Comparators                                          : 26
 14-bit comparator less                                : 1
 17-bit comparator less                                : 1
 25-bit comparator greater                             : 2
 25-bit comparator less                                : 4
 3-bit comparator less                                 : 2
 5-bit comparator less                                 : 1
 6-bit comparator less                                 : 1
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 7-bit comparator lessequal                            : 2
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 6
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Inst_transmiso_tx/estado/FSM> on signal <estado[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 start       | 001
 datos       | 011
 stop        | 110
 stop_extend | 010
-------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_control_i2c/estado/FSM> on signal <estado[1:17]> with one-hot encoding.
--------------------------------------
 State           | Encoding
--------------------------------------
 idle            | 00000000000000001
 start           | 00000000000000010
 ingreso_com     | 00000000000000100
 ack             | 00000000000001000
 ingreso_regis   | 00000000000100000
 ack_2           | 00000000001000000
 ingreso_regis_2 | 00000000010000000
 ack_sub         | 00000001000000000
 start_2         | 00000000100000000
 ingreso_com_2   | 00000010000000000
 ack_3           | 00000100000000000
 info            | 00001000000000000
 ack_4           | 00010000000000000
 info_2          | 00100000000000000
 nack            | 01000000000000000
 stop            | 00000000000010000
 envio           | 10000000000000000
--------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_control_i2c/secuencia/FSM> on signal <secuencia[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 11
 10    | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_control_ultrasonico_1/estado/FSM> on signal <estado[1:3]> with gray encoding.
Optimizing FSM <Inst_control_ultrasonico_2/estado/FSM> on signal <estado[1:3]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 000
 disparo | 001
 eco     | 011
 contar  | 010
 calculo | 110
 envio   | 111
---------------------
INFO:Xst:2261 - The FF/Latch <t_bajo_5> in Unit <Inst_moduloAudio> is equivalent to the following FF/Latch, which will be removed : <t_alto_3> 
WARNING:Xst:1426 - The value init of the FF/Latch cargador_regis_6 hinder the constant cleaning in the block Inst_control_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch cargador_regis_7 hinder the constant cleaning in the block Inst_control_i2c.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <cargador_regis_0> has a constant value of 0 in block <Inst_control_i2c>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <control_i2c>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_indice_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <control_i2c> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 8x2-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 14-bit adder                                          : 1
 17-bit adder                                          : 1
 25-bit adder                                          : 2
 25-bit addsub                                         : 2
 3-bit adder                                           : 2
 5-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
# Counters                                             : 4
 17-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 352
 Flip-Flops                                            : 352
# Comparators                                          : 26
 14-bit comparator less                                : 1
 17-bit comparator less                                : 1
 25-bit comparator greater                             : 2
 25-bit comparator less                                : 4
 3-bit comparator less                                 : 2
 5-bit comparator less                                 : 1
 6-bit comparator less                                 : 1
 7-bit comparator greater                              : 1
 7-bit comparator less                                 : 1
 7-bit comparator lessequal                            : 2
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 6
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <t_bajo_5> in Unit <moduloAudio> is equivalent to the following FF/Latch, which will be removed : <t_alto_3> 
WARNING:Xst:1426 - The value init of the FF/Latch Inst_control_i2c/cargador_regis_6 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Inst_control_i2c/cargador_regis_7 hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <Inst_control_i2c/cargador_regis_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_control_i2c/cargador_regis_4> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <Inst_control_i2c/cargador_regis_2> 
INFO:Xst:2261 - The FF/Latch <Inst_control_i2c/cargador_regis_7> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <Inst_control_i2c/cargador_regis_6> 

Optimizing unit <TOP> ...

Optimizing unit <control_ultrasonico> ...

Optimizing unit <moduloAudio> ...

Optimizing unit <transmiso_tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 61.
FlipFlop Inst_control_i2c/pas_scl has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TOP> :
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_7>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_6>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_5>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_4>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_3>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_2>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_1>.
	Found 2-bit shift register for signal <Inst_moduloAudio/contador_distancia_0>.
Unit <TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 394
 Flip-Flops                                            : 394
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 1140
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 108
#      LUT2                        : 47
#      LUT2_D                      : 3
#      LUT2_L                      : 5
#      LUT3                        : 99
#      LUT3_D                      : 13
#      LUT3_L                      : 5
#      LUT4                        : 403
#      LUT4_D                      : 17
#      LUT4_L                      : 19
#      MUXCY                       : 209
#      MUXF5                       : 35
#      MUXF6                       : 8
#      VCC                         : 1
#      XORCY                       : 148
# FlipFlops/Latches                : 402
#      FD                          : 190
#      FDE                         : 153
#      FDR                         : 19
#      FDRE                        : 17
#      FDRS                        : 4
#      FDS                         : 18
#      FDSE                        : 1
# Shift Registers                  : 8
#      SRL16                       : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 3
#      IOBUF                       : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      424  out of    704    60%  
 Number of Slice Flip Flops:            402  out of   1408    28%  
 Number of 4 input LUTs:                746  out of   1408    52%  
    Number used as logic:               738
    Number used as Shift registers:       8
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    108     9%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
CLK                                | BUFGP                             | 395   |
Inst_moduloAudio/clk_div           | NONE(Inst_moduloAudio/t_altocnt_6)| 15    |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.699ns (Maximum Frequency: 149.270MHz)
   Minimum input arrival time before clock: 5.490ns
   Maximum output required time after clock: 6.949ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.699ns (frequency: 149.270MHz)
  Total number of paths / destination ports: 18515 / 573
-------------------------------------------------------------------------
Delay:               6.699ns (Levels of Logic = 11)
  Source:            Inst_control_ultrasonico_2/pulsos_0 (FF)
  Destination:       Inst_control_ultrasonico_2/pulsos_24 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_control_ultrasonico_2/pulsos_0 to Inst_control_ultrasonico_2/pulsos_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.495   0.559  Inst_control_ultrasonico_2/pulsos_0 (Inst_control_ultrasonico_2/pulsos_0)
     LUT4:I0->O            1   0.561   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_lut<0> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<0> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<1> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<2> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<3> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<4> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<5> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<5>)
     MUXCY:CI->O          10   0.179   0.752  Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<6> (Inst_control_ultrasonico_2/Mcompar_estado_cmp_gt0000_cy<6>)
     LUT4:I3->O            1   0.561   0.359  Inst_control_ultrasonico_2/pulsos_mux0002<0>14_SW0 (N98)
     LUT4_D:I3->O         24   0.561   1.066  Inst_control_ultrasonico_2/pulsos_mux0002<0>120 (Inst_control_ultrasonico_2/N01)
     LUT4:I3->O            1   0.561   0.000  Inst_control_ultrasonico_2/pulsos_mux0002<8>1 (Inst_control_ultrasonico_2/pulsos_mux0002<8>)
     FD:D                      0.197          Inst_control_ultrasonico_2/pulsos_16
    ----------------------------------------
    Total                      6.699ns (3.963ns logic, 2.736ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_moduloAudio/clk_div'
  Clock period: 5.218ns (frequency: 191.663MHz)
  Total number of paths / destination ports: 364 / 37
-------------------------------------------------------------------------
Delay:               5.218ns (Levels of Logic = 9)
  Source:            Inst_moduloAudio/t_bajocnt_0 (FF)
  Destination:       Inst_moduloAudio/t_altocnt_6 (FF)
  Source Clock:      Inst_moduloAudio/clk_div rising
  Destination Clock: Inst_moduloAudio/clk_div rising

  Data Path: Inst_moduloAudio/t_bajocnt_0 to Inst_moduloAudio/t_altocnt_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.495   0.635  Inst_moduloAudio/t_bajocnt_0 (Inst_moduloAudio/t_bajocnt_0)
     LUT2:I1->O            1   0.562   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_lut<0> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_lut<0>)
     MUXCY:S->O            1   0.523   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<0> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<1> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<2> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<3> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<4> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<5> (Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<5>)
     MUXCY:CI->O          11   0.179   0.901  Inst_moduloAudio/Mcompar_salida_alarma_cmp_le0001_cy<6> (Inst_moduloAudio/salida_alarma_cmp_le0001)
     LUT3:I0->O            7   0.561   0.602  Inst_moduloAudio/t_altocnt_and00001 (Inst_moduloAudio/t_altocnt_and0000)
     FDRE:R                    0.435          Inst_moduloAudio/t_altocnt_0
    ----------------------------------------
    Total                      5.218ns (3.080ns logic, 2.138ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 274 / 166
-------------------------------------------------------------------------
Offset:              5.490ns (Levels of Logic = 5)
  Source:            ECO_2 (PAD)
  Destination:       Inst_control_ultrasonico_2/pulsos_24 (FF)
  Destination Clock: CLK rising

  Data Path: ECO_2 to Inst_control_ultrasonico_2/pulsos_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  ECO_2_IBUF (ECO_2_IBUF)
     LUT3_L:I0->LO         1   0.561   0.123  Inst_control_ultrasonico_2/pulsos_mux0002<0>19 (Inst_control_ultrasonico_2/pulsos_mux0002<0>19)
     LUT4:I2->O            1   0.561   0.359  Inst_control_ultrasonico_2/pulsos_mux0002<0>14_SW0 (N98)
     LUT4_D:I3->O         24   0.561   1.066  Inst_control_ultrasonico_2/pulsos_mux0002<0>120 (Inst_control_ultrasonico_2/N01)
     LUT4:I3->O            1   0.561   0.000  Inst_control_ultrasonico_2/pulsos_mux0002<8>1 (Inst_control_ultrasonico_2/pulsos_mux0002<8>)
     FD:D                      0.197          Inst_control_ultrasonico_2/pulsos_16
    ----------------------------------------
    Total                      5.490ns (3.265ns logic, 2.225ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              6.949ns (Levels of Logic = 2)
  Source:            Inst_control_i2c/sig_scl (FF)
  Destination:       SCL (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_control_i2c/sig_scl to SCL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             31   0.495   1.139  Inst_control_i2c/sig_scl (Inst_control_i2c/sig_scl)
     LUT2:I1->O            1   0.562   0.357  Inst_control_i2c/scl1 (SCL_OBUF)
     OBUF:I->O                 4.396          SCL_OBUF (SCL)
    ----------------------------------------
    Total                      6.949ns (5.453ns logic, 1.496ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_moduloAudio/clk_div'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            Inst_moduloAudio/salida_alarma (FF)
  Destination:       BUZZER (PAD)
  Source Clock:      Inst_moduloAudio/clk_div rising

  Data Path: Inst_moduloAudio/salida_alarma to BUZZER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.495   0.357  Inst_moduloAudio/salida_alarma (Inst_moduloAudio/salida_alarma)
     OBUF:I->O                 4.396          BUZZER_OBUF (BUZZER)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.84 secs
 
--> 

Total memory usage is 4545620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    7 (   0 filtered)

