FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LVDS_TO_ECL_OUT";
2"TTL_TO_ECL_OUT";
3"NIM_TO_ECL_IN";
4"LVDS_TO_ECL_IN_N";
5"LVDS_TO_ECL_IN_P";
6"TTL_TO_ECL_IN";
7"ECL_TO_NIM_IN";
8"ECL_TO_LVDS_IN";
9"ECL_TO_TTL_IN";
10"NIM_TO_ECL_OUT";
11"ECL_TO_TTL_OUT";
12"ECL_TO_LVDS_OUT_P";
13"ECL_TO_LVDS_OUT_N";
14"ECL_TO_NIM_OUT";
15"RIBBON_PULSE_IN_P";
16"RIBBON_PULSE_IN_N";
17"LE";
18"CLK";
19"GENERIC_PULSE_IN";
20"DATA";
21"GENERIC_DELAY_IN";
22"PULSE_INV_IN";
23"RIBBON_PULSE_OUT_N";
24"GENERIC_DELAY_OUT";
25"RIBBON_PULSE_OUT_P";
26"GENERIC_PULSE_OUT";
27"PULSE_INV_OUT";
%"PULSE_INVERTER"
"1","(1475,1300)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"PULSE_INV_OUT"
VHDL_MODE"OUT"27;
"PULSE_INV_IN"
VHDL_MODE"IN"22;
%"INPORT"
"1","(-400,2550)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-400,2450)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-250,4050)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(-250,3950)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"OUTPORT"
"1","(3250,3900)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"OUTPORT"
"1","(3275,4075)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(2950,2175)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(2950,2125)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(2875,1300)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"RIBBON_DELAY"
"1","(1425,2275)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_OUT_N \B"
VHDL_MODE"OUT"23;
"PULSE_OUT_P"
VHDL_MODE"OUT"25;
"PULSE_IN_N \B"
VHDL_MODE"IN"16;
"PULSE_IN_P"
VHDL_MODE"IN"15;
%"ECL_TRANSLATION"
"1","(-2425,2750)","0","tubii_tk2_lib","I20";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"1;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"2;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"3;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"4;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"5;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"6;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"7;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"8;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"9;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"10;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"11;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"12;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"13;
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"14;
%"INPORT"
"1","(-4125,3300)","0","standard","I21";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-4125,3225)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-4125,3150)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-4125,3025)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(-4100,2550)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-4100,2350)","0","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-4100,2450)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"OUTPORT"
"1","(-675,3350)","0","standard","I28";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(-675,3175)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"1;
%"OUTPORT"
"1","(-675,2950)","0","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(-750,2550)","0","standard","I33";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(-750,2450)","0","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(-750,2400)","0","standard","I35";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"OUTPORT"
"1","(-775,2275)","0","standard","I36";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"14;
%"GENERIC_DELAYS"
"1","(1400,3800)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DELAY_OUT"
VHDL_MODE"OUT"24;
"PULSE_OUT"
VHDL_MODE"OUT"26;
"DELAY_IN"
VHDL_MODE"IN"21;
"PULSE_IN"
VHDL_MODE"IN"19;
"LE"
VHDL_MODE"IN"17;
"CLK"
VHDL_MODE"IN"18;
"DATA"
VHDL_MODE"IN"20;
%"INPORT"
"1","(-225,3725)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-225,3625)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-225,3550)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-450,1400)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
END.
