##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for HE_TIMER_CLK
		4.3::Critical Path Report for MOTOR_PWM_CLK
		4.4::Critical Path Report for STEERING_PWM_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
		5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
		5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK         | Frequency: 25.88 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: HE_TIMER_CLK      | Frequency: 29.85 MHz  | Target: 12.00 MHz  | 
Clock: MOTOR_PWM_CLK     | Frequency: 43.77 MHz  | Target: 1.00 MHz   | 
Clock: STEERING_PWM_CLK  | Frequency: 43.74 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          3034        N/A              N/A         N/A              N/A         N/A              N/A         
HE_TIMER_CLK      HE_TIMER_CLK      83333.3          49838       N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_PWM_CLK     MOTOR_PWM_CLK     1e+006           977154      N/A              N/A         N/A              N/A         N/A              N/A         
STEERING_PWM_CLK  STEERING_PWM_CLK  333333           310473      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                    Clock to Out  Clock Name:Phase    
---------------------------  ------------  ------------------  
CAPTURE_OUT_PIN(0)_PAD       23776         CyBUS_CLK:R         
COMPARATOR_OUT_PIN(0)_PAD    22687         CyBUS_CLK:R         
COUNTER_OUT_PIN(0)_PAD       27978         CyBUS_CLK:R         
PWM_OUT_PIN(0)_PAD           24986         MOTOR_PWM_CLK:R     
STEERING_PWM_OUT_PIN(0)_PAD  25080         STEERING_PWM_CLK:R  
TIMER_OUT_PIN(0)_PAD         37231         CyBUS_CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 25.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33533
-------------------------------------   ----- 
End-of-path arrival time (ps)           33533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   6259  17203   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  33533   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  33533   3034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HE_TIMER_CLK
******************************************
Clock: HE_TIMER_CLK
Frequency: 29.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MOTOR_PWM_CLK
*******************************************
Clock: MOTOR_PWM_CLK
Frequency: 43.77 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  17756  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  17756  977154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for STEERING_PWM_CLK
**********************************************
Clock: STEERING_PWM_CLK
Frequency: 43.74 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  310473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  310473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1


5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  17756  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  17756  977154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33533
-------------------------------------   ----- 
End-of-path arrival time (ps)           33533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   6259  17203   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  33533   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  33533   3034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3034p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33533
-------------------------------------   ----- 
End-of-path arrival time (ps)           33533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   6259  17203   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  33533   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  33533   3034  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 4876p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31701
-------------------------------------   ----- 
End-of-path arrival time (ps)           31701
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4427  15371   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  25081   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  25081   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  28391   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  28391   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  31701   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  31701   4876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 6344p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30223
-------------------------------------   ----- 
End-of-path arrival time (ps)           30223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   6259  17203   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30223   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30223   6344  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 8186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28391
-------------------------------------   ----- 
End-of-path arrival time (ps)           28391
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4427  15371   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  25081   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  25081   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  28391   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  28391   8186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26913
-------------------------------------   ----- 
End-of-path arrival time (ps)           26913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   6259  17203   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26913   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26913   9654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 10368p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19768
-------------------------------------   ----- 
End-of-path arrival time (ps)           19768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   8824  19768  10368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 10372p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19765
-------------------------------------   ----- 
End-of-path arrival time (ps)           19765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   8821  19765  10372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18683
-------------------------------------   ----- 
End-of-path arrival time (ps)           18683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   7739  18683  11453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 11462p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18675
-------------------------------------   ----- 
End-of-path arrival time (ps)           18675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell4         1694   1694   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      6184   7878   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350  11228   4611  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   7447  18675  11462  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 11496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25081
-------------------------------------   ----- 
End-of-path arrival time (ps)           25081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4427  15371   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  25081   4876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  25081  11496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 11613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18524
-------------------------------------   ----- 
End-of-path arrival time (ps)           18524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell4         1694   1694   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      6184   7878   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350  11228   4611  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   7296  18524  11613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12340p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17796
-------------------------------------   ----- 
End-of-path arrival time (ps)           17796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell4         1694   1694   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      6184   7878   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350  11228   4611  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   6568  17796  12340  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 12934p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17203
-------------------------------------   ----- 
End-of-path arrival time (ps)           17203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10        1675   1675   3034  RISE       1
Net_8187/main_0                                        macrocell6      5919   7594   3034  RISE       1
Net_8187/q                                             macrocell6      3350  10944   3034  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   6259  17203  12934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 13860p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16287
-------------------------------------   ----- 
End-of-path arrival time (ps)           16287
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell14   5343  16287  13860  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 14511p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15626
-------------------------------------   ----- 
End-of-path arrival time (ps)           15626
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell4             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell4         1694   1694   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell8      6184   7878   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell8      3350  11228   4611  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   4398  15626  14511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 14776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15371
-------------------------------------   ----- 
End-of-path arrival time (ps)           15371
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell11   4427  15371  14776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15370
-------------------------------------   ----- 
End-of-path arrival time (ps)           15370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell12   4427  15370  14776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 14830p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15317
-------------------------------------   ----- 
End-of-path arrival time (ps)           15317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell10         1675   1675   3034  RISE       1
Net_8187/main_0                                           macrocell6       5919   7594   3034  RISE       1
Net_8187/q                                                macrocell6       3350  10944   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell13   4373  15317  14830  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18333p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11814
-------------------------------------   ----- 
End-of-path arrival time (ps)           11814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell12   3674  11814  18333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   3672  11812  18335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 18864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21233
-------------------------------------   ----- 
End-of-path arrival time (ps)           21233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1           datapathcell5   3510   3510  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i          datapathcell6      0   3510  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1           datapathcell6   1430   4940  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i          datapathcell7      0   4940  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1           datapathcell7   1430   6370  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i          datapathcell8      0   6370  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb      datapathcell8   2950   9320  18864  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/main_0                 macrocell11     6248  15568  18864  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/q                      macrocell11     3350  18918  18864  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2314  21233  18864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 18937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21160
-------------------------------------   ----- 
End-of-path arrival time (ps)           21160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0           datapathcell5   3540   3540  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i          datapathcell6      0   3540  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0           datapathcell6   1440   4980  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i          datapathcell7      0   4980  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0           datapathcell7   1440   6420  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i          datapathcell8      0   6420  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb      datapathcell8   2960   9380  18937  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/main_0                 macrocell12     6109  15489  18937  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/q                      macrocell12     3350  18839  18937  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    2320  21160  18937  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10730
-------------------------------------   ----- 
End-of-path arrival time (ps)           10730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell13   2590  10730  19416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell14   2588  10728  19419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : Net_7738/main_0
Capture Clock  : Net_7738/clock_0
Path slack     : 21735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16422
-------------------------------------   ----- 
End-of-path arrival time (ps)           16422
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   3510   3510  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   3510  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1430   4940  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   4940  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1430   6370  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   6370  18864  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2950   9320  18864  RISE       1
Net_7738/main_0                                       macrocell5      7102  16422  21735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 22667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15489
-------------------------------------   ----- 
End-of-path arrival time (ps)           15489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   3540   3540  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   3540  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1440   4980  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   4980  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1440   6420  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   6420  18937  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2960   9380  18937  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0       macrocell10     6109  15489  22667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0            macrocell10         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 22771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17326
-------------------------------------   ----- 
End-of-path arrival time (ps)           17326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell11   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell12      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell12   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell13      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell13   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell14      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell14   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/main_1         macrocell19      3524  11664  22771  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/q              macrocell19      3350  15014  22771  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2312  17326  22771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 23674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16063
-------------------------------------   ----- 
End-of-path arrival time (ps)           16063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell3          1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell11   5087  16063  23674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 23674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16062
-------------------------------------   ----- 
End-of-path arrival time (ps)           16062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell3          1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell12   5087  16062  23674  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14386
-------------------------------------   ----- 
End-of-path arrival time (ps)           14386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell3       1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14   6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14   3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1  macrocell17   3410  14386  23771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 23787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                  iocell3       1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0  macrocell14   6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q       macrocell14   3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1   macrocell15   3394  14370  23787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 23787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell3       1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14   6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14   3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1  macrocell18   3394  14370  23787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 24429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15308
-------------------------------------   ----- 
End-of-path arrival time (ps)           15308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell3          1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell13   4332  15308  24429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24715p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  15876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell14   4181   5431  24715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14974
-------------------------------------   ----- 
End-of-path arrival time (ps)           14974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                    iocell3          1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell14      6012   7626  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell14      3350  10976  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell14   3998  14974  24763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell14      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 25026p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  15876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell13   3871   5121  25026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell13      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25652p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14445
-------------------------------------   ----- 
End-of-path arrival time (ps)           14445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0            datapathcell5   2320   2320  25652  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0i           datapathcell6      0   2320  25652  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0            datapathcell6   1430   3750  25652  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0i           datapathcell7      0   3750  25652  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0            datapathcell7   1430   5180  25652  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0i           datapathcell8      0   5180  25652  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0_comb       datapathcell8   2960   8140  25652  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    6305  14445  25652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  15876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell11   3120   4370  25776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell11      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25804p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_7738/q                                                macrocell5       1250   1250  15876  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell12   3093   4343  25804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell12      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                              iocell10      1675   1675   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0  macrocell15   8953  10628  27529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 27529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell10      1675   1675   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0  macrocell18   8953  10628  27529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 28084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell10      1675   1675   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0  macrocell17   8397  10072  28084  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 29467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                                iocell3       1614   1614  23674  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0  macrocell16   7075   8689  29467  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : Net_7123/main_0
Capture Clock  : Net_7123/clock_0
Path slack     : 29479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell3             0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb  iocell3       1614   1614  23674  RISE       1
Net_7123/main_0       macrocell4    7064   8678  29479  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_7738/q
Path End       : Net_7123/main_1
Capture Clock  : Net_7123/clock_0
Path slack     : 29498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7738/clock_0                                            macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_7738/q       macrocell5    1250   1250  15876  RISE       1
Net_7123/main_1  macrocell4    7409   8659  29498  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 31204p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6953
-------------------------------------   ---- 
End-of-path arrival time (ps)           6953
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell4             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                           iocell4       1694   1694   4611  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell9    5259   6953  31204  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/clock_0            macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32069p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9598
-------------------------------------   ---- 
End-of-path arrival time (ps)           9598
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                             iocell10       1675   1675   3034  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3   7923   9598  32069  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 32777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell10            0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell10       1675   1675   3034  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell2   7215   8890  32777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell18   1250   1250  34308  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell17   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q    macrocell18   1250   1250  34308  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2  macrocell15   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell18   1250   1250  34308  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell18   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q    macrocell17   1250   1250  34331  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell15   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell17   1250   1250  34331  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell18   2576   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34332p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3825
-------------------------------------   ---- 
End-of-path arrival time (ps)           3825
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell17   1250   1250  34331  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell17   2575   3825  34332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell17         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : Net_7123/main_2
Capture Clock  : Net_7123/clock_0
Path slack     : 34669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell16         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q  macrocell16   1250   1250  26913  RISE       1
Net_7123/main_2                                macrocell4    2238   3488  34669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q         macrocell15    1250   1250  36534  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2313   3563  36534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 53148p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  53148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 56458p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  56458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 59734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3939  12079  59734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 59738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  59738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2879  11019  60794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 60797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2876  11016  60797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 64695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   4538   7118  64695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65055p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16708
-------------------------------------   ----- 
End-of-path arrival time (ps)           16708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:status_tc\/main_1         macrocell7      2892  11032  65055  RISE       1
\HE_TIMER:TimerUDB:status_tc\/q              macrocell7      3350  14382  65055  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2326  16708  65055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 65102p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   4131   6711  65102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 66682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   2551   5131  66682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   2549   5129  66685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310473p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  310473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  313753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313770p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  310473  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   2763   8043  313770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 318242p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell20      1250   1250  314974  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   2321   3571  318242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell16      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 318254p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell20         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell20      1250   1250  314974  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   2309   3559  318254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5259/main_1
Capture Clock  : Net_5259/clock_0
Path slack     : 320334p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9490
-------------------------------------   ---- 
End-of-path arrival time (ps)           9490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  320334  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  320334  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  320334  RISE       1
Net_5259/main_1                               macrocell3       2310   9490  320334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \STEERING_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \STEERING_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 324625p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324625  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/main_0      macrocell20    2619   5199  324625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_5259/main_0
Capture Clock  : Net_5259/clock_0
Path slack     : 324632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324625  RISE       1
Net_5259/main_0                                  macrocell3     2611   5191  324632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  17756  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  17756  977154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2766   8046  980434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  977154  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2759   8039  980441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984416p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4064
-------------------------------------   ---- 
End-of-path arrival time (ps)           4064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  981136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2814   4064  984416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984425p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell13      1250   1250  981136  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   2805   4055  984425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell10      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1611/main_1
Capture Clock  : Net_1611/clock_0
Path slack     : 987007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  987007  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  987007  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  987007  RISE       1
Net_1611/main_1                            macrocell1       2303   9483  987007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1611/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_1611/main_0
Capture Clock  : Net_1611/clock_0
Path slack     : 991597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  991597  RISE       1
Net_1611/main_0                               macrocell1     2313   4893  991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1611/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MOTOR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MOTOR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 991597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  991597  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/main_0      macrocell13    2313   4893  991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell13         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

