
*** Running vivado
    with args -log ImageConv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ImageConv.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ImageConv.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 601.238 ; gain = 228.172
Command: read_checkpoint -auto_incremental -incremental C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/utils_1/imports/synth_1/ImageConv.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/utils_1/imports/synth_1/ImageConv.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ImageConv -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26964
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.926 ; gain = 440.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ImageConv' [C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/ImageConv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImageConv' (0#1) [C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/ImageConv.v:23]
WARNING: [Synth 8-6014] Unused sequential element calculated_O_reg was removed.  [C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/sources_1/new/ImageConv.v:80]
WARNING: [Synth 8-7129] Port reset in module ImageConv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2265.715 ; gain = 1241.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2265.715 ; gain = 1241.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2265.715 ; gain = 1241.172
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2265.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ImageConv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ImageConv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2371.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 2371.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 2371.848 ; gain = 1347.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2371.848 ; gain = 1347.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 2371.848 ; gain = 1347.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:40 ; elapsed = 00:04:17 . Memory (MB): peak = 2371.848 ; gain = 1347.305
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1542  
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2058  
	   2 Input    1 Bit        Muxes := 3096  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port reset in module ImageConv is either unconnected or has no load
DSP Report: Generating DSP clamp3, operation Mode is: A*B.
DSP Report: operator clamp3 is absorbed into DSP clamp3.
DSP Report: Generating DSP clamp2, operation Mode is: C+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp10 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp4 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp5 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp6 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp7 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp8 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp9 is absorbed into DSP clamp2.
DSP Report: Generating DSP clamp2, operation Mode is: PCIN+A*B.
DSP Report: operator clamp2 is absorbed into DSP clamp2.
DSP Report: operator clamp10 is absorbed into DSP clamp2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:43 ; elapsed = 00:07:03 . Memory (MB): peak = 2371.848 ; gain = 1347.305
---------------------------------------------------------------------------------
 Sort Area is ImageConv__GB3 clamp2_2 : 0 0 : 549 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 1 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 2 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 3 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 4 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 5 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 6 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp2_2 : 0 7 : 1001 7556 : Used 1 time 0
 Sort Area is ImageConv__GB3 clamp3_0 : 0 0 : 954 954 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ImageConv   | A*B         | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | C+A*B       | 9      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 16     | 9      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:08 ; elapsed = 00:07:30 . Memory (MB): peak = 2371.848 ; gain = 1347.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:18 ; elapsed = 00:10:47 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:47 ; elapsed = 00:15:44 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:05 ; elapsed = 00:16:04 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:05 ; elapsed = 00:16:04 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:10 ; elapsed = 00:16:09 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:10 ; elapsed = 00:16:10 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:13 ; elapsed = 00:16:12 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:13 ; elapsed = 00:16:12 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ImageConv   | A*B         | 30     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | C+A*B       | 8      | 18     | 48     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ImageConv   | PCIN+A*B    | 30     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    53|
|3     |DSP48E1 |     9|
|5     |LUT1    |     4|
|6     |LUT2    |   324|
|7     |LUT3    |  7270|
|8     |LUT4    |   764|
|9     |LUT5    |  1301|
|10    |LUT6    | 10101|
|11    |MUXF7   |  4256|
|12    |MUXF8   |  2056|
|13    |FDRE    | 12506|
|14    |IBUF    |    83|
|15    |OBUF    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:13 ; elapsed = 00:16:12 . Memory (MB): peak = 3966.875 ; gain = 2942.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:17 ; elapsed = 00:16:03 . Memory (MB): peak = 3966.875 ; gain = 2836.199
Synthesis Optimization Complete : Time (s): cpu = 00:14:13 ; elapsed = 00:16:19 . Memory (MB): peak = 3966.875 ; gain = 2942.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.639 . Memory (MB): peak = 3966.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ImageConv' is not ideal for floorplanning, since the cellview 'ImageConv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3966.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 434a4847
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:42 ; elapsed = 00:17:08 . Memory (MB): peak = 3966.875 ; gain = 3361.641
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.201 . Memory (MB): peak = 3966.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Theeban/Documents/Vivado/FPGA-ImageConvolution/EthernetCNNAccelerator.runs/synth_1/ImageConv.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3966.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ImageConv_utilization_synth.rpt -pb ImageConv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 12:32:39 2025...
