/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Benjamin Chao <benjamin.chao@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6897_H
#define _DT_BINDINGS_CLK_MT6897_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOPP_FAXI_SEL				1
#define CLK_TOP_U_FAXI_SEL				2
#define CLK_TOP_BUS_AXIMEM_SEL				3
#define CLK_TOP_DISP0_SEL				4
#define CLK_TOP_DISP1_SEL				5
#define CLK_TOP_OVL0_SEL				6
#define CLK_TOP_OVL1_SEL				7
#define CLK_TOP_MDP0_SEL				8
#define CLK_TOP_MDP1_SEL				9
#define CLK_TOP_MMINFRA_SEL				10
#define CLK_TOP_DSP_SEL					11
#define CLK_TOP_MFG_REF_SEL				12
#define CLK_TOP_MFGSC_REF_SEL				13
#define CLK_TOP_CAMTG2_SEL				14
#define CLK_TOP_CAMTG3_SEL				15
#define CLK_TOP_CAMTG4_SEL				16
#define CLK_TOP_CAMTG5_SEL				17
#define CLK_TOP_CAMTG6_SEL				18
#define CLK_TOP_CAMTG7_SEL				19
#define CLK_TOP_CAMTG8_SEL				20
#define CLK_TOP_UART_SEL				21
#define CLK_TOP_MSDC_MACRO_1P_SEL			22
#define CLK_TOP_MSDC_MACRO_2P_SEL			23
#define CLK_TOP_MSDC30_1_SEL				24
#define CLK_TOP_MSDC30_2_SEL				25
#define CLK_TOP_AUD_INTBUS_SEL				26
#define CLK_TOP_ATB_SEL					27
#define CLK_TOP_DP_SEL					28
#define CLK_TOP_DISP_PWM_SEL				29
#define CLK_TOP_USB_TOP_SEL				30
#define CLK_TOP_USB_XHCI_SEL				31
#define CLK_TOP_I2C_SEL					32
#define CLK_TOP_SENINF_SEL				33
#define CLK_TOP_SENINF1_SEL				34
#define CLK_TOP_SENINF2_SEL				35
#define CLK_TOP_SENINF3_SEL				36
#define CLK_TOP_SENINF4_SEL				37
#define CLK_TOP_SENINF5_SEL				38
#define CLK_TOP_AUD_ENGEN1_SEL				39
#define CLK_TOP_AUD_ENGEN2_SEL				40
#define CLK_TOP_AES_UFSFDE_SEL				41
#define CLK_TOP_U_SEL					42
#define CLK_TOP_PEXTP_MBIST_SEL				43
#define CLK_TOP_AUD_1_SEL				44
#define CLK_TOP_AUD_2_SEL				45
#define CLK_TOP_ADSP_SEL				46
#define CLK_TOP_AUDIO_LOCAL_BUS_SEL			47
#define CLK_TOP_DPMAIF_MAIN_SEL				48
#define CLK_TOP_VENC_SEL				49
#define CLK_TOP_VDEC_SEL				50
#define CLK_TOP_PWM_SEL					51
#define CLK_TOP_AUDIO_H_SEL				52
#define CLK_TOP_MCUPM_SEL				53
#define CLK_TOP_MEM_SUB_SEL				54
#define CLK_TOPP_FMEM_SUB_SEL				55
#define CLK_TOP_U_FMEM_SUB_SEL				56
#define CLK_TOP_EMI_N_SEL				57
#define CLK_TOP_EMI_S_SEL				58
#define CLK_TOP_CCU_AHB_SEL				59
#define CLK_TOP_AP2CONN_HOST_SEL			60
#define CLK_TOP_IMG1_SEL				61
#define CLK_TOP_IPE_SEL					62
#define CLK_TOP_MCU_ACP_SEL				63
#define CLK_TOP_MCU_L3GIC_SEL				64
#define CLK_TOP_MCU_INFRA_SEL				65
#define CLK_TOP_TL_SEL					66
#define CLK_TOP_PEXTP_FAXI_SEL				67
#define CLK_TOP_PEXTP_FMEM_SUB_SEL			68
#define CLK_TOP_EMI_INTERFACE_546_SEL			69
#define CLK_TOP_SPI0_SEL				70
#define CLK_TOP_SPI1_SEL				71
#define CLK_TOP_SPI2_SEL				72
#define CLK_TOP_SPI3_SEL				73
#define CLK_TOP_SPI4_SEL				74
#define CLK_TOP_SPI5_SEL				75
#define CLK_TOP_SPI6_SEL				76
#define CLK_TOP_SPI7_SEL				77
#define CLK_TOP_MMUP_SEL				78
#define CLK_TOP_DBGAO_26M_SEL				79
#define CLK_TOP_CAM_SEL					80
#define CLK_TOP_CAMTM_SEL				81
#define CLK_TOP_DPE_SEL					82
#define CLK_TOP_MFG_INT0_SEL				83
#define CLK_TOP_MFG1_INT1_SEL				84
#define CLK_TOP_APLL_I2SIN0_MCK_SEL			85
#define CLK_TOP_APLL_I2SIN1_MCK_SEL			86
#define CLK_TOP_APLL_I2SIN2_MCK_SEL			87
#define CLK_TOP_APLL_I2SIN3_MCK_SEL			88
#define CLK_TOP_APLL_I2SIN4_MCK_SEL			89
#define CLK_TOP_APLL_I2SIN6_MCK_SEL			90
#define CLK_TOP_APLL_I2SOUT0_MCK_SEL			91
#define CLK_TOP_APLL_I2SOUT1_MCK_SEL			92
#define CLK_TOP_APLL_I2SOUT2_MCK_SEL			93
#define CLK_TOP_APLL_I2SOUT3_MCK_SEL			94
#define CLK_TOP_APLL_I2SOUT4_MCK_SEL			95
#define CLK_TOP_APLL_I2SOUT6_MCK_SEL			96
#define CLK_TOP_APLL_FMI2S_MCK_SEL			97
#define CLK_TOP_APLL_TDMOUT_MCK_SEL			98
#define CLK_TOP_APLL12_CK_DIV_I2SIN0			99
#define CLK_TOP_APLL12_CK_DIV_I2SIN1			100
#define CLK_TOP_APLL12_CK_DIV_I2SIN2			101
#define CLK_TOP_APLL12_CK_DIV_I2SIN3			102
#define CLK_TOP_APLL12_CK_DIV_I2SIN4			103
#define CLK_TOP_APLL12_CK_DIV_I2SIN6			104
#define CLK_TOP_APLL12_CK_DIV_I2SOUT0			105
#define CLK_TOP_APLL12_CK_DIV_I2SOUT1			106
#define CLK_TOP_APLL12_CK_DIV_I2SOUT2			107
#define CLK_TOP_APLL12_CK_DIV_I2SOUT3			108
#define CLK_TOP_APLL12_CK_DIV_I2SOUT4			109
#define CLK_TOP_APLL12_CK_DIV_I2SOUT6			110
#define CLK_TOP_APLL12_CK_DIV_FMI2S			111
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_M			112
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_B			113
#define CLK_TOP_MFGPLL					114
#define CLK_TOP_MFGSCPLL				115
#define CLK_TOP_MAINPLL_D3				116
#define CLK_TOP_MAINPLL_D4				117
#define CLK_TOP_MAINPLL_D4_D2				118
#define CLK_TOP_MAINPLL_D4_D4				119
#define CLK_TOP_MAINPLL_D4_D8				120
#define CLK_TOP_MAINPLL_D5				121
#define CLK_TOP_MAINPLL_D5_D2				122
#define CLK_TOP_MAINPLL_D5_D4				123
#define CLK_TOP_MAINPLL_D6				124
#define CLK_TOP_MAINPLL_D6_D2				125
#define CLK_TOP_MAINPLL_D7				126
#define CLK_TOP_MAINPLL_D7_D2				127
#define CLK_TOP_MAINPLL_D7_D4				128
#define CLK_TOP_MAINPLL_D7_D8				129
#define CLK_TOP_MAINPLL_D9				130
#define CLK_TOP_UNIVPLL_D3				131
#define CLK_TOP_UNIVPLL_D4				132
#define CLK_TOP_UNIVPLL_D4_D2				133
#define CLK_TOP_UNIVPLL_D4_D4				134
#define CLK_TOP_UNIVPLL_D4_D8				135
#define CLK_TOP_UNIVPLL_D5				136
#define CLK_TOP_UNIVPLL_D5_D2				137
#define CLK_TOP_UNIVPLL_D5_D4				138
#define CLK_TOP_UNIVPLL_D6				139
#define CLK_TOP_UNIVPLL_D6_D2				140
#define CLK_TOP_UNIVPLL_D6_D4				141
#define CLK_TOP_UNIVPLL_D6_D8				142
#define CLK_TOP_UNIVPLL_D6_D16				143
#define CLK_TOP_UNIVPLL_D7				144
#define CLK_TOP_UNIVPLL_D7_D2				145
#define CLK_TOP_UNIVPLL_192M_D4				146
#define CLK_TOP_UNIVPLL_192M_D8				147
#define CLK_TOP_UNIVPLL_192M_D10			148
#define CLK_TOP_UNIVPLL_192M_D16			149
#define CLK_TOP_UNIVPLL_192M_D32			150
#define CLK_TOP_UNIVPLL_192M				151
#define CLK_TOP_USB20_PLL_D4				152
#define CLK_TOP_MPLL_208M				153
#define CLK_TOP_APLL1					154
#define CLK_TOP_APLL1_D2				155
#define CLK_TOP_APLL1_D4				156
#define CLK_TOP_APLL1_D8				157
#define CLK_TOP_APLL2					158
#define CLK_TOP_APLL2_D2				159
#define CLK_TOP_APLL2_D4				160
#define CLK_TOP_APLL2_D8				161
#define CLK_TOP_CLK26M_BYP				162
#define CLK_TOP_ADSPPLL					163
#define CLK_TOP_EMIPLL					164
#define CLK_TOP_IMGPLL_D2				165
#define CLK_TOP_IMGPLL_D5				166
#define CLK_TOP_MMPLL_D3				167
#define CLK_TOP_MMPLL_D4				168
#define CLK_TOP_MMPLL_D4_D2				169
#define CLK_TOP_MMPLL_D5				170
#define CLK_TOP_MMPLL_D5_D2				171
#define CLK_TOP_MMPLL_D6				172
#define CLK_TOP_MMPLL_D6_D2				173
#define CLK_TOP_MMPLL_D7				174
#define CLK_TOP_MMPLL_D9				175
#define CLK_TOP_TVDPLL					176
#define CLK_TOP_TVDPLL_D2				177
#define CLK_TOP_TVDPLL_D4				178
#define CLK_TOP_TVDPLL_D8				179
#define CLK_TOP_TVDPLL_D16				180
#define CLK_TOP_MSDCPLL					181
#define CLK_TOP_MSDCPLL_D2				182
#define CLK_TOP_CLKRTC					183
#define CLK_TOP_TCK_26M_MX8				184
#define CLK_TOP_TCK_26M_MX9				185
#define CLK_TOP_TCK_26M_MX10				186
#define CLK_TOP_TCK_26M_MX11				187
#define CLK_TOP_TCK_26M_MX12				188
#define CLK_TOP_F26M_CK_D2				189
#define CLK_TOP_OSC					190
#define CLK_TOP_OSC_D2					191
#define CLK_TOP_OSC_D3					192
#define CLK_TOP_OSC_D4					193
#define CLK_TOP_OSC_D5					194
#define CLK_TOP_OSC_D6					195
#define CLK_TOP_OSC_D7					196
#define CLK_TOP_OSC_D8					197
#define CLK_TOP_OSC_D10					198
#define CLK_TOP_OSC_D14					199
#define CLK_TOP_OSC_D16					200
#define CLK_TOP_OSC_D20					201
#define CLK_TOP_OSC_D32					202
#define CLK_TOP_OSC_D40					203
#define CLK_TOP_OSC_CK_2				204
#define CLK_TOP_OSC2_D2					205
#define CLK_TOP_OSC2_D3					206
#define CLK_TOP_ULPOSC					207
#define CLK_TOP_F26M					208
#define CLK_TOP_AXI					209
#define CLK_TOPP_FAXI					210
#define CLK_TOP_U_FAXI					211
#define CLK_TOP_BUS_AXIMEM				212
#define CLK_TOP_DISP0					213
#define CLK_TOP_DISP1					214
#define CLK_TOP_OVL0					215
#define CLK_TOP_OVL1					216
#define CLK_TOP_MDP0					217
#define CLK_TOP_MDP1					218
#define CLK_TOP_MMINFRA					219
#define CLK_TOP_DSP					220
#define CLK_TOP_MFG_REF					221
#define CLK_TOP_MFGSC_REF				222
#define CLK_TOP_CAMTG2					223
#define CLK_TOP_CAMTG3					224
#define CLK_TOP_CAMTG4					225
#define CLK_TOP_CAMTG5					226
#define CLK_TOP_CAMTG6					227
#define CLK_TOP_CAMTG7					228
#define CLK_TOP_CAMTG8					229
#define CLK_TOP_UART					230
#define CLK_TOP_MSDC_MACRO_1P				231
#define CLK_TOP_MSDC_MACRO_2P				232
#define CLK_TOP_MSDC30_1				233
#define CLK_TOP_MSDC30_2				234
#define CLK_TOP_AUD_INTBUS				235
#define CLK_TOP_ATB					236
#define CLK_TOP_DP					237
#define CLK_TOP_DISP_PWM				238
#define CLK_TOP_USB_TOP					239
#define CLK_TOP_USB_XHCI				240
#define CLK_TOP_I2C					241
#define CLK_TOP_SENINF					242
#define CLK_TOP_SENINF1					243
#define CLK_TOP_SENINF2					244
#define CLK_TOP_SENINF3					245
#define CLK_TOP_SENINF4					246
#define CLK_TOP_SENINF5					247
#define CLK_TOP_DXCC					248
#define CLK_TOP_AUD_ENGEN1				249
#define CLK_TOP_AUD_ENGEN2				250
#define CLK_TOP_AES_UFSFDE				251
#define CLK_TOP_UFS					252
#define CLK_TOP_U_MBIST					253
#define CLK_TOP_PEXTP_MBIST				254
#define CLK_TOP_AUD_1					255
#define CLK_TOP_AUD_2					256
#define CLK_TOP_ADSP					257
#define CLK_TOP_AUDIO_LOCAL_BUS				258
#define CLK_TOP_DPMAIF_MAIN				259
#define CLK_TOP_VENC					260
#define CLK_TOP_VDEC					261
#define CLK_TOP_PWM					262
#define CLK_TOP_AUDIO_H					263
#define CLK_TOP_MCUPM					264
#define CLK_TOP_MEM_SUB					265
#define CLK_TOPP_FMEM_SUB				266
#define CLK_TOP_U_FMEM_SUB				267
#define CLK_TOP_EMI_N					268
#define CLK_TOP_EMI_S					269
#define CLK_TOP_CCU_AHB					270
#define CLK_TOP_AP2CONN_HOST				271
#define CLK_TOP_IMG1					272
#define CLK_TOP_IPE					273
#define CLK_TOP_MCU_ACP					274
#define CLK_TOP_MCU_L3GIC				275
#define CLK_TOP_MCU_INFRA				276
#define CLK_TOP_IPS_CORE				277
#define CLK_TOP_TL					278
#define CLK_TOP_PEXTP_FAXI				279
#define CLK_TOP_PEXTP_FMEM_SUB				280
#define CLK_TOP_EMI_INTERFACE_546			281
#define CLK_TOP_SPI0					282
#define CLK_TOP_SPI1					283
#define CLK_TOP_SPI2					284
#define CLK_TOP_SPI3					285
#define CLK_TOP_SPI4					286
#define CLK_TOP_SPI5					287
#define CLK_TOP_SPI6					288
#define CLK_TOP_SPI7					289
#define CLK_TOP_MMUP					290
#define CLK_TOP_DBGAO_26M				291
#define CLK_TOP_CAM					292
#define CLK_TOP_CAMTM					293
#define CLK_TOP_DPE					294
#define CLK_TOP_UARTHUB_BCLK				295
#define CLK_TOP_MFG_INT0				296
#define CLK_TOP_MFG1_INT1				297
#define CLK_TOP_MIPI_CSI_ULPOSC26M			298
#define CLK_TOP_USB_FMCNT				299
#define CLK_TOP_ULPOSC_CORE				300
#define CLK_TOP_EINT_E_MCLK				301
#define CLK_TOP_EINT_S_MCLK				302
#define CLK_TOP_EINT_N_MCLK				303
#define CLK_TOP_EINT_W_MCLK				304
#define CLK_TOP_AP2CONN_OSC				305
#define CLK_TOP_SSR_273					306
#define CLK_TOP_SSR_136					307
#define CLK_TOP_SSR_312					308
#define CLK_TOP_SSR_436					309
#define CLK_TOP_ARMPLL_DIVIDER_PLL1			310
#define CLK_TOP_U_728M_OCC				311
#define CLK_TOP_USB_240M_OCC				312
#define CLK_TOP_USB_312P5M_OCC				313
#define CLK_TOP_USB_500M_OCC				314
#define CLK_TOP_USB_625M_OCC				315
#define CLK_TOP_DPTX_50M_OCC				316
#define CLK_TOP_DPTX_148M_OCC				317
#define CLK_TOP_DPTX_156M_OCC				318
#define CLK_TOP_DPTX_540M_OCC				319
#define CLK_TOP_DPTX_202M_OCC				320
#define CLK_TOP_MFG_50M_OCC				321
#define CLK_TOP_AFE_480M_OCC				322
#define CLK_TOP_DPM					323
#define CLK_TOP_IPSEAST					324
#define CLK_TOP_IMGAVS					325
#define CLK_TOP_SYS_26M					326
#define CLK_TOP_U_SAP_CFG				327
#define CLK_TOP_U_TICK1US				328
#define CLK_TOP_APLL12_DIV_I2SIN0			329
#define CLK_TOP_APLL12_DIV_I2SIN1			330
#define CLK_TOP_APLL12_DIV_I2SIN2			331
#define CLK_TOP_APLL12_DIV_I2SIN3			332
#define CLK_TOP_APLL12_DIV_I2SIN4			333
#define CLK_TOP_APLL12_DIV_I2SIN6			334
#define CLK_TOP_APLL12_DIV_FMI2S			335
#define CLK_TOP_APLL12_DIV_TDMOUT_M			336
#define CLK_TOP_APLL12_DIV_TDMOUT_B			337
#define CLK_TOP_ARMPLL_DIVIDER_PLL1_CK_EN		338
#define CLK_TOP_ARMPLL_DIVIDER_PLL2_CK_EN		339
#define CLK_TOP_FMEM_CK_OCC_FRC_EN			340
#define CLK_TOP_MD_32K					341
#define CLK_TOP_MD_26M					342
#define CLK_TOP_NR_CLK					343

/* INFRACFG_AO */
#define CLK_IFRAO_CQ_DMA_FPC				0
#define CLK_IFRAO_CCIF1_AP				1
#define CLK_IFRAO_CCIF1_MD				2
#define CLK_IFRAO_CCIF_AP				3
#define CLK_IFRAO_CCIF_MD				4
#define CLK_IFRAO_CLDMA_BCLK				5
#define CLK_IFRAO_CQ_DMA				6
#define CLK_IFRAO_CCIF5_MD				7
#define CLK_IFRAO_CCIF2_AP				8
#define CLK_IFRAO_CCIF2_MD				9
#define CLK_IFRAO_DPMAIF_MAIN				10
#define CLK_IFRAO_CCIF4_MD				11
#define CLK_IFRAO_RG_MMW_DPMAIF26M_CK			12
#define CLK_IFRAO_NR_CLK				13

/* APMIXEDSYS */
#define CLK_APMIXED_MAINPLL				0
#define CLK_APMIXED_UNIVPLL				1
#define CLK_APMIXED_MSDCPLL				2
#define CLK_APMIXED_MMPLL				3
#define CLK_APMIXED_ADSPPLL				4
#define CLK_APMIXED_TVDPLL				5
#define CLK_APMIXED_APLL1				6
#define CLK_APMIXED_APLL2				7
#define CLK_APMIXED_MPLL				8
#define CLK_APMIXED_EMIPLL				9
#define CLK_APMIXED_IMGPLL				10
#define CLK_APMIXED_NR_CLK				11

/* PERICFG_AO */
#define CLK_PERAOP_UART0				0
#define CLK_PERAOP_UART1				1
#define CLK_PERAOP_UART2				2
#define CLK_PERAOP_UART3				3
#define CLK_PERAOP_PWM_HCLK				4
#define CLK_PERAOP_PWM_BCLK				5
#define CLK_PERAOP_PWM_FBCLK1				6
#define CLK_PERAOP_PWM_FBCLK2				7
#define CLK_PERAOP_PWM_FBCLK3				8
#define CLK_PERAOP_PWM_FBCLK4				9
#define CLK_PERAOP_DISP_PWM0				10
#define CLK_PERAOP_DISP_PWM1				11
#define CLK_PERAOP_SPI0_BCLK				12
#define CLK_PERAOP_SPI1_BCLK				13
#define CLK_PERAOP_SPI2_BCLK				14
#define CLK_PERAOP_SPI3_BCLK				15
#define CLK_PERAOP_SPI4_BCLK				16
#define CLK_PERAOP_SPI5_BCLK				17
#define CLK_PERAOP_SPI6_BCLK				18
#define CLK_PERAOP_SPI7_BCLK				19
#define CLK_PERAOP_DMA_BCLK				20
#define CLK_PERAOP_SSUSB0_FRMCNT			21
#define CLK_PERAOP_MSDC1				22
#define CLK_PERAOP_MSDC1_FCLK				23
#define CLK_PERAOP_MSDC1_HCLK				24
#define CLK_PERAOP_MSDC2				25
#define CLK_PERAOP_MSDC2_FCLK				26
#define CLK_PERAOP_MSDC2_HCLK				27
#define CLK_PERAOP_AUDIO_SLV_CK				28
#define CLK_PERAOP_AUDIO_MST_CK				29
#define CLK_PERAOP_AUDIO_INTBUS_CK			30
#define CLK_PERAO_NR_CLK				31

/* AFE */
#define CLK_AFE_DL1_DAC_TML				0
#define CLK_AFE_DL1_DAC_HIRES				1
#define CLK_AFE_DL1_DAC					2
#define CLK_AFE_DL1_PREDIS				3
#define CLK_AFE_DL1_NLE					4
#define CLK_AFE_DL0_DAC_TML				5
#define CLK_AFE_DL0_DAC_HIRES				6
#define CLK_AFE_DL0_DAC					7
#define CLK_AFE_DL0_PREDIS				8
#define CLK_AFE_DL0_NLE					9
#define CLK_AFE_PCM1					10
#define CLK_AFE_PCM0					11
#define CLK_AFE_CM1					12
#define CLK_AFE_CM0					13
#define CLK_AFE_STF					14
#define CLK_AFE_HW_GAIN23				15
#define CLK_AFE_HW_GAIN01				16
#define CLK_AFE_FM_I2S					17
#define CLK_AFE_DMIC1_ADC_HIRES_TML			18
#define CLK_AFE_DMIC1_ADC_HIRES				19
#define CLK_AFE_DMIC1_TML				20
#define CLK_AFE_DMIC1_ADC				21
#define CLK_AFE_DMIC0_ADC_HIRES_TML			22
#define CLK_AFE_DMIC0_ADC_HIRES				23
#define CLK_AFE_DMIC0_TML				24
#define CLK_AFE_DMIC0_ADC				25
#define CLK_AFE_UL1_ADC_HIRES_TML			26
#define CLK_AFE_UL1_ADC_HIRES				27
#define CLK_AFE_UL1_TML					28
#define CLK_AFE_UL1_ADC					29
#define CLK_AFE_UL0_ADC_HIRES_TML			30
#define CLK_AFE_UL0_ADC_HIRES				31
#define CLK_AFE_UL0_TML					32
#define CLK_AFE_UL0_ADC					33
#define CLK_AFE_DPRX					34
#define CLK_AFE_DPTX					35
#define CLK_AFE_ETDM_IN6				36
#define CLK_AFE_ETDM_IN5				37
#define CLK_AFE_ETDM_IN4				38
#define CLK_AFE_ETDM_IN3				39
#define CLK_AFE_ETDM_IN2				40
#define CLK_AFE_ETDM_IN1				41
#define CLK_AFE_ETDM_IN0				42
#define CLK_AFE_ETDM_OUT6				43
#define CLK_AFE_ETDM_OUT5				44
#define CLK_AFE_ETDM_OUT4				45
#define CLK_AFE_ETDM_OUT3				46
#define CLK_AFE_ETDM_OUT2				47
#define CLK_AFE_ETDM_OUT1				48
#define CLK_AFE_ETDM_OUT0				49
#define CLK_AFE_GENERAL24_ASRC				50
#define CLK_AFE_GENERAL23_ASRC				51
#define CLK_AFE_GENERAL22_ASRC				52
#define CLK_AFE_GENERAL21_ASRC				53
#define CLK_AFE_GENERAL20_ASRC				54
#define CLK_AFE_GENERAL19_ASRC				55
#define CLK_AFE_GENERAL18_ASRC				56
#define CLK_AFE_GENERAL17_ASRC				57
#define CLK_AFE_GENERAL16_ASRC				58
#define CLK_AFE_GENERAL15_ASRC				59
#define CLK_AFE_GENERAL14_ASRC				60
#define CLK_AFE_GENERAL13_ASRC				61
#define CLK_AFE_GENERAL12_ASRC				62
#define CLK_AFE_GENERAL11_ASRC				63
#define CLK_AFE_GENERAL10_ASRC				64
#define CLK_AFE_GENERAL9_ASRC				65
#define CLK_AFE_GENERAL8_ASRC				66
#define CLK_AFE_GENERAL7_ASRC				67
#define CLK_AFE_GENERAL6_ASRC				68
#define CLK_AFE_GENERAL5_ASRC				69
#define CLK_AFE_GENERAL4_ASRC				70
#define CLK_AFE_GENERAL3_ASRC				71
#define CLK_AFE_GENERAL2_ASRC				72
#define CLK_AFE_GENERAL1_ASRC				73
#define CLK_AFE_GENERAL0_ASRC				74
#define CLK_AFE_CONNSYS_I2S_ASRC			75
#define CLK_AFE_AUDIO_HOPPING				76
#define CLK_AFE_AUDIO_F26M				77
#define CLK_AFE_APLL1					78
#define CLK_AFE_APLL2					79
#define CLK_AFE_H208M					80
#define CLK_AFE_APLL_TUNER2				81
#define CLK_AFE_APLL_TUNER1				82
#define CLK_AFE_NR_CLK					83

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_AP_CLOCK				0
#define CLK_IMPC_NR_CLK					1

/* UFSCFG_AO */
#define CLK_UFSCFG_AO_UNIPRO_TX_SYMBOLCLK		0
#define CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK0		1
#define CLK_UFSCFG_AO_UNIPRO_RX_SYMBOLCLK1		2
#define CLK_UFSCFG_AO_UNIPRO_SYSCLK			3
#define CLK_UFSCFG_AO_NR_CLK				4

/* UFSCFG_PDN */
#define CLK_UFSCFG_UFSHCI_UFS				0
#define CLK_UFSCFG_UFSHCI_AES				1
#define CLK_UFSCFG_PDN_NR_CLK				2

/* PEXTPCFG_AO */
#define CLK_PEXTPCFG_AO_PEXTP_P0_MAC_REF		0
#define CLK_PEXTPCFG_AO_PEXTP_P0_MAC_PL_PCLK		1
#define CLK_PEXTPCFG_AO_PEXTP_P0_MAC_TL			2
#define CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AXI		3
#define CLK_PEXTPCFG_AO_PEXTP_P0_MAC_AHB_APB		4
#define CLK_PEXTPCFG_AO_PEXTP_P0_PHY_REF_CK		5
#define CLK_PEXTPCFG_AO_NR_CLK				6

/* IMP_IIC_WRAP_EN */
#define CLK_IMPEN_AP_CLOCK_I2C2				0
#define CLK_IMPEN_AP_CLOCK_I2C4				1
#define CLK_IMPEN_AP_CLOCK_I2C10			2
#define CLK_IMPEN_AP_CLOCK_I2C11			3
#define CLK_IMPEN_NR_CLK				4

/* IMP_IIC_WRAP_ES */
#define CLK_IMPES_AP_CLOCK_I2C8				0
#define CLK_IMPES_AP_CLOCK_I2C9				1
#define CLK_IMPES_AP_CLOCK_I2C12			2
#define CLK_IMPES_AP_CLOCK_I2C13			3
#define CLK_IMPES_NR_CLK				4

/* IMP_IIC_WRAP_S */
#define CLK_IMPS_AP_CLOCK_I2C0				0
#define CLK_IMPS_AP_CLOCK_I2C1				1
#define CLK_IMPS_AP_CLOCK_I2C7				2
#define CLK_IMPS_NR_CLK					3

/* IMP_IIC_WRAP_N */
#define CLK_IMPN_AP_CLOCK_I2C3				0
#define CLK_IMPN_AP_CLOCK_I2C5				1
#define CLK_IMPN_NR_CLK					2

/* MFGPLL_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0
#define CLK_MFG_AO_NR_CLK				1

/* MFGSCPLL_PLL_CTRL */
#define CLK_MFGSC_AO_MFGSCPLL				0
#define CLK_MFGSC_AO_NR_CLK				1

/* DISPSYS0_CONFIG */
#define CLK_DISPSYS0_DISPSYS_CONFIG			0
#define CLK_DISPSYS0_DISP_MUTEX0			1
#define CLK_DISPSYS0_DISP_AAL0				2
#define CLK_DISPSYS0_DISP_C3D0				3
#define CLK_DISPSYS0_DISP_CCORR0			4
#define CLK_DISPSYS0_DISP_CCORR1			5
#define CLK_DISPSYS0_DISP_CHIST0			6
#define CLK_DISPSYS0_DISP_CHIST1			7
#define CLK_DISPSYS0_DISP_COLOR0			8
#define CLK_DISPSYS0_DISP_DITHER0			9
#define CLK_DISPSYS0_DISP_DITHER1			10
#define CLK_DISPSYS0_DISP_DLI_ASYNC0			11
#define CLK_DISPSYS0_DISP_DLI_ASYNC1			12
#define CLK_DISPSYS0_DISP_DLI_ASYNC2			13
#define CLK_DISPSYS0_DISP_DLI_ASYNC3			14
#define CLK_DISPSYS0_DISP_DLI_ASYNC4			15
#define CLK_DISPSYS0_DISP_DLI_ASYNC5			16
#define CLK_DISPSYS0_DISP_DLO_ASYNC0			17
#define CLK_DISPSYS0_DISP_DLO_ASYNC1			18
#define CLK_DISPSYS0_DISP_DP_INTF0			19
#define CLK_DISPSYS0_DISP_DSC_WRAP0			20
#define CLK_DISPSYS0_DISP_DSI0				21
#define CLK_DISPSYS0_DISP_GAMMA0			22
#define CLK_DISPSYS0_MDP_AAL0				23
#define CLK_DISPSYS0_MDP_RDMA0				24
#define CLK_DISPSYS0_DISP_MERGE0			25
#define CLK_DISPSYS0_DISP_MERGE1			26
#define CLK_DISPSYS0_DISP_ODDMR0			27
#define CLK_DISPSYS0_DISP_POSTALIGN0			28
#define CLK_DISPSYS0_DISP_POSTMASK0			29
#define CLK_DISPSYS0_DISP_RELAY0			30
#define CLK_DISPSYS0_DISP_RSZ0				31
#define CLK_DISPSYS0_DISP_SPR0				32
#define CLK_DISPSYS0_DISP_TDSHP0			33
#define CLK_DISPSYS0_DISP_TDSHP1			34
#define CLK_DISPSYS0_DISP_UFBC_WDMA1			35
#define CLK_DISPSYS0_DISP_VDCM0				36
#define CLK_DISPSYS0_DISP_WDMA1				37
#define CLK_DISPSYS0_SMI_SUB_COMM0			38
#define CLK_DISPSYS0_DISP_Y2R0				39
#define CLK_DISPSYS0_DISP_CCORR2			40
#define CLK_DISPSYS0_DISP_CCORR3			41
#define CLK_DISPSYS0_DISP_GAMMA1			42
#define CLK_DISPSYS0_DSI_CLK				43
#define CLK_DISPSYS0_DP_CLK				44
#define CLK_DISPSYS0_26M_CLK				45
#define CLK_DISPSYS0_CONFIG_NR_CLK			46

/* DISPSYS1_CONFIG */
#define CLK_DISPSYS1_DISPSYS_CONFIG			0
#define CLK_DISPSYS1_DISP_MUTEX0			1
#define CLK_DISPSYS1_DISP_AAL0				2
#define CLK_DISPSYS1_DISP_C3D0				3
#define CLK_DISPSYS1_DISP_CCORR0			4
#define CLK_DISPSYS1_DISP_CCORR1			5
#define CLK_DISPSYS1_DISP_CHIST0			6
#define CLK_DISPSYS1_DISP_CHIST1			7
#define CLK_DISPSYS1_DISP_COLOR0			8
#define CLK_DISPSYS1_DISP_DITHER0			9
#define CLK_DISPSYS1_DISP_DITHER1			10
#define CLK_DISPSYS1_DISP_DLI_ASYNC0			11
#define CLK_DISPSYS1_DISP_DLI_ASYNC1			12
#define CLK_DISPSYS1_DISP_DLI_ASYNC2			13
#define CLK_DISPSYS1_DISP_DLI_ASYNC3			14
#define CLK_DISPSYS1_DISP_DLI_ASYNC4			15
#define CLK_DISPSYS1_DISP_DLI_ASYNC5			16
#define CLK_DISPSYS1_DISP_DLO_ASYNC0			17
#define CLK_DISPSYS1_DISP_DLO_ASYNC1			18
#define CLK_DISPSYS1_DISP_DP_INTF0			19
#define CLK_DISPSYS1_DISP_DSC_WRAP0			20
#define CLK_DISPSYS1_DISP_DSI0				21
#define CLK_DISPSYS1_DISP_GAMMA0			22
#define CLK_DISPSYS1_MDP_AAL0				23
#define CLK_DISPSYS1_MDP_RDMA0				24
#define CLK_DISPSYS1_DISP_MERGE0			25
#define CLK_DISPSYS1_DISP_MERGE1			26
#define CLK_DISPSYS1_DISP_ODDMR0			27
#define CLK_DISPSYS1_DISP_POSTALIGN0			28
#define CLK_DISPSYS1_DISP_POSTMASK0			29
#define CLK_DISPSYS1_DISP_RELAY0			30
#define CLK_DISPSYS1_DISP_RSZ0				31
#define CLK_DISPSYS1_DISP_SPR0				32
#define CLK_DISPSYS1_DISP_TDSHP0			33
#define CLK_DISPSYS1_DISP_TDSHP1			34
#define CLK_DISPSYS1_DISP_UFBC_WDMA1			35
#define CLK_DISPSYS1_DISP_VDCM0				36
#define CLK_DISPSYS1_DISP_WDMA1				37
#define CLK_DISPSYS1_SMI_SUB_COMM0			38
#define CLK_DISPSYS1_DISP_Y2R0				39
#define CLK_DISPSYS1_DISP_CCORR2			40
#define CLK_DISPSYS1_DISP_CCORR3			41
#define CLK_DISPSYS1_DISP_GAMMA1			42
#define CLK_DISPSYS1_DSI_CLK				43
#define CLK_DISPSYS1_DP_CLK				44
#define CLK_DISPSYS1_26M_CLK				45
#define CLK_DISPSYS1_CONFIG_NR_CLK			46

/* OVLSYS0_CONFIG */
#define CLK_OVLSYS0_CONFIG				0
#define CLK_OVLSYS0_DISP_FAKE_ENG0			1
#define CLK_OVLSYS0_DISP_FAKE_ENG1			2
#define CLK_OVLSYS0_DISP_MUTEX0				3
#define CLK_OVLSYS0_OVL0_2L				4
#define CLK_OVLSYS0_OVL1_2L				5
#define CLK_OVLSYS0_OVL2_2L				6
#define CLK_OVLSYS0_OVL3_2L				7
#define CLK_OVLSYS0_DISP_RSZ1				8
#define CLK_OVLSYS0_MDP_RSZ0				9
#define CLK_OVLSYS0_DISP_WDMA0				10
#define CLK_OVLSYS0_DISP_UFBC_WDMA0			11
#define CLK_OVLSYS0_DISP_WDMA2				12
#define CLK_OVLSYS0_DISP_DLI_ASYNC0			13
#define CLK_OVLSYS0_DISP_DLI_ASYNC1			14
#define CLK_OVLSYS0_DISP_DLI_ASYNC2			15
#define CLK_OVLSYS0_DISP_DLO_ASYNC0			16
#define CLK_OVLSYS0_DISP_DLO_ASYNC1			17
#define CLK_OVLSYS0_DISP_DLO_ASYNC2			18
#define CLK_OVLSYS0_DISP_DLO_ASYNC3			19
#define CLK_OVLSYS0_DISP_DLO_ASYNC4			20
#define CLK_OVLSYS0_DISP_DLO_ASYNC5			21
#define CLK_OVLSYS0_DISP_DLO_ASYNC6			22
#define CLK_OVLSYS0_INLINEROT				23
#define CLK_OVLSYS0_SMI_SUB_COMMON0			24
#define CLK_OVLSYS0_DISP_Y2R0				25
#define CLK_OVLSYS0_DISP_Y2R1				26
#define CLK_OVLSYS0_CONFIG_NR_CLK			27

/* OVLSYS1_CONFIG */
#define CLK_OVLSYS1_CONFIG				0
#define CLK_OVLSYS1_DISP_FAKE_ENG0			1
#define CLK_OVLSYS1_DISP_FAKE_ENG1			2
#define CLK_OVLSYS1_DISP_MUTEX0				3
#define CLK_OVLSYS1_OVL0_2L				4
#define CLK_OVLSYS1_OVL1_2L				5
#define CLK_OVLSYS1_OVL2_2L				6
#define CLK_OVLSYS1_OVL3_2L				7
#define CLK_OVLSYS1_DISP_RSZ1				8
#define CLK_OVLSYS1_MDP_RSZ0				9
#define CLK_OVLSYS1_DISP_WDMA0				10
#define CLK_OVLSYS1_DISP_UFBC_WDMA0			11
#define CLK_OVLSYS1_DISP_WDMA2				12
#define CLK_OVLSYS1_DISP_DLI_ASYNC0			13
#define CLK_OVLSYS1_DISP_DLI_ASYNC1			14
#define CLK_OVLSYS1_DISP_DLI_ASYNC2			15
#define CLK_OVLSYS1_DISP_DLO_ASYNC0			16
#define CLK_OVLSYS1_DISP_DLO_ASYNC1			17
#define CLK_OVLSYS1_DISP_DLO_ASYNC2			18
#define CLK_OVLSYS1_DISP_DLO_ASYNC3			19
#define CLK_OVLSYS1_DISP_DLO_ASYNC4			20
#define CLK_OVLSYS1_DISP_DLO_ASYNC5			21
#define CLK_OVLSYS1_DISP_DLO_ASYNC6			22
#define CLK_OVLSYS1_INLINEROT				23
#define CLK_OVLSYS1_SMI_SUB_COMMON0			24
#define CLK_OVLSYS1_DISP_Y2R0				25
#define CLK_OVLSYS1_DISP_Y2R1				26
#define CLK_OVLSYS1_CONFIG_NR_CLK			27

/* IMGSYS_MAIN */
#define CLK_IMG_FDVT					0
#define CLK_IMG_ME					1
#define CLK_IMG_MMG					2
#define CLK_IMG_LARB12					3
#define CLK_IMG_LARB9					4
#define CLK_IMG_TRAW0					5
#define CLK_IMG_TRAW1					6
#define CLK_IMG_DIP0					7
#define CLK_IMG_WPE0					8
#define CLK_IMG_IPE					9
#define CLK_IMG_WPE1					10
#define CLK_IMG_WPE2					11
#define CLK_IMG_ADL_LARB				12
#define CLK_IMG_ADLRD					13
#define CLK_IMG_AVS					14
#define CLK_IMG_IPS					15
#define CLK_IMG_SUB_COMMON0				16
#define CLK_IMG_SUB_COMMON1				17
#define CLK_IMG_SUB_COMMON2				18
#define CLK_IMG_SUB_COMMON3				19
#define CLK_IMG_SUB_COMMON4				20
#define CLK_IMG_GALS_RX_DIP0				21
#define CLK_IMG_GALS_RX_DIP1				22
#define CLK_IMG_GALS_RX_TRAW0				23
#define CLK_IMG_GALS_RX_WPE0				24
#define CLK_IMG_GALS_RX_WPE1				25
#define CLK_IMG_GALS_RX_WPE2				26
#define CLK_IMG_GALS_RX_IPE0				27
#define CLK_IMG_GALS_TX_IPE0				28
#define CLK_IMG_GALS_RX_IPE1				29
#define CLK_IMG_GALS_TX_IPE1				30
#define CLK_IMG_GALS					31
#define CLK_IMG_NR_CLK					32

/* DIP_TOP_DIP1 */
#define CLK_DIP_TOP_DIP1_DIP_TOP			0
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS0			1
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS1			2
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS2			3
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS3			4
#define CLK_DIP_TOP_DIP1_LARB10				5
#define CLK_DIP_TOP_DIP1_LARB15				6
#define CLK_DIP_TOP_DIP1_LARB38				7
#define CLK_DIP_TOP_DIP1_LARB39				8
#define CLK_DIP_TOP_DIP1_NR_CLK				9

/* DIP_NR1_DIP1 */
#define CLK_DIP_NR1_DIP1_LARB				0
#define CLK_DIP_NR1_DIP1_DIP_NR1			1
#define CLK_DIP_NR1_DIP1_NR_CLK				2

/* DIP_NR2_DIP1 */
#define CLK_DIP_NR2_DIP1_LARB15				0
#define CLK_DIP_NR2_DIP1_DIP_NR				1
#define CLK_DIP_NR2_DIP1_NR_CLK				2

/* WPE1_DIP1 */
#define CLK_WPE1_DIP1_LARB11				0
#define CLK_WPE1_DIP1_WPE				1
#define CLK_WPE1_DIP1_GALS0				2
#define CLK_WPE1_DIP1_NR_CLK				3

/* WPE2_DIP1 */
#define CLK_WPE2_DIP1_LARB11				0
#define CLK_WPE2_DIP1_WPE				1
#define CLK_WPE2_DIP1_GALS0				2
#define CLK_WPE2_DIP1_NR_CLK				3

/* WPE3_DIP1 */
#define CLK_WPE3_DIP1_LARB11				0
#define CLK_WPE3_DIP1_WPE				1
#define CLK_WPE3_DIP1_GALS0				2
#define CLK_WPE3_DIP1_NR_CLK				3

/* TRAW_DIP1 */
#define CLK_TRAW_DIP1_LARB28				0
#define CLK_TRAW_DIP1_LARB40				1
#define CLK_TRAW_DIP1_TRAW				2
#define CLK_TRAW_DIP1_GALS				3
#define CLK_TRAW_DIP1_NR_CLK				4

/* IMG_VCORE_D1A */
#define CLK_IMGV_IMG_VCORE_GALS_DISP_CON_0		0
#define CLK_IMGV_IMG_VCORE_MAIN_CON_0			1
#define CLK_IMGV_IMG_VCORE_SUB0_CON_0			2
#define CLK_IMGV_IMG_VCORE_SUB1_CON_0			3
#define CLK_IMGV_NR_CLK					4

/* VDEC_SOC_GCON_BASE */
#define CLK_VDE1_LAT_CKEN				0
#define CLK_VDE1_LAT_ACTIVE				1
#define CLK_VDE1_LAT_CKEN_ENG				2
#define CLK_VDE1_VDEC_CKEN				3
#define CLK_VDE1_VDEC_ACTIVE				4
#define CLK_VDE1_VDEC_CKEN_ENG				5
#define CLK_VDE1_NR_CLK					6

/* VDEC_GCON_BASE */
#define CLK_VDE2_LAT_CKEN				0
#define CLK_VDE2_LAT_ACTIVE				1
#define CLK_VDE2_LAT_CKEN_ENG				2
#define CLK_VDE2_VDEC_CKEN				3
#define CLK_VDE2_VDEC_ACTIVE				4
#define CLK_VDE2_VDEC_CKEN_ENG				5
#define CLK_VDE2_NR_CLK					6

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE3_JPGDEC				3
#define CLK_VEN1_CKE4_JPGDEC_C1				4
#define CLK_VEN1_CKE5_GALS				5
#define CLK_VEN1_CKE6_GALS_SRAM				6
#define CLK_VEN1_NR_CLK					7

/* VENC_GCON_CORE1 */
#define CLK_VEN2_CKE0_LARB				0
#define CLK_VEN2_CKE1_VENC				1
#define CLK_VEN2_CKE2_JPGENC				2
#define CLK_VEN2_CKE3_JPGDEC				3
#define CLK_VEN2_CKE4_JPGDEC_C1				4
#define CLK_VEN2_CKE5_GALS				5
#define CLK_VEN2_CKE6_GALS_SRAM				6
#define CLK_VEN2_NR_CLK					7

/* VLP_CKSYS */
#define CLK_VLP_CK_SCP_SEL				0
#define CLK_VLP_CK_SCP_SPI_SEL				1
#define CLK_VLP_CK_SCP_IIC_SEL				2
#define CLK_VLP_CK_SCP_SPI_HIGH_SPD_SEL			3
#define CLK_VLP_CK_SCP_IIC_HIGH_SPD_SEL			4
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			5
#define CLK_VLP_CK_SPMI_M_MST_SEL			6
#define CLK_VLP_CK_SPMI_P_MST_SEL			7
#define CLK_VLP_CK_DVFSRC_SEL				8
#define CLK_VLP_CK_PWM_VLP_SEL				9
#define CLK_VLP_CK_AXI_VLP_SEL				10
#define CLK_VLP_CK_SYSTIMER_26M_SEL			11
#define CLK_VLP_CK_SSPM_SEL				12
#define CLK_VLP_CK_SRCK_SEL				13
#define CLK_VLP_CK_SRAMRC_SEL				14
#define CLK_VLP_CK_CAMTG_SEL				15
#define CLK_VLP_CK_IPS_SEL				16
#define CLK_VLP_CK_26M_SSPM_SEL				17
#define CLK_VLP_CK_ULPOSC_SSPM_SEL			18
#define CLK_VLP_CK_CCUSYS_SEL				19
#define CLK_VLP_CK_CCUTM_SEL				20
#define CLK_VLP_CK_SCP					21
#define CLK_VLP_CK_SCP_SPI				22
#define CLK_VLP_CK_SCP_IIC				23
#define CLK_VLP_CK_SCP_SPI_HIGH_SPD			24
#define CLK_VLP_CK_SCP_IIC_HIGH_SPD			25
#define CLK_VLP_CK_PWRAP_ULPOSC				26
#define CLK_VLP_CK_SPMI_M_MST				27
#define CLK_VLP_CK_SPMI_P_MST				28
#define CLK_VLP_CK_DVFSRC				29
#define CLK_VLP_CK_PWM_VLP				30
#define CLK_VLP_CK_AXI_VLP				31
#define CLK_VLP_CK_SYSTIMER_26M				32
#define CLK_VLP_CK_SSPM					33
#define CLK_VLP_CK_SRCK					34
#define CLK_VLP_CK_SRAMRC				35
#define CLK_VLP_CK_CAMTG				36
#define CLK_VLP_CK_IPS					37
#define CLK_VLP_CK_F26M_SSPM				38
#define CLK_VLP_CK_ULPOSC_SSPM				39
#define CLK_VLP_CK_CCUSYS				40
#define CLK_VLP_CK_CCUTM				41
#define CLK_VLP_CK_APUSYS_26M				42
#define CLK_VLP_CK_INFRA_26M				43
#define CLK_VLP_CK_F32K_SSPM				44
#define CLK_VLP_CK_SYSTIMER_32K				45
#define CLK_VLP_CK_SRC_32K_TEST				46
#define CLK_VLP_CK_SPMI_M_MST_32K			47
#define CLK_VLP_CK_SPMI_P_MST_32K			48
#define CLK_VLP_CK_KP_32K				49
#define CLK_VLP_CK_APXGPT_32K				50
#define CLK_VLP_CK_APEINT_32K				51
#define CLK_VLP_CK_MD_OSC_26M_VLP			52
#define CLK_VLP_CK_VLP_32K_COM				53
#define CLK_VLP_CK_VLP_26M_COM				54
#define CLK_VLP_CK_SPM					55
#define CLK_VLP_CK_RTC32K_CK_NO_SCAN			56
#define CLK_VLP_CK_SYS26M_CK_NO_SCAN			57
#define CLK_VLP_CK_OSC26M_CK_NO_SCAN			58
#define CLK_VLP_CK_PCIE_LP_REF				59
#define CLK_VLP_CK_SCP_32K				60
#define CLK_VLP_CK_SCP_26M				61
#define CLK_VLP_CK_DPMSRCK				62
#define CLK_VLP_CK_DPMSRULP				63
#define CLK_VLP_CK_DPMSRRTC				64
#define CLK_VLP_CK_SYS_26M				65
#define CLK_VLP_CK_U_SAP_CFG				66
#define CLK_VLP_CK_U_TICK1US				67
#define CLK_VLP_CK_NR_CLK				68

/* SCP */
#define CLK_SCP_SET_SPI0				0
#define CLK_SCP_SET_SPI1				1
#define CLK_SCP_SET_SPI2				2
#define CLK_SCP_SET_SPI3				3
#define CLK_SCP_NR_CLK					4

/* SCP_IIC */
#define CLK_SCP_IIC_AP_CLOCK_I2C1			0
#define CLK_SCP_IIC_AP_CLOCK_I2C2			1
#define CLK_SCP_IIC_AP_CLOCK_I2C3			2
#define CLK_SCP_IIC_AP_CLOCK_I2C4			3
#define CLK_SCP_IIC_AP_CLOCK_I2C5			4
#define CLK_SCP_IIC_AP_CLOCK_I2C6			5
#define CLK_SCP_IIC_NR_CLK				6

/* SCP_FAST_IIC */
#define CLK_SCP_FAST_IIC_AP_CLOCK_I2C0			0
#define CLK_SCP_FAST_IIC_NR_CLK				1

/* CAMSYS_MAIN */
#define CLK_CAM_MAIN_LARB13_CON_0			0
#define CLK_CAM_MAIN_LARB14_CON_0			1
#define CLK_CAM_MAIN_LARB27_CON_0			2
#define CLK_CAM_MAIN_LARB29_CON_0			3
#define CLK_CAM_MAIN_CAM_CON_0				4
#define CLK_CAM_MAIN_CAM_SUBA_CON_0			5
#define CLK_CAM_MAIN_CAM_SUBB_CON_0			6
#define CLK_CAM_MAIN_CAM_SUBC_CON_0			7
#define CLK_CAM_MAIN_CAM_MRAW_CON_0			8
#define CLK_CAM_MAIN_CAMTG_CON_0			9
#define CLK_CAM_MAIN_SENINF_CON_0			10
#define CLK_CAM_MAIN_CAMSV_TOP_CON_0			11
#define CLK_CAM_MAIN_ADLRD_CON_0			12
#define CLK_CAM_MAIN_ADLWR_CON_0			13
#define CLK_CAM_MAIN_UISP_CON_0				14
#define CLK_CAM_MAIN_FAKE_ENG_CON_0			15
#define CLK_CAM_MAIN_CAM2MM0_GALS_CON_0			16
#define CLK_CAM_MAIN_CAM2MM1_GALS_CON_0			17
#define CLK_CAM_MAIN_CAM2SYS_GALS_CON_0			18
#define CLK_CAM_MAIN_CAM2MM2_GALS_CON_0			19
#define CLK_CAM_MAIN_CCUSYS_CON_0			20
#define CLK_CAM_MAIN_IPS_CON_0				21
#define CLK_CAM_MAIN_CAM_DPE_CON_0			22
#define CLK_CAM_MAIN_CAM_ASG_CON_0			23
#define CLK_CAM_MAIN_CAMSV_A_CON_1			24
#define CLK_CAM_MAIN_CAMSV_B_CON_1			25
#define CLK_CAM_MAIN_CAMSV_C_CON_1			26
#define CLK_CAM_MAIN_CAMSV_D_CON_1			27
#define CLK_CAM_MAIN_CAMSV_E_CON_1			28
#define CLK_CAM_MAIN_CAMSV_CON_1			29
#define CLK_CAM_M_NR_CLK				30

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_CAM					1
#define CLK_CAM_RA_CAMTG				2
#define CLK_CAM_RA_RAW2MM_GALS				3
#define CLK_CAM_RA_YUV2RAW2MM_GALS			4
#define CLK_CAM_RA_NR_CLK				5

/* CAMSYS_YUVA */
#define CLK_CAM_YA_LARBX				0
#define CLK_CAM_YA_CAM					1
#define CLK_CAM_YA_CAMTG				2
#define CLK_CAM_YA_NR_CLK				3

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_CAM					1
#define CLK_CAM_RB_CAMTG				2
#define CLK_CAM_RB_RAW2MM_GALS				3
#define CLK_CAM_RB_YUV2RAW2MM_GALS			4
#define CLK_CAM_RB_NR_CLK				5

/* CAMSYS_YUVB */
#define CLK_CAM_YB_LARBX				0
#define CLK_CAM_YB_CAM					1
#define CLK_CAM_YB_CAMTG				2
#define CLK_CAM_YB_NR_CLK				3

/* CAMSYS_RAWC */
#define CLK_CAM_RC_LARBX				0
#define CLK_CAM_RC_CAM					1
#define CLK_CAM_RC_CAMTG				2
#define CLK_CAM_RC_RAW2MM_GALS				3
#define CLK_CAM_RC_YUV2RAW2MM_GALS			4
#define CLK_CAM_RC_NR_CLK				5

/* CAMSYS_YUVC */
#define CLK_CAM_YC_LARBX				0
#define CLK_CAM_YC_CAM					1
#define CLK_CAM_YC_CAMTG				2
#define CLK_CAM_YC_NR_CLK				3

/* CAMSYS_MRAW */
#define CLK_CAM_MR_LARBX				0
#define CLK_CAM_MR_GALS					1
#define CLK_CAM_MR_CAMTG				2
#define CLK_CAM_MR_MRAW0				3
#define CLK_CAM_MR_MRAW1				4
#define CLK_CAM_MR_MRAW2				5
#define CLK_CAM_MR_MRAW3				6
#define CLK_CAM_MR_PDA0					7
#define CLK_CAM_MR_PDA1					8
#define CLK_CAM_MR_NR_CLK				9

/* CAMSYS_IPE */
#define CLK_CAMSYS_IPE_LARB19				0
#define CLK_CAMSYS_IPE_DPE				1
#define CLK_CAMSYS_IPE_FUS				2
#define CLK_CAMSYS_IPE_DHZE				3
#define CLK_CAMSYS_IPE_GALS				4
#define CLK_CAMSYS_IPE_NR_CLK				5

/* CCU_MAIN */
#define CLK_CCU_LARB30_CON				0
#define CLK_CCU_AHB_CON					1
#define CLK_CCUSYS_CCU0_CON				2
#define CLK_CCUSYS_CCU1_CON				3
#define CLK_CCU2MM0_GALS_CON				4
#define CLK_CCU_NR_CLK					5

/* CAM_VCORE */
#define CLK_CAM_VCORE_MM0_SUBCOMMON_DCM_DIS		0
#define CLK_CAM_VCORE_NR_CLK				1

/* MMINFRA_CONFIG */
#define CLK_MMINFRA_GCE_D				0
#define CLK_MMINFRA_GCE_M				1
#define CLK_MMINFRA_SMI					2
#define CLK_MMINFRA_GCE_26M				3
#define CLK_MMINFRA_CONFIG_NR_CLK			4

/* MDPSYS0_CONFIG */
#define CLK_MDP0_MDP_MUTEX0				0
#define CLK_MDP0_APB_BUS				1
#define CLK_MDP0_SMI0					2
#define CLK_MDP0_MDP_RDMA0				3
#define CLK_MDP0_MDP_RDMA2				4
#define CLK_MDP0_MDP_HDR0				5
#define CLK_MDP0_MDP_AAL0				6
#define CLK_MDP0_MDP_RSZ0				7
#define CLK_MDP0_MDP_TDSHP0				8
#define CLK_MDP0_MDP_COLOR0				9
#define CLK_MDP0_MDP_WROT0				10
#define CLK_MDP0_MDP_FAKE_ENG0				11
#define CLK_MDP0_MDP_DLI_ASYNC0				12
#define CLK_MDP0_MDP_DLI_ASYNC1				13
#define CLK_MDP0_MDPSYS_CONFIG				14
#define CLK_MDP0_MDP_RDMA1				15
#define CLK_MDP0_MDP_RDMA3				16
#define CLK_MDP0_MDP_HDR1				17
#define CLK_MDP0_MDP_AAL1				18
#define CLK_MDP0_MDP_RSZ1				19
#define CLK_MDP0_MDP_TDSHP1				20
#define CLK_MDP0_MDP_COLOR1				21
#define CLK_MDP0_MDP_WROT1				22
#define CLK_MDP0_MDP_FG0				23
#define CLK_MDP0_MDP_RSZ2				24
#define CLK_MDP0_MDP_WROT2				25
#define CLK_MDP0_MDP_DLO_ASYNC0				26
#define CLK_MDP0_MDP_FG1				27
#define CLK_MDP0_MDP_RSZ3				28
#define CLK_MDP0_MDP_WROT3				29
#define CLK_MDP0_MDP_DLO_ASYNC1				30
#define CLK_MDP0_MDP_DLI_ASYNC2				31
#define CLK_MDP0_MDP_DLI_ASYNC3				32
#define CLK_MDP0_MDP_DLO_ASYNC2				33
#define CLK_MDP0_MDP_DLO_ASYNC3				34
#define CLK_MDP0_MDP_BIRSZ0				35
#define CLK_MDP0_MDP_BIRSZ1				36
#define CLK_MDP0_IMG_DL_ASYNC0				37
#define CLK_MDP0_IMG_DL_ASYNC1				38
#define CLK_MDP0_HRE_TOP_MDPSYS				39
#define CLK_MDP0_NR_CLK					40

/* MDPSYS1_CONFIG */
#define CLK_MDP1_MDP_MUTEX0				0
#define CLK_MDP1_APB_BUS				1
#define CLK_MDP1_SMI0					2
#define CLK_MDP1_MDP_RDMA0				3
#define CLK_MDP1_MDP_RDMA2				4
#define CLK_MDP1_MDP_HDR0				5
#define CLK_MDP1_MDP_AAL0				6
#define CLK_MDP1_MDP_RSZ0				7
#define CLK_MDP1_MDP_TDSHP0				8
#define CLK_MDP1_MDP_COLOR0				9
#define CLK_MDP1_MDP_WROT0				10
#define CLK_MDP1_MDP_FAKE_ENG0				11
#define CLK_MDP1_MDP_DLI_ASYNC0				12
#define CLK_MDP1_MDP_DLI_ASYNC1				13
#define CLK_MDP1_MDPSYS_CONFIG				14
#define CLK_MDP1_MDP_RDMA1				15
#define CLK_MDP1_MDP_RDMA3				16
#define CLK_MDP1_MDP_HDR1				17
#define CLK_MDP1_MDP_AAL1				18
#define CLK_MDP1_MDP_RSZ1				19
#define CLK_MDP1_MDP_TDSHP1				20
#define CLK_MDP1_MDP_COLOR1				21
#define CLK_MDP1_MDP_WROT1				22
#define CLK_MDP1_MDP_FG0				23
#define CLK_MDP1_MDP_RSZ2				24
#define CLK_MDP1_MDP_WROT2				25
#define CLK_MDP1_MDP_DLO_ASYNC0				26
#define CLK_MDP1_MDP_FG1				27
#define CLK_MDP1_MDP_RSZ3				28
#define CLK_MDP1_MDP_WROT3				29
#define CLK_MDP1_MDP_DLO_ASYNC1				30
#define CLK_MDP1_MDP_DLI_ASYNC2				31
#define CLK_MDP1_MDP_DLI_ASYNC3				32
#define CLK_MDP1_MDP_DLO_ASYNC2				33
#define CLK_MDP1_MDP_DLO_ASYNC3				34
#define CLK_MDP1_MDP_BIRSZ0				35
#define CLK_MDP1_MDP_BIRSZ1				36
#define CLK_MDP1_IMG_DL_ASYNC0				37
#define CLK_MDP1_IMG_DL_ASYNC1				38
#define CLK_MDP1_HRE_TOP_MDPSYS				39
#define CLK_MDP1_NR_CLK					40

/* CCIPLL_PLL_CTRL */
#define CLK_CCIPLL_PLL_CTRL_CCIPLL			0
#define CLK_CCIPLL_PLL_CTRL_NR_CLK			1

/* ARMPLL_LL_PLL_CTRL */
#define CLK_ARMPLL_LL_PLL_CTRL_ARMPLL_LL		0
#define CLK_ARMPLL_LL_PLL_CTRL_NR_CLK			1

/* ARMPLL_BL_PLL_CTRL */
#define CLK_ARMPLL_BL_PLL_CTRL_ARMPLL_BL		0
#define CLK_ARMPLL_BL_PLL_CTRL_NR_CLK			1

/* ARMPLL_B_PLL_CTRL */
#define CLK_ARMPLL_B_PLL_CTRL_ARMPLL_B			0
#define CLK_ARMPLL_B_PLL_CTRL_NR_CLK			1

/* PTPPLL_PLL_CTRL */
#define CLK_PTPPLL_PLL_CTRL_PTPPLL			0
#define CLK_PTPPLL_PLL_CTRL_NR_CLK			1

#endif /* _DT_BINDINGS_CLK_MT6897_H */
