cv:
  name: Gergo Gacs
  location: Budapest, Hungary
  email: gacsgergo@gmail.com
  phone: tel:+36-20-594-6655
  social_networks:
    - network: LinkedIn
      username: gergogacs
    - network: GitHub
      username: jstabitunlikely
  sections:
    experience:
      - company: 'Backpacking through South East Asia'
        position: Career break
        start_date: 2024-09
        end_date: present
      - company: Arm Hungary
        position: Principal Verification Engineer
        location:
        start_date: 2024-03
        end_date: 2024-09
        summary:
        highlights:
          - technical
      - company: Arm Hungary
        position: Staff Verification Engineer
        location:
        start_date: 2020-03
        end_date: 2024-03
        summary:
        highlights:
          - technical
      - company: Arm Hungary
        position: Senior Verification Engineer
        location:
        start_date: 2017-02
        end_date: 2020-03
        summary:
        highlights:
          - Planned and executed UVM verification on IP-level. Mentored junior colleagues.
          - Set up and maintained (UVM, Formal, Lint, CDC, DFT etc.) flows.
      - company: Evosoft Hungary (Siemens)
        position: ASIC Verification Engineer
        location:
        start_date: 2014-04
        end_date: 2017-02
        summary:
        highlights:
          - Learned verification methodologies (Coverage-driven, UVM, Formal), regression management.
          - Participated in the team's Agile transformation as scrum master.
      - company: ThyssenKrupp Presta Hungary
        position: Embedded SW Verification Intern
        location:
        start_date: 2012-09
        end_date: 2014-04
        summary:
        highlights:
          - Hardware in the loop testing of steering system ECUs via Python tests.
    projects:
      - name: '[Arm CoreLink SMMU](TBD), Verification unit lead'
        summary:
        start_date: 2022-02
        end_date: 2024-09
        highlights:
          - TBD
      - name: '[Arm CoreLink DMA-350](https://developer.arm.com/Processors/CoreLink%20DMA-350), Verification lead'
        summary:
        start_date: 2019-09
        end_date: 2022-02
        highlights:
          - Led a team of 10+ verification (remote) engineers in the successful completion of the project, delivering on schedule and within budget.
          - Implemented a Gerrit+Jenkins workflow and introduced CI practices to the wider team.
          - Implemented a Register flow to generate RTL, IP-XACT, UVM, Markdown etc. from a common source.
      - name: '[Arm Cortex-M55](TBD), Verification engineer (Cambridge)'
        summary:
        start_date: 2019-03
        end_date: 2019-09
        highlights:
          - Working on EPU (Extension Processing Unit) data path test bench.
    skills:
      - label: Verification
        details: SystemVerilog, UVM, Formal, AMBA, Git, CI, Methodology WG
      - label: Leadership
        details: Process-oriented, efficiency-driven, agile-inspired, line management
      - label: Languages
        details: 'English (fluent), Hungarian (native)'
    education:
      - institution: Budapest University of Technology
        area: Electrical Engineering
        degree: BSc, MSc
        location: Budapest
        start_date: 2008
        end_date: 2014
        highlights:
          - "Major in Embedded and Information Systems"
          - "Minor in Applications of programmable logic devices"
    interests:
      - label: Professional
        details: DevOps in HW Development, Continuous Improvement, Methodologies
      - label: Personal
        details: Travel, photography, espresso, cycling, '[Advent Of Code](https://github.com/jstabitunlikely/adventofcode)'