.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001111000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000001000000000011100001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000001000000011100000000001000000001000000000
001000000000000011000100000000001110000000000000000000
000000000000000001000010000011000001000000001000000000
001000000000001001000100000000001101000000000000000000
000000000000000000000010000011100000000000001000000000
001000000000000000000110010000000000000000000000000000
000000000000000001000000000011000000000000001000000000
001000000000000011000000000000001101000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001101000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001110000000010000000001001001100111000000000
001000000000000000000100000000001101110011000000000000
000000000000000000000111000000001001001100111000000000
001000000000000000000100000000001110110011000000000001
000000000000000000000011110000001000001100111000000100
001000000000000001000011000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
001000000000000000000010110000001101110011000000000001
000000000000000000000000000111001000001100111000000010
001000000000001001000000000000000000110011000000000000
000000000000001000000000000101001000001100111000000001
001000000000000011000000000000100000110011000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000100000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000001000000000000111100000000000001000000000
001000000000000111000000000000100000000000000000001000
000000000000000000000010100011000001000000001000000000
000000000000000000000110110000101100000000000000000000
000000000000000000000000000111101001001100111000000000
001000000000000000000000000000001110110011000000000000
000000000000000000000000000111101000001100111000000000
001000000000000000000000000000001111110011000000000100
000000000000000000000000000011101001001100111000000001
001000000000010000000010010000001100110011000000000000
000000000000000111000000000111101001001100111000000000
001000000000001001100000000000001001110011000000000000
000000000000000000000000010011101001001100111000000000
001000000000000000000011000000001001110011000000000000
000000000000000111000000000001001001001100111000000100
001000000000000101100010010000001100110011000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000001100110000000000
001000000000000000000000000000101000110011000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000

.logic_tile 6 5
010000000000000000000110010000000001000000001000000000
001000000000000000000010000000001101000000000000001000
111000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000001100111100000001
011000000000000000000000000000001001110011000010000000
000000000000000000000000000000001000001100111100000001
001000000000000000000000000000001001110011000010000000
000000000000000000000000000111101000001100110100000000
001000000000000000000010000000000000110011000010000000
000000000000001000000000010000000000000000000000000000
001000000000000101000010000000000000000000000000000000
000000000000000000000000000111100001001100110100000000
001000000000000000000000000000101101110011000010000010
000000000000001000000000010011111100000100000000000000
001000000000000001000011000000010000000001000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000001001111100001001010000000000
000000000000000101000000001101001011101001010000000000
110000000000000000000110110000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000101000000010011101011011100000000000000
001000000000000000100010101101011011000100010000000000
000000000000000000000000001000000000000010000100000000
001000000000000000000000000011000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000110000000000001000000100000000000
001000001010000000000100000000001000000000000000000000
000000000000000000000000000000011011010000000000000000
001000000000000000000000000000001011000000000000000000

.logic_tile 8 5
010000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000011101010010000000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000111100001000010000000000000
001000000000000001000000000111001010000010110000000000
000000000000000000000000001111111111101100010000000000
001000000000000000000000000001011100101100000000000000
000000000000000000000000000011111001000110000000000000
001000000000001111000000000000001110000000010000000000
000000000000001001100000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000001001100000000001101110101110000000000000
001000000000000111000011110111001001011111100000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001100000000000000010000
111000000000000000000000000000000001000000001000000000
000000001110000000000000000000001101000000000000000000
010000000000000000000000010000000001000000001000000000
100000000000000000000010010000001110000000000000000000
000010000001010001100000001101101000011100000000000000
000001000000101001000010010111001101111100000010000001
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010111001011101000000000000000000
000000000000001111000010001101111111000010000000000000
000000000000000001000000001101101010101000000100000000
000000000000000000100000001111011110011100000000000000
000000000000001001000010000000000000000000000000000000
000000000000000111000110100000000000000000000000000000

.logic_tile 2 6
000000100001000000000011100000001001001100111000000000
000001000000100000000100000000001001110011000000010000
000000001100000000000010100101101000001100111010000000
000000000000000000000110110000000000110011000000000000
000001000000100111100000000111001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000111000000010101001000001100111010000000
000000000000000000100011010000000000110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000100000000000000000001101110011000000000001
000000000000000000000000000000001000001100111000000100
000000000000000000000010010000001001110011000000000000
000001000000000000000000010001101000001100111000000000
000000000000000000000011000000100000110011000000000000
000001000000000000000000001000001000001100110000000000
000010100000000000000000001101000000110011000010000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000111001000001100111000000000
000000000000000000000011100000001100110011000000010100
111000000000000101000010100111001000001100111000000000
000000000000000000100110110000101011110011000000000000
010000000000000000000010000001101000001100111000000000
010000000000000000000010110000001111110011000000100000
000000000000000101000000000111001000001100111000000000
000000000000000000000010100000101100110011000000000001
000000000000001001000000000001101000001100111000000000
000000000000000011100000000000101111110011000000000000
000000000000000000000000000001101000001100110000000000
000000000000000000000000000111100000110011000000000000
000000000000000000000010000101100000000000000100000000
000000000000000001000000000000101011000000010000000000
000000000000000000000000000101101010000000000100000000
000000000000000000000000000000010000001000000000000000

.logic_tile 5 6
000000000000000000000000000101101101011111000000000000
000010000000000001000011101011111011001010000000000000
111000000000010000000110000001101100000010000000000000
000000000000100000000110100000110000000000000000000000
010010100000000001100000000001100000000000000000000000
010010000000001111000000000001101111000000100000000000
000000000000000001100110000011011001000000000000000000
000000000000000000000110100000111110000000010000000000
000000000000000000000110110101001111101000010100000000
000000000000000000000010100001011010111000100000000000
000000000000001000000000001101011100000000000000000000
000001000000000101000000001001001101111101000000000000
000000000000000000000110010011000001000000000000000000
000000000000000000000010011011101011000001000000000000
000000000000001000000000000011011011010110000000000000
000000000000000101000000001011111011001101010000000000

.logic_tile 6 6
000000000000000000000010100101100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001011100000000001100001000000001000000000
000000000000001001100000000000001000000000000000000000
000000000000000000000011100001101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000101000010100000101001110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000101000000000111000000000001010000000000
000000000000000000000000001011101111000000100000000001
000000000000000000000000001001101010110000100000000000
000000000000000101000000001111001111011111100000000000
000000001110000101000110000000000001000010000000000000
000000000000000000100000001101001100000000000000000000
000000000000000000000110000001101111101000000000000000
000000000000000101000000001111011111010000000000000000
000001000000100000000011111001000000000000000000000000
000010100001000000000110000011000000000010000000000000
000000000000001000000000001000000000000000100010000100
000000000000001001000000000111001101000000000000000000
000000000000000000000110010001000001000000100000000000
000000000000000000000110010000001011000000000000000000
000000000000001000000000011111011100111100100000000000
000000000000000001000010010101101111111101100000000000

.logic_tile 8 6
000000000000000101100111101111111000010010000000000000
000000000000000000000100001001101010000010000000000000
000000000000000111100111011101011100000001000000000000
000000000000000000100110000001000000000000000000000000
000000000000000111100010101001101000110010100000000000
000000000000000000100000000011011010011101110000000000
000000000000001101000010101101111101110100000000000000
000000000000000101100000001001111010010100000000000000
000000000000000001100000010111011011001111010000000100
000000000000000000100010001101001101011111100000000000
000000000000001000000000011101101110000010000000000000
000000000000001001000011100101001100000011000000000000
000000000000001001100000001000001000000000000000000000
000000000000001011000000000011010000000100000000000000
000000000000000000000000010011101101011110100000000000
000000000000000000000010010001111111111110110000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000011000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110101000000000000010000000000100
000000000000000000000010101011000000000000000000000000
000000000000000101100000011000000000000010000000000000
000000000000000000000010101011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000010111000000001000011101000000000000100000
000000000000001101000000000001001010010000000000000100
111000000000001111000000001011011010111000000100000000
000000000000000001100010110111111000101000000000100010
010000100000000111000000000111111100111000000100100000
100001000000010101000000001011011010010100000000000000
000000000000000001100010000001011000000000000000000000
000000000000000000000010101111011110000000010000000000
000000000001010000000000010111001111010000000000000000
000010000000000000000011010000011001000000000000000000
000000000001010001100010001011111111000010000000000000
000000000000000111100000001111011000000000000000000000
000000000000000000000000010111101010111000000100000000
000000000000000111000010001011001010010100000000100000
000000000000001000000110011101001101101001000100000000
000000000000000011000011011101011110010100000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000011100000011101111001000010000000000000
000000000000000000100010001101111101000000000000000000
111000000000000000000010110000011000010000000100100000
000000000000000101000111010000011111000000000000000000
110000000000000101000000010101001110010000000100000000
010000000000000000000010010000111010101001010000000000
000000000000001101000010100111101111000010000000000000
000000000000001001000010101011001010000000000000000000
000000000000000000000110100011111100000000100000000000
000000001000000000000010011001101111000000000000000000
000000000000000001100110010000000000000000000100000000
000000001100000000000010101111001000000000100000000000
000000000000000001100110000111001011010100000100000000
000000000000000000000010010000111010101000010000000000
000000000000000101100000000001100000000001110100000000
000000000000000000000000001111001011000000110000000000

.logic_tile 5 7
000000000000000000000000010000011000000000100000000000
000000000000000000000011111111001101010000000000000000
111000000000001001100000001000001100000100000010000000
000000000000000001000010100011010000000110000010000100
010000000000010011100000010000001100001100110000000000
010000000000100101000010000000011111110011000000000000
000000000000001000000010100011011000110100010100000000
000000000000001001000000000101101011101000010000100000
000010100000000000000111100011111010000000000000000000
000001000010000000000111100000000000000001000000000000
000000000000000001000110100101111000001001000100000000
000000000000000000000000000111100000001110000000100000
000000000000001000000110000111011111111001010100000000
000000000000000001000011100101101001110000000000100000
000000000000001000000000001000000000000010000000000000
000000000000000001000000001011000000000000000000000000

.logic_tile 6 7
000010100000000000000000000001100000000000001000000000
000001000000000000000000000000100000000000000000001000
111000000000000000000110100011000000000000001000000000
000000000000000000000000000000101010000000000000000000
110000000010001000000110010101001000001100110000000000
110000000000000011000010000000001011110011000000000000
000000000000000000000010100000000001000010000000000000
000000000000000000000100000000001111000000000000000000
000010000100000000000000010001101010001100110000000000
000001000000000000000011000000100000110011000000000000
000000000000001101100000011101111101101000010000000000
000000000000000001000010100011111111011101100000000000
000000000000000000000010100101000000000010000100000000
000000000000000000000100000000100000000000000000000110
000000000000000000000000010011100000000010000100000000
000000000000000000000010000000000000000000000000000100

.logic_tile 7 7
000000000000000111100000001101101010010000110000000000
000000000000010001100011111111111000010000100000000000
111000000000000000000110100101101010000111000100000000
000000000000000000000010100001110000000110000000000000
010000000000000101000010101001101101000001010000000000
010000000000000000100110100101101110101111010000000000
000000000000000011100110000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000000000000001101100110101111001110101011110000000000
000000000000000101000000000101101100001001000000000000
000000000000000011100000001101101111111000110000000000
000000000000001101000000000111001001011000100000000000
000000000000000001100000010011101101010001110100000000
000000000000001101000010000101011100100001010000000000
000000000000000101100010100001011000101000010000000000
000000000000000101000100000111011011100000010000000000

.logic_tile 8 7
000000000000000000000010110011101110111001110100000000
000000000000000101000010000111101001110100110000000000
111000000000000000000000010111000000000001010100100000
000000000000000111000010101001001111000011100000000000
110000000000000000000000001111111110101000000000000000
010000000000001101000000000001011100110100000000000000
000000000000000101000000001001011000000110000000000000
000000000000000000000000000111010000000010000000000000
000000000000001011100000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000011110101111100110100010100000000
000000000000000000000111000011011010010100100000000000
000000000000000011100000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000111100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000101000010100000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000011100110100101000000000000001000000000
000000000000000101100000000000100000000000000000000000

.logic_tile 2 8
000000000000000101000000001011011001100000000000000000
000000000000000000000010111101011110000000000000000000
111000000000000011100010101101101001100000010100100000
000000000000000000000010100011011010100000110000000100
010000000000000101000000001011111100101001010100000000
100000000100000000100000000101101001001000000000100010
000000000000001101000010101101101001101001010100100000
000000000000001011100110001101011100000000100000000000
000000000000000011100110010001000000000000100000000000
000000000000000000100010000101001101000000000000000000
000000000000000001000110100000011000000010000000000000
000000000000000000100100000000010000000000000000000000
000000000000000000000000001011111000101000000100000000
000000000000000000000000000101001001011100000000000010
000000000000000011100000000000000000000010000000000000
000000000000000000100000001011000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000011100011000000000001000100100000
000000000000001011000100000001000000000000000000000000
111000000000001000000000000001111000000000100000000000
000000000000000001000010100111011001000000000000000000
110001000000000001100111000000000000000000000000000000
010000000000000101000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000101000000000011101100000000000100000000
000000000000000000000011100000100000001000000000000010
000000000000000000000010001101001110011100000000000000
000000000000000000000000000101001010111100000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000001010000000000100000000
000000000000000000000000000011010000000100000000100000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000100000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000001111101111111000000000000000
000000000000000000000000001001011011111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 6 8
000010000000000000000000001011111000111001110100000000
000000000000000000000010111101001110110110100000000000
111000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000000000001001000000000000011100000110100000000000
010000000000001001000000001011011010000000000000000000
000000000000001101000110000111011110100010000000000000
000000000000001001000100000011111101100010100000000000
000000000000001001000011100000000000000000000000000000
000000000000000011000011100111000000000010000000000000
000000000000000001100110100111011101011111110000000000
000000000000000000000010011011111111111111010000000000
000000000000000101000010011111111011011110100000000001
000000000000000000100110000101001000111110110000000000
000000000000000000000010000111001100101001010100000000
000000000000000001000111110101001111111111100000000000

.logic_tile 7 8
000000000100000000000110100001011111000000000000000000
000000000100000000000000000101111110000000010000000000
000000000000000101000000011101011111010100100000000000
000000000000000000100010000111011000101001010000000000
000000000000000111000010000011001111101100010000000000
000000000000001101100010111111101101111010100000000000
000000000000000000000000000101011001001011000000000000
000000000000000000000000001101011110001001000000000000
000000000000000000000010010101011100000001000000000000
000000000000000000000010001101010000000000000000000000
000000000000000101000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010000000000000000011100011101111101000010000000000
000000000000001001000010011011011110001000000000000000
000000000000001111000110110011100000000000000000000000
000000000000000001000011011011100000000010000000000000

.logic_tile 8 8
000001000000000000000010100101011100100001010000000000
000000000000001111000100000011101000010001100000000000
111000000000001001100000000111101010011001000000000000
000000000000001011000010110111111111001111010000000000
110001100000000001100011111001011110111110110000000000
110001000000000111000110000011111010111100100000000000
000000000000000000000000011001001101101000000000000000
000000000000000111000010000101011101000001000000000000
000000000000000000000110001011001011100011110100000000
000000000000001101000011101001101000110011110000100000
000001000000000111000111000101011101000011110000000000
000010100000000111000111101111111101100011110000000000
000000000001010000000010000000001111010010100000000000
000000000000000111000011101101001111010100100000000000
000000000000000000000111001011101101001111000000000000
000000000000000000000111101101011000000111000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000101000000000001100000000000001000000000
000000000000000000100000000000000000000000000000010000
000000000000000001100000000011000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000010100011100000000000001000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 9
000000000000001000000011100000011100000010000000000000
000000000000001011000011100000000000000000000000000000
111000000000000001100111001001101101100000010100000000
000000000000000101000010110001111010010000110000000010
010000000001010111000000010111000001000010100000100000
100000000000000000100011000001001101000010000000000000
000000000000000000000010100000011010000100000000000000
000000000000000001000100000000010000000000000000000000
000000000000000000000000010000000001000010000000000000
000000000000000000000010000000001111000000000000000000
000000000000000101000000010101001000000000000000000000
000000000000000000100010001101011001100000000010100000
000000000000000000000000001011100001000000100000000000
000000000000001101000000001111001000000000000000100000
000000000000000000000010101001101101100001010100000000
000000000000000000000100001001111000010000100000100000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000101000000000111011100100000000000000000
000000000000000000100000001111101101000000000000000000
000000000000001101000000000101101100000000000000000000
000000000000001001000000000001100000001000000000000000
000000000000000000000000000111011110000000000010000001
000000000000000000000000000000111101001000000000000000
000001000000000000000010100101101100000000000010000001
000000100000000000000100000001100000000100000010000000
000000000000000001100000011011011001000010000000000000
000000000000000101000010100111001000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100010000000011100000010000000000000
000000000000000000000010100000001110000000000000000000
000000000000000111000000000011101100000000000000000000
000000000000000000100010101111110000001000000000000001

.logic_tile 5 9
000000000000000101100000010111100000000000000100000000
000000000000001101000010100000100000000001000000000000
111000000000000000000110001001000000000000010010000000
000000000000000000000000001011001100000000000000100001
110000000000000000000000001001101100111111110100000000
110000000000000000000000001111111101011111110001100100
000000000000000000000111000101100001000010000000000000
000000000000000001000110000000101110000000000000000000
000000000000001101000110011101111010010000110000000000
000000000000001011100011010011011001110000110000000000
000000000000001000000010110000000001000000100100000000
000000000000000101000110000000001111000000000000000000
000000000000000000000010001101111010000000100000000000
000000000000000000000000000011101001000000000000000000
000000000000000000000111100011011100000011000000000000
000000000000001111000110010001010000000001000000000000

.logic_tile 6 9
000000000000001000000000000111000000000001000010000000
000000000000000001000000000011100000000000000001000001
111000000000000000000000011000000000000010000000100000
000000000000001001000011000111000000000000000000000000
010000000000000000000010100000000000000000100000000000
110000000000000000000100000000001000000000000000000000
000000000000100000000000001111111001001000010000000000
000000000001001101000000000101101111010010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001101000010010111000000000010000000000000
000000000000001000000110100011001111110000010000000000
000000000000001111000000000111111101110000110000000000
000000000000000001100110000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000001000000010110001111100000000000000000000
000000001000000001000011000000100000001000000000000000

.logic_tile 7 9
000000000000000000000010100001111110000100000000000000
000000000000000000000100000000010000000000000000000000
000000000000000101000010101011011101000000000000000000
000000000000000000100100001001011111000000010000000000
000000000001010000000000000101101100010000100000000000
000000000000100000000000000011011101010000110000000000
000000000000001001000000001011111011001110000000000000
000000000000000001100000001001101111001101110000000000
000000000000001000000110011001111110001110100000000000
000000000000001011000011010011001110001111110000000000
000000000000000001000000000111011010010000100000000000
000000000000001101100010011111001001000000010000000000
000010000000000001100000010000000000000000000000000000
000011000000000000000011010000000000000000000000000000
000000000000000000000000010111011011000111000000000000
000000000000000111000011001111001100001001000000000000

.logic_tile 8 9
000010100001011000000000011011111101111100010000000000
000001001110100001000010001111101101100110100000000000
000000000000001101000010101001111101001111110000000000
000000000000000001100110100001001101001001010000100000
000000000000000000000010110011001100000100000000000000
000000000000000000000111100001011011001100000000000000
000000000000001000000110001111111101110011000000000000
000000000000001111000010110011111101000100010000000000
000010000000000011100111001111111011001001010000000000
000001000000000000100100000111101001000100000000000000
000000000000000011100010111000001110000100000000000000
000000000000000001000111011101001101000110000000000000
000000100010000011100111000101000001000000100000000000
000001000000000000100100001001101011000010100000000000
000000000000000001100111001111001111000000100000000000
000000000000001101000010110111101001010110100000000000

.logic_tile 9 9
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000001000111100001000000000
000000000000000000000010110000000000111100000000010000
111000000000000001100000000101100000000010000000000000
000000000000000000100010110000100000000000000000000000
010000000000000011100111011001101010100000010100000000
100000000000000000000010011011011010100000110000000010
000000000000000011100110010000000001000010000000000000
000000000000000000000110000000001011000000000000000000
000000000000000000000000001101011001101000000100000000
000000000000000000000000000101101101010100100000000010
000000000000000000000000010001111101100000010100000000
000000000000000000000010101101111000101000010000000010
000000000000000000000000001101011000110000000100000000
000000000000000000000000001011101011110000100000000010
000000000000000000000000000011101001110000000100000000
000000000000000000000000001101111000111000000000000010

.logic_tile 2 10
000000000000001111000000011000000000000010000000000000
000000000000000101100010100001000000000000000000000000
111000000000001111000011100111011101111001110100100000
000000000000000101000110100101011010111110110000000000
010000000000001101000010110000000000000010000000000000
110000000000000111000011010000001001000000000000000000
000000000000001000000111100000001010000010000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000001111111000000001000000000000
000000001000000000000000001001101000001001000000000001
000000000010000000000000010000000000000010000000000000
000000000000000000000010001101000000000000000000000000
000000000000000001100000000001011001000000000000000000
000000000000000000000000000000011011001000000000000110
000000000000000000000000011101100000000001000000000000
000000000000000000000010001001101000000010100000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000100001100000000011101110000100000000000000
000000000001010101100011110111100000000000000011000000
111000000000000001100010101001001111111111110110000000
000000000000000101000110101111011000101111110000000000
010000000000001111100010100111101101000000000000000000
010000000000000001000010101011011010000000010000000000
000000000000000001100010100000001011010000000000000000
000000000000000000000010110101001100010110100000000100
000000000000000101000110001101001110111111110011000000
000000000000000000000010101001111011111011110000100000
000000000000000101100110000011111010000010000000000000
000000000000000000000010100000111000000000000000000000
000000000000001001100110110001100000000010000000000000
000000000000000101000010001011101011000011000000000000
000000000000000001000000010001111111111110110100000000
000000000000000101000010000011001011010110110000000000

.logic_tile 5 10
000000000000000101100010101101001110000010000000000000
000000000000000101000110100101111000000000000000000000
111000000000000111000110100001011011000000100000000000
000000000000010101000010100001001001000000000000000000
010000000000000101000110101011100001000010110110000000
110000000000000000100110100011101111000011110001000000
000000000000000101000111001001101010000010000000000000
000000000000001101000000000001101101000110000000000000
000000000000100000000010110011111110110110110000000000
000000000001000000000110001001011101011011100000000000
000000000000001001100110000001011011000010000000000000
000000000000000001000000000001001001000000000001000000
000000000000000000000000011001011000000000000000000000
000000000000000000000010000101011000000001000000000000
000000000000000000000010010001111011000000100000000000
000000000000000000000110001001011010000000000000000000

.logic_tile 6 10
000000000000000001100000010111001101101001010000100000
000000000000000000000011100101011111000110100000000000
111000000000001111100000000111001011000000000010000000
000000000000000001100000000000111111100000000000100000
010000000000000101000011100000000001000010000100000000
010000000000000000100000000011001010000010100000100000
000000000000000001000010100101100000000000000000000000
000000000000001101000000000000100000000001000000000000
000010100000000000000110101000000000000000000000000000
000001000000001111000010100011001111000010000000000001
000000000000000101000110100000001101010100100000000000
000000000000000101000000000000001000000000000010000000
000000000000001001100010100001011010010000100010000000
000000000000000101100000000000001110000000010000100000
000000000000000000000110001011011001010110100000000000
000000000000000000000010100011101101100001010000000000

.logic_tile 7 10
000000000000000001100010100011011100000000000000000000
000000000000000000000110110000001001100000000000000000
111000000000000000000000001001011111101000000000000000
000000000000000000000000000101111101010110000000000000
110000000000000000000010110011101001111011000000000000
010000000000000000000110001001111111010100010000000000
000000000000000000000000001000000000000000100000000000
000000000000001101000000000101001011000010100000000000
000000000000000101000000000001011100100001010000000000
000000001100000000000010001101001001101001010000000000
000000000000000001100010101111100000000000000000000000
000000000000000001000000001011100000000001000000000000
000000000000000000000000000001001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000111111100001100110100000000
000000000000000000000000000000100000110011000000100010

.logic_tile 8 10
000000000000000000000000000000011001000110100000000000
000000000000000000000000001011011011000000000000000000
000000000000001000000110100101101101000010000000000000
000000000000000001000000000000111001001001000000000000
000000000000001101000000001011011000000100000000000000
000000000000000001100000001101111101001110100000000000
000000000000000000000010100011101110010110000000000000
000000000000000000000100000101001101010000000000000000
000000000000000000000010100000000000000000100000000000
000000000000000000000110110111001010000000000000000000
000000000000000000000000001111111000010110100000000000
000000000000001101000000001111001111101000010000000000
000000000000000001100000011001100000000000100000000000
000000001110000000000010001101101101000000110000000000
000000000000000101000000000011011011011011010000000000
000000000000000000100010111011111001001000100000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000110000000000000000010000010100100
000000000000000000000000000000000000000000000000000011
111000000000000101000010100000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000001101110001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001111000000100000000000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000001010000000000000000111000001000000100000000000
000000000000000101000010010000101111000001010000000001
111000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000010000011110000100000000000000
010000000000000000000010010001010000000110000000000000
000000000000000000000000000011100001000000000000000000
000000000000000000000000000000101101000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000011000001011000000000000000000
000000000000000000000010001001011100010000000000000000
000000000000000000000010010000000000000000000100000000
000000000000000000000010101111000000000010000000100000

.logic_tile 5 11
000000000000000000000110000101001110111101010100000000
000000000000000000000010111011001011111110110010000000
111000000000000000000110110101000001000001000000000000
000000000000000000000010101101001010000000000000000000
010000000000001101000110100101101010000000000000100000
010000000000000001000010100000011010000000010000000000
000000000000001000000000010011000001000000000000000000
000000000000001011000010100000101001000001000000000000
000000000001011001100000010011000001000010000000000000
000000000000101001000010000000001001000000000000000000
000000000000000000000000000101001100000010000000000000
000000000000000000000000000000101001000000000000100000
000000000000001000000000000101101010001000000000000001
000000000000001001000000000101010000000000000000000010
000000000000000000000000000011001101010100100000000000
000000000000000000000000000000011011101001010000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001111101000011000000000000
000000000000000000000111111111111100000011010000000000
000000000000000000000000001011011110111001110000000000
000000000000000000000000001101101101010001110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000100000
000000001110000000000110110001111111000000000000000000
000001000000000000000010101011101110000001000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000110010000000001000000001000000000
000000000000000000000011110000001011000000000000001000
111000000000001001100000000000000001000000001000000000
000000000000000001000000000000001101000000000000000000
010000000000000000000000010101001000001100111100100000
010000000000000000000010000000100000110011000000100010
000000000000000000000010100000001000001100111100100000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100010
000000000000000000000110110000001001001100111100000000
000000000000000000000010000000001000110011000000100010
000000000000000000000000001000001000001100110100000001
000000000000000000000000001011000000110011000000100010
000000000000000000000000011000011010000000000000000000
000000000000000000000010011111010000000100000010000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000001000000000000101011000000000000000000000
000000000000000101000000000000100000000001000000000000
110000000000000000000110110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111111010000100000000000
000000000000000000000000001011011010010000000000100000
000000000000000001100110010101011111000010100000000000
000000000000000000000110011101111101000000100000000000
000000000000000000000011101101011101001001000000000000
000000000000000000000100001111111000001100000000000000
000000000000000000000110010000011110000010000110000000
000000000000000000000010000000010000000000000000100100

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000001010000000000
000001011000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 4 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 487 CLK$SB_IO_IN
.sym 522 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 524 $abc$4059$new_n321_
.sym 525 delay[2]
.sym 557 delay[12]
.sym 633 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[6]
.sym 634 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[3]
.sym 635 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[2]
.sym 636 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[7]
.sym 638 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[14]
.sym 639 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[4]
.sym 683 $abc$4059$new_n317_
.sym 692 delay[13]
.sym 830 CLK$SB_IO_IN
.sym 833 DC$SB_IO_OUT
.sym 836 CLK$SB_IO_IN
.sym 854 CLK$SB_IO_IN
.sym 855 DC$SB_IO_OUT
.sym 915 DC$SB_IO_OUT
.sym 944 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 961 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 974 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 975 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[13]
.sym 976 delay[9]
.sym 977 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[15]
.sym 978 delay[11]
.sym 979 delay[1]
.sym 980 delay[15]
.sym 981 delay[0]
.sym 1029 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 1088 $PACKER_VCC_NET
.sym 1089 $0\scl[0:0]
.sym 1090 $abc$4059$add$demo.v:207$129_Y[0]
.sym 1091 SCL$SB_IO_OUT
.sym 1094 $abc$4059$add$demo.v:207$129_Y[1]_new_
.sym 1145 RST$SB_IO_OUT
.sym 1169 RST$SB_IO_OUT
.sym 1206 SCL$SB_IO_OUT
.sym 1277 $PACKER_VCC_NET
.sym 1403 RST$SB_IO_OUT
.sym 1408 SCL$SB_IO_OUT
.sym 1426 SCL$SB_IO_OUT
.sym 1427 RST$SB_IO_OUT
.sym 1900 $PACKER_VCC_NET
.sym 2262 delay[6]
.sym 2394 delay[11]
.sym 2396 delay[1]
.sym 2402 delay[9]
.sym 2406 $PACKER_VCC_NET
.sym 2506 $abc$4059$add$demo.v:207$129_Y[2]
.sym 2507 $abc$4059$add$demo.v:207$129_Y[3]
.sym 2508 $abc$4059$add$demo.v:207$129_Y[4]
.sym 2509 $abc$4059$add$demo.v:207$129_Y[5]
.sym 2510 $abc$4059$add$demo.v:207$129_Y[6]
.sym 2511 $abc$4059$add$demo.v:207$129_Y[7]
.sym 2529 $abc$4059$new_n324_
.sym 2530 delay[15]
.sym 2531 delay[0]
.sym 2533 delay[3]
.sym 2537 delay[15]
.sym 2570 delay[6]
.sym 2573 $PACKER_VCC_NET
.sym 2576 delay[12]
.sym 2577 delay[8]
.sym 2578 delay[11]
.sym 2580 delay[10]
.sym 2583 delay[7]
.sym 2584 delay[5]
.sym 2585 $PACKER_VCC_NET
.sym 2586 delay[9]
.sym 2589 $nextpnr_ICESTORM_LC_1$O
.sym 2592 delay[5]
.sym 2595 $auto$alumacc.cc:474:replace_alu$691.C[7]
.sym 2597 delay[6]
.sym 2601 $auto$alumacc.cc:474:replace_alu$691.C[8]
.sym 2603 delay[7]
.sym 2604 $PACKER_VCC_NET
.sym 2607 $auto$alumacc.cc:474:replace_alu$691.C[9]
.sym 2609 delay[8]
.sym 2610 $PACKER_VCC_NET
.sym 2613 $auto$alumacc.cc:474:replace_alu$691.C[10]
.sym 2616 delay[9]
.sym 2619 $auto$alumacc.cc:474:replace_alu$691.C[11]
.sym 2621 $PACKER_VCC_NET
.sym 2622 delay[10]
.sym 2625 $auto$alumacc.cc:474:replace_alu$691.C[12]
.sym 2627 delay[11]
.sym 2631 $auto$alumacc.cc:474:replace_alu$691.C[13]
.sym 2633 $PACKER_VCC_NET
.sym 2634 delay[12]
.sym 2639 $abc$4059$add$demo.v:207$129_Y[8]
.sym 2640 $abc$4059$add$demo.v:207$129_Y[9]
.sym 2641 $abc$4059$add$demo.v:207$129_Y[10]
.sym 2642 $abc$4059$add$demo.v:207$129_Y[11]
.sym 2643 $abc$4059$add$demo.v:207$129_Y[12]
.sym 2644 $abc$4059$add$demo.v:207$129_Y[13]
.sym 2645 $abc$4059$add$demo.v:207$129_Y[14]
.sym 2646 $abc$4059$add$demo.v:207$129_Y[15]
.sym 2663 delay[8]
.sym 2666 delay[10]
.sym 2667 $abc$4059$add$demo.v:207$129_Y[4]
.sym 2668 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 2669 delay[7]
.sym 2670 delay[5]
.sym 2687 $auto$alumacc.cc:474:replace_alu$691.C[13]
.sym 2694 delay[10]
.sym 2702 $abc$4059$add$demo.v:207$129_Y[2]
.sym 2704 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 2705 $abc$4059$new_n321_
.sym 2706 delay[5]
.sym 2711 $abc$4059$new_n319_
.sym 2712 delay[13]
.sym 2714 delay[2]
.sym 2715 delay[14]
.sym 2717 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 2720 $abc$4059$new_n317_
.sym 2721 delay[15]
.sym 2722 delay[8]
.sym 2723 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 2724 $auto$alumacc.cc:474:replace_alu$691.C[14]
.sym 2727 delay[13]
.sym 2730 $auto$alumacc.cc:474:replace_alu$691.C[15]
.sym 2733 delay[14]
.sym 2736 $abc$4059$auto$alumacc.cc:491:replace_alu$693[15]
.sym 2739 delay[15]
.sym 2743 $abc$4059$new_n317_
.sym 2744 $abc$4059$new_n321_
.sym 2745 $abc$4059$new_n319_
.sym 2746 $abc$4059$auto$alumacc.cc:491:replace_alu$693[15]
.sym 2755 delay[5]
.sym 2756 delay[10]
.sym 2757 delay[8]
.sym 2758 delay[2]
.sym 2761 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 2762 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 2763 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 2764 $abc$4059$add$demo.v:207$129_Y[2]
.sym 2771 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451_$glb_ce
.sym 2772 CLK$SB_IO_IN_$glb_clk
.sym 2774 $abc$4059$new_n324_
.sym 2775 delay[7]
.sym 2776 delay[3]
.sym 2777 $abc$4059$new_n319_
.sym 2778 $abc$4059$new_n326_
.sym 2779 $abc$4059$new_n325_
.sym 2780 delay[8]
.sym 2781 delay[14]
.sym 2789 $abc$4059$add$demo.v:207$129_Y[11]
.sym 2791 $abc$4059$add$demo.v:207$129_Y[15]
.sym 2794 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 2795 $abc$4059$add$demo.v:207$129_Y[9]
.sym 2798 $abc$4059$add$demo.v:207$129_Y[10]
.sym 2801 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 2802 $PACKER_VCC_NET
.sym 2803 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 2804 $abc$4059$add$demo.v:207$129_Y[13]
.sym 2806 delay[6]
.sym 2807 $abc$4059$new_n324_
.sym 2809 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 2810 $abc$4059$add$demo.v:207$129_Y[9]
.sym 2812 $abc$4059$add$demo.v:207$129_Y[15]
.sym 2814 $abc$4059$add$demo.v:207$129_Y[11]
.sym 2816 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[14]
.sym 2841 delay[2]
.sym 2845 delay[6]
.sym 2849 delay[4]
.sym 2850 delay[14]
.sym 2852 delay[7]
.sym 2853 delay[3]
.sym 2860 delay[6]
.sym 2868 delay[3]
.sym 2873 delay[2]
.sym 2879 delay[7]
.sym 2890 delay[14]
.sym 2896 delay[4]
.sym 2909 $abc$4059$new_n320_
.sym 2910 delay[10]
.sym 2911 delay[6]
.sym 2912 delay[5]
.sym 2913 $abc$4059$new_n318_
.sym 2914 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[8]
.sym 2915 delay[4]
.sym 2916 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[5]
.sym 2921 $PACKER_VCC_NET
.sym 2928 $PACKER_VCC_NET
.sym 2933 $abc$4059$new_n317_
.sym 2935 delay[13]
.sym 2936 RST$SB_IO_OUT
.sym 2937 delay[9]
.sym 2939 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 2940 state[1]
.sym 2941 delay[11]
.sym 2943 delay[1]
.sym 2944 delay[10]
.sym 2946 $PACKER_VCC_NET
.sym 2964 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[2]
.sym 2968 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[4]
.sym 2970 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[6]
.sym 2971 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[3]
.sym 2973 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[7]
.sym 2983 $PACKER_VCC_NET
.sym 2986 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[1]
.sym 2990 $auto$alumacc.cc:474:replace_alu$700.C[1]
.sym 2991 $PACKER_VCC_NET
.sym 2993 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[5]
.sym 2994 $nextpnr_ICESTORM_LC_2$O
.sym 2996 $auto$alumacc.cc:474:replace_alu$700.C[1]
.sym 3000 $auto$alumacc.cc:474:replace_alu$700.C[2]
.sym 3003 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[1]
.sym 3006 $auto$alumacc.cc:474:replace_alu$700.C[3]
.sym 3009 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[2]
.sym 3012 $auto$alumacc.cc:474:replace_alu$700.C[4]
.sym 3014 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[3]
.sym 3015 $PACKER_VCC_NET
.sym 3018 $auto$alumacc.cc:474:replace_alu$700.C[5]
.sym 3020 $PACKER_VCC_NET
.sym 3021 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[4]
.sym 3024 $auto$alumacc.cc:474:replace_alu$700.C[6]
.sym 3026 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[5]
.sym 3027 $PACKER_VCC_NET
.sym 3030 $auto$alumacc.cc:474:replace_alu$700.C[7]
.sym 3032 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[6]
.sym 3033 $PACKER_VCC_NET
.sym 3036 $auto$alumacc.cc:474:replace_alu$700.C[8]
.sym 3038 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[7]
.sym 3044 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[1]
.sym 3045 delay[12]
.sym 3046 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3047 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 3048 $auto$alumacc.cc:474:replace_alu$700.C[1]
.sym 3049 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3050 $abc$4059$new_n317_
.sym 3051 delay[13]
.sym 3068 $PACKER_VCC_NET
.sym 3069 delay[15]
.sym 3071 delay[0]
.sym 3077 $abc$4059$new_n324_
.sym 3092 $auto$alumacc.cc:474:replace_alu$700.C[8]
.sym 3098 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[13]
.sym 3102 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[8]
.sym 3107 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[14]
.sym 3108 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[15]
.sym 3113 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[11]
.sym 3115 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[9]
.sym 3118 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[10]
.sym 3124 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[12]
.sym 3129 $auto$alumacc.cc:474:replace_alu$700.C[9]
.sym 3131 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[8]
.sym 3135 $auto$alumacc.cc:474:replace_alu$700.C[10]
.sym 3137 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[9]
.sym 3141 $auto$alumacc.cc:474:replace_alu$700.C[11]
.sym 3143 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[10]
.sym 3147 $auto$alumacc.cc:474:replace_alu$700.C[12]
.sym 3149 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[11]
.sym 3153 $auto$alumacc.cc:474:replace_alu$700.C[13]
.sym 3156 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[12]
.sym 3159 $auto$alumacc.cc:474:replace_alu$700.C[14]
.sym 3162 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[13]
.sym 3165 $auto$alumacc.cc:474:replace_alu$700.C[15]
.sym 3167 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[14]
.sym 3171 $nextpnr_ICESTORM_LC_3$I3
.sym 3173 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[15]
.sym 3179 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[11]
.sym 3180 RST$SB_IO_OUT
.sym 3181 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[9]
.sym 3182 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[12]
.sym 3183 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 3184 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[10]
.sym 3185 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3186 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 3208 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3227 $nextpnr_ICESTORM_LC_3$I3
.sym 3234 $abc$4059$add$demo.v:207$129_Y[0]
.sym 3237 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3238 $abc$4059$add$demo.v:207$129_Y[1]_new_
.sym 3241 $abc$4059$add$demo.v:207$129_Y[9]
.sym 3242 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3243 $abc$4059$add$demo.v:207$129_Y[15]
.sym 3245 $abc$4059$add$demo.v:207$129_Y[11]
.sym 3246 delay[15]
.sym 3247 delay[13]
.sym 3254 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3268 $nextpnr_ICESTORM_LC_3$I3
.sym 3272 delay[13]
.sym 3277 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3278 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3279 $abc$4059$add$demo.v:207$129_Y[9]
.sym 3280 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3285 delay[15]
.sym 3289 $abc$4059$add$demo.v:207$129_Y[11]
.sym 3290 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3291 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3292 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3295 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3296 $abc$4059$add$demo.v:207$129_Y[1]_new_
.sym 3297 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3298 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3301 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3302 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3303 $abc$4059$add$demo.v:207$129_Y[15]
.sym 3304 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3307 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 3308 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 3309 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 3310 $abc$4059$add$demo.v:207$129_Y[0]
.sym 3311 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451_$glb_ce
.sym 3312 CLK$SB_IO_IN_$glb_clk
.sym 3330 state[0]
.sym 3346 $PACKER_VCC_NET
.sym 3370 SCL$SB_IO_OUT
.sym 3372 delay[1]
.sym 3374 delay[0]
.sym 3384 $0\scl[0:0]
.sym 3391 $PACKER_VCC_NET
.sym 3408 SCL$SB_IO_OUT
.sym 3413 delay[0]
.sym 3415 $PACKER_VCC_NET
.sym 3418 $0\scl[0:0]
.sym 3437 delay[0]
.sym 3439 delay[1]
.sym 3447 CLK$SB_IO_IN_$glb_clk
.sym 3465 $0\scl[0:0]
.sym 3513 SCL$SB_IO_OUT
.sym 3561 SCL$SB_IO_OUT
.sym 4258 $abc$4059$add$demo.v:207$129_Y[6]
.sym 4557 delay[4]
.sym 4796 delay[7]
.sym 4800 $abc$4059$add$demo.v:207$129_Y[7]
.sym 4822 delay[7]
.sym 4826 delay[1]
.sym 4827 delay[4]
.sym 4829 delay[0]
.sym 4830 delay[5]
.sym 4833 delay[2]
.sym 4835 delay[6]
.sym 4839 delay[3]
.sym 4843 $nextpnr_ICESTORM_LC_7$O
.sym 4846 delay[0]
.sym 4849 $auto$alumacc.cc:474:replace_alu$713.C[2]
.sym 4851 delay[1]
.sym 4855 $auto$alumacc.cc:474:replace_alu$713.C[3]
.sym 4858 delay[2]
.sym 4859 $auto$alumacc.cc:474:replace_alu$713.C[2]
.sym 4861 $auto$alumacc.cc:474:replace_alu$713.C[4]
.sym 4864 delay[3]
.sym 4865 $auto$alumacc.cc:474:replace_alu$713.C[3]
.sym 4867 $auto$alumacc.cc:474:replace_alu$713.C[5]
.sym 4870 delay[4]
.sym 4871 $auto$alumacc.cc:474:replace_alu$713.C[4]
.sym 4873 $auto$alumacc.cc:474:replace_alu$713.C[6]
.sym 4876 delay[5]
.sym 4877 $auto$alumacc.cc:474:replace_alu$713.C[5]
.sym 4879 $auto$alumacc.cc:474:replace_alu$713.C[7]
.sym 4881 delay[6]
.sym 4883 $auto$alumacc.cc:474:replace_alu$713.C[6]
.sym 4885 $auto$alumacc.cc:474:replace_alu$713.C[8]
.sym 4887 delay[7]
.sym 4889 $auto$alumacc.cc:474:replace_alu$713.C[7]
.sym 4912 $PACKER_VCC_NET
.sym 4920 $abc$4059$add$demo.v:207$129_Y[3]
.sym 4921 delay[6]
.sym 4924 $abc$4059$add$demo.v:207$129_Y[5]
.sym 4929 $auto$alumacc.cc:474:replace_alu$713.C[8]
.sym 4937 delay[13]
.sym 4940 delay[8]
.sym 4941 delay[14]
.sym 4943 delay[11]
.sym 4947 delay[9]
.sym 4948 delay[15]
.sym 4956 delay[12]
.sym 4960 delay[10]
.sym 4966 $auto$alumacc.cc:474:replace_alu$713.C[9]
.sym 4969 delay[8]
.sym 4970 $auto$alumacc.cc:474:replace_alu$713.C[8]
.sym 4972 $auto$alumacc.cc:474:replace_alu$713.C[10]
.sym 4974 delay[9]
.sym 4976 $auto$alumacc.cc:474:replace_alu$713.C[9]
.sym 4978 $auto$alumacc.cc:474:replace_alu$713.C[11]
.sym 4980 delay[10]
.sym 4982 $auto$alumacc.cc:474:replace_alu$713.C[10]
.sym 4984 $auto$alumacc.cc:474:replace_alu$713.C[12]
.sym 4986 delay[11]
.sym 4988 $auto$alumacc.cc:474:replace_alu$713.C[11]
.sym 4990 $auto$alumacc.cc:474:replace_alu$713.C[13]
.sym 4993 delay[12]
.sym 4994 $auto$alumacc.cc:474:replace_alu$713.C[12]
.sym 4996 $auto$alumacc.cc:474:replace_alu$713.C[14]
.sym 4999 delay[13]
.sym 5000 $auto$alumacc.cc:474:replace_alu$713.C[13]
.sym 5002 $auto$alumacc.cc:474:replace_alu$713.C[15]
.sym 5004 delay[14]
.sym 5006 $auto$alumacc.cc:474:replace_alu$713.C[14]
.sym 5009 delay[15]
.sym 5012 $auto$alumacc.cc:474:replace_alu$713.C[15]
.sym 5033 delay[13]
.sym 5035 delay[9]
.sym 5039 delay[11]
.sym 5041 delay[4]
.sym 5042 delay[12]
.sym 5045 $abc$4059$add$demo.v:207$129_Y[12]
.sym 5057 $abc$4059$new_n320_
.sym 5058 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5061 $abc$4059$new_n326_
.sym 5062 delay[15]
.sym 5063 delay[4]
.sym 5065 $abc$4059$add$demo.v:207$129_Y[8]
.sym 5066 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5070 $abc$4059$new_n325_
.sym 5071 $abc$4059$add$demo.v:207$129_Y[14]
.sym 5072 $abc$4059$add$demo.v:207$129_Y[7]
.sym 5075 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5077 delay[11]
.sym 5078 $abc$4059$new_n321_
.sym 5080 $abc$4059$add$demo.v:207$129_Y[3]
.sym 5081 delay[9]
.sym 5083 delay[3]
.sym 5085 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5087 delay[13]
.sym 5088 delay[14]
.sym 5090 $abc$4059$new_n326_
.sym 5092 $abc$4059$new_n325_
.sym 5093 $abc$4059$new_n321_
.sym 5096 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5097 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5098 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5099 $abc$4059$add$demo.v:207$129_Y[7]
.sym 5102 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5103 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5104 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5105 $abc$4059$add$demo.v:207$129_Y[3]
.sym 5108 delay[3]
.sym 5109 $abc$4059$new_n320_
.sym 5110 delay[9]
.sym 5111 delay[4]
.sym 5115 delay[9]
.sym 5116 delay[4]
.sym 5117 delay[3]
.sym 5120 delay[13]
.sym 5121 delay[11]
.sym 5122 delay[15]
.sym 5123 delay[14]
.sym 5126 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5127 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5128 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5129 $abc$4059$add$demo.v:207$129_Y[8]
.sym 5132 $abc$4059$add$demo.v:207$129_Y[14]
.sym 5133 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5134 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5135 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5136 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451_$glb_ce
.sym 5137 CLK$SB_IO_IN_$glb_clk
.sym 5158 delay[15]
.sym 5159 $PACKER_VCC_NET
.sym 5181 delay[7]
.sym 5182 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5185 $abc$4059$add$demo.v:207$129_Y[4]
.sym 5186 delay[8]
.sym 5187 delay[14]
.sym 5189 delay[12]
.sym 5192 $abc$4059$add$demo.v:207$129_Y[10]
.sym 5193 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5194 $abc$4059$add$demo.v:207$129_Y[5]
.sym 5195 delay[13]
.sym 5197 delay[11]
.sym 5198 delay[6]
.sym 5199 delay[5]
.sym 5201 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5203 $abc$4059$add$demo.v:207$129_Y[6]
.sym 5209 delay[15]
.sym 5213 delay[13]
.sym 5214 delay[11]
.sym 5215 delay[15]
.sym 5216 delay[14]
.sym 5219 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5220 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5221 $abc$4059$add$demo.v:207$129_Y[10]
.sym 5222 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5225 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5226 $abc$4059$add$demo.v:207$129_Y[6]
.sym 5227 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5228 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5231 $abc$4059$add$demo.v:207$129_Y[5]
.sym 5232 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5233 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5234 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5237 delay[12]
.sym 5238 delay[7]
.sym 5239 delay[6]
.sym 5246 delay[8]
.sym 5249 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5250 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5251 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5252 $abc$4059$add$demo.v:207$129_Y[4]
.sym 5255 delay[5]
.sym 5259 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451_$glb_ce
.sym 5260 CLK$SB_IO_IN_$glb_clk
.sym 5287 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5303 $abc$4059$new_n324_
.sym 5305 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 5306 state[1]
.sym 5307 $abc$4059$new_n318_
.sym 5308 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5309 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5310 $abc$4059$add$demo.v:207$129_Y[13]
.sym 5312 state[0]
.sym 5313 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 5315 $abc$4059$add$demo.v:207$129_Y[12]
.sym 5318 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 5321 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5324 delay[1]
.sym 5325 $abc$4059$new_n317_
.sym 5327 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 5334 delay[0]
.sym 5339 delay[1]
.sym 5342 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5343 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5344 $abc$4059$add$demo.v:207$129_Y[12]
.sym 5345 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5348 $abc$4059$new_n324_
.sym 5349 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 5350 $abc$4059$new_n317_
.sym 5357 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 5362 delay[0]
.sym 5366 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 5367 state[0]
.sym 5368 state[1]
.sym 5369 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 5372 delay[0]
.sym 5373 delay[1]
.sym 5374 $abc$4059$new_n318_
.sym 5378 $abc$4059$add$demo.v:207$129_Y[13]
.sym 5379 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5380 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5381 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 5382 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451_$glb_ce
.sym 5383 CLK$SB_IO_IN_$glb_clk
.sym 5398 state[0]
.sym 5399 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 5404 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 5426 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 5427 state[1]
.sym 5428 delay[9]
.sym 5430 delay[11]
.sym 5431 $abc$4059$new_n324_
.sym 5432 $abc$4059$new_n317_
.sym 5433 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 5434 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 5435 delay[12]
.sym 5436 delay[10]
.sym 5437 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 5438 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 5441 state[0]
.sym 5448 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5451 RST$SB_IO_OUT
.sym 5456 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5459 delay[11]
.sym 5465 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 5466 RST$SB_IO_OUT
.sym 5467 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 5468 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5473 delay[9]
.sym 5480 delay[12]
.sym 5483 $abc$4059$new_n317_
.sym 5484 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 5485 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 5486 $abc$4059$new_n324_
.sym 5489 delay[10]
.sym 5496 state[1]
.sym 5497 state[0]
.sym 5498 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 5501 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 5502 state[0]
.sym 5503 state[1]
.sym 5505 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 5506 CLK$SB_IO_IN_$glb_clk
.sym 5520 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 5521 state[1]
.sym 5529 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 5530 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 5537 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 6766 $abc$4059$sub$demo.v:318$148_Y[2]
.sym 6767 $abc$4059$sub$demo.v:318$148_Y[3]
.sym 6768 $abc$4059$sub$demo.v:318$148_Y[4]
.sym 6769 $abc$4059$sub$demo.v:318$148_Y[5]
.sym 6770 $abc$4059$sub$demo.v:318$148_Y[6]
.sym 6771 $abc$4059$sub$demo.v:318$148_Y[7]
.sym 6821 params_left[3]
.sym 6824 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 6826 $abc$4059$sub$demo.v:318$148_Y[10]
.sym 6866 $abc$4059$sub$demo.v:318$148_Y[8]
.sym 6867 $abc$4059$sub$demo.v:318$148_Y[9]
.sym 6868 $abc$4059$sub$demo.v:318$148_Y[10]
.sym 6869 $abc$4059$sub$demo.v:318$148_Y[11]
.sym 6870 $abc$4059$sub$demo.v:318$148_Y[12]
.sym 6871 $abc$4059$sub$demo.v:318$148_Y[13]
.sym 6872 params_left[6]
.sym 6873 params_left[5]
.sym 6921 params_left[8]
.sym 6922 $abc$4059$sub$demo.v:318$148_Y[3]
.sym 6929 $abc$4059$sub$demo.v:318$148_Y[8]
.sym 6930 $abc$4059$sub$demo.v:318$148_Y[7]
.sym 6968 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[1]_new_inv_
.sym 6969 params_left[3]
.sym 6970 params_left[9]
.sym 6971 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[0]_new_inv_
.sym 6972 $abc$4059$new_n349_
.sym 6973 params_left[10]
.sym 6974 params_left[13]
.sym 6975 params_left[12]
.sym 7024 params_left[7]
.sym 7070 params_left[8]
.sym 7071 $abc$4059$new_n352_
.sym 7074 params_left[11]
.sym 7075 $abc$4059$procmux$577.B_AND_S[15]_new_
.sym 7077 params_left[7]
.sym 7133 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 7172 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[4]_new_
.sym 7173 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 7174 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 7175 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 7176 $abc$4059$new_n346_
.sym 7178 $abc$4059$new_n381_
.sym 7179 $abc$4059$procmux$606_CMP_new_
.sym 7232 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 7274 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 7275 state[2]
.sym 7276 $abc$4059$new_n380_
.sym 7277 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 7278 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 7279 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 7280 $abc$4059$new_n366_
.sym 7281 state[3]
.sym 7319 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 7322 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 7327 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 7330 DC$SB_IO_OUT
.sym 7376 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3397
.sym 7378 $0\dc[0:0]
.sym 7379 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 7382 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 7383 DC$SB_IO_OUT
.sym 7427 state[2]
.sym 7432 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 8554 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8657 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 8675 $abc$4059$sub$demo.v:318$148_Y[4]
.sym 8679 $PACKER_VCC_NET
.sym 8681 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 8682 $PACKER_VCC_NET
.sym 8686 params_left[1]
.sym 8692 params_left[7]
.sym 8698 params_left[6]
.sym 8699 params_left[5]
.sym 8710 params_left[1]
.sym 8712 params_left[4]
.sym 8713 $PACKER_VCC_NET
.sym 8718 params_left[3]
.sym 8720 params_left[2]
.sym 8721 $PACKER_VCC_NET
.sym 8722 params_left[0]
.sym 8724 $nextpnr_ICESTORM_LC_0$O
.sym 8726 params_left[0]
.sym 8730 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 8732 params_left[1]
.sym 8733 $PACKER_VCC_NET
.sym 8736 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 8738 params_left[2]
.sym 8739 $PACKER_VCC_NET
.sym 8740 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 8742 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 8744 $PACKER_VCC_NET
.sym 8745 params_left[3]
.sym 8746 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 8748 $auto$alumacc.cc:474:replace_alu$728.C[5]
.sym 8750 $PACKER_VCC_NET
.sym 8751 params_left[4]
.sym 8752 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 8754 $auto$alumacc.cc:474:replace_alu$728.C[6]
.sym 8756 $PACKER_VCC_NET
.sym 8757 params_left[5]
.sym 8758 $auto$alumacc.cc:474:replace_alu$728.C[5]
.sym 8760 $auto$alumacc.cc:474:replace_alu$728.C[7]
.sym 8762 $PACKER_VCC_NET
.sym 8763 params_left[6]
.sym 8764 $auto$alumacc.cc:474:replace_alu$728.C[6]
.sym 8766 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 8768 params_left[7]
.sym 8769 $PACKER_VCC_NET
.sym 8770 $auto$alumacc.cc:474:replace_alu$728.C[7]
.sym 8774 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[0]_new_inv_
.sym 8775 $abc$4059$new_n201_
.sym 8776 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 8777 $abc$4059$new_n196_
.sym 8778 params_left[2]
.sym 8779 $abc$4059$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 8780 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[4]_new_
.sym 8781 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[1]_new_
.sym 8796 params_left[7]
.sym 8798 params_left[4]
.sym 8806 params_left[11]
.sym 8808 params_left[0]
.sym 8810 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 8817 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 8820 params_left[10]
.sym 8821 params_left[13]
.sym 8822 params_left[12]
.sym 8825 params_left[9]
.sym 8826 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8828 $abc$4059$sub$demo.v:318$148_Y[5]
.sym 8829 $abc$4059$sub$demo.v:318$148_Y[6]
.sym 8831 params_left[8]
.sym 8832 params_left[11]
.sym 8839 $PACKER_VCC_NET
.sym 8842 $PACKER_VCC_NET
.sym 8847 $auto$alumacc.cc:474:replace_alu$728.C[9]
.sym 8849 $PACKER_VCC_NET
.sym 8850 params_left[8]
.sym 8851 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 8853 $auto$alumacc.cc:474:replace_alu$728.C[10]
.sym 8855 $PACKER_VCC_NET
.sym 8856 params_left[9]
.sym 8857 $auto$alumacc.cc:474:replace_alu$728.C[9]
.sym 8859 $auto$alumacc.cc:474:replace_alu$728.C[11]
.sym 8861 params_left[10]
.sym 8862 $PACKER_VCC_NET
.sym 8863 $auto$alumacc.cc:474:replace_alu$728.C[10]
.sym 8865 $auto$alumacc.cc:474:replace_alu$728.C[12]
.sym 8867 $PACKER_VCC_NET
.sym 8868 params_left[11]
.sym 8869 $auto$alumacc.cc:474:replace_alu$728.C[11]
.sym 8871 $auto$alumacc.cc:474:replace_alu$728.C[13]
.sym 8873 params_left[12]
.sym 8874 $PACKER_VCC_NET
.sym 8875 $auto$alumacc.cc:474:replace_alu$728.C[12]
.sym 8878 $PACKER_VCC_NET
.sym 8879 params_left[13]
.sym 8881 $auto$alumacc.cc:474:replace_alu$728.C[13]
.sym 8885 $abc$4059$sub$demo.v:318$148_Y[6]
.sym 8886 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8891 $abc$4059$sub$demo.v:318$148_Y[5]
.sym 8893 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8894 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 8895 CLK$SB_IO_IN_$glb_clk
.sym 8897 $abc$4059$procmux$524.B_AND_S[1]_new_
.sym 8898 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 8899 $abc$4059$sub$demo.v:318$148_Y[0]
.sym 8900 params_left[0]
.sym 8901 $abc$4059$new_n204_
.sym 8902 params_left[1]
.sym 8903 params_left[4]
.sym 8904 bit_counter[0]
.sym 8924 $abc$4059$sub$demo.v:318$148_Y[11]
.sym 8932 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 8939 $abc$4059$sub$demo.v:318$148_Y[10]
.sym 8940 params_left[9]
.sym 8942 $abc$4059$sub$demo.v:318$148_Y[12]
.sym 8944 $abc$4059$sub$demo.v:318$148_Y[3]
.sym 8945 params_left[7]
.sym 8947 $abc$4059$sub$demo.v:318$148_Y[9]
.sym 8948 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 8950 params_left[2]
.sym 8951 $abc$4059$sub$demo.v:318$148_Y[13]
.sym 8952 params_left[6]
.sym 8953 params_left[5]
.sym 8956 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 8957 params_left[0]
.sym 8959 params_left[10]
.sym 8960 params_left[4]
.sym 8961 params_left[12]
.sym 8963 params_left[3]
.sym 8964 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8965 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[0]_new_inv_
.sym 8967 params_left[1]
.sym 8971 params_left[5]
.sym 8972 params_left[6]
.sym 8973 params_left[4]
.sym 8974 params_left[7]
.sym 8979 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8980 $abc$4059$sub$demo.v:318$148_Y[3]
.sym 8984 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 8985 $abc$4059$sub$demo.v:318$148_Y[9]
.sym 8986 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 8989 params_left[0]
.sym 8990 params_left[1]
.sym 8991 params_left[2]
.sym 8992 params_left[3]
.sym 8995 params_left[9]
.sym 8996 params_left[12]
.sym 8997 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[0]_new_inv_
.sym 8998 params_left[10]
.sym 9001 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9003 $abc$4059$sub$demo.v:318$148_Y[10]
.sym 9008 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9009 $abc$4059$sub$demo.v:318$148_Y[13]
.sym 9010 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 9013 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9014 $abc$4059$sub$demo.v:318$148_Y[12]
.sym 9015 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 9017 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 9018 CLK$SB_IO_IN_$glb_clk
.sym 9023 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 9024 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[3]_new_
.sym 9041 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 9047 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 9050 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9051 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 9052 state[0]
.sym 9053 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 9055 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 9061 $abc$4059$sub$demo.v:318$148_Y[8]
.sym 9064 DC$SB_IO_OUT
.sym 9065 params_left[11]
.sym 9067 params_left[13]
.sym 9069 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[1]_new_inv_
.sym 9070 $abc$4059$new_n352_
.sym 9072 $abc$4059$sub$demo.v:318$148_Y[7]
.sym 9073 $abc$4059$new_n349_
.sym 9078 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9079 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 9084 $abc$4059$sub$demo.v:318$148_Y[11]
.sym 9085 params_left[8]
.sym 9086 $abc$4059$procmux$586_CMP_new_
.sym 9094 $abc$4059$sub$demo.v:318$148_Y[8]
.sym 9095 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9100 params_left[8]
.sym 9101 params_left[11]
.sym 9102 DC$SB_IO_OUT
.sym 9103 params_left[13]
.sym 9119 $abc$4059$sub$demo.v:318$148_Y[11]
.sym 9121 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9124 $abc$4059$new_n349_
.sym 9125 $abc$4059$new_n352_
.sym 9126 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[1]_new_inv_
.sym 9127 $abc$4059$procmux$586_CMP_new_
.sym 9136 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9139 $abc$4059$sub$demo.v:318$148_Y[7]
.sym 9140 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 9141 CLK$SB_IO_IN_$glb_clk
.sym 9143 state[5]
.sym 9144 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9145 state[0]
.sym 9146 $abc$4059$new_n374_
.sym 9147 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[3]_new_
.sym 9148 state[4]
.sym 9149 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 9150 $abc$4059$new_n378_
.sym 9160 DC$SB_IO_OUT
.sym 9163 param_counter[6]
.sym 9172 $abc$4059$procmux$586_CMP_new_
.sym 9176 $0\scl[0:0]
.sym 9178 $abc$4059$new_n377_
.sym 9185 state[2]
.sym 9188 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[3]_new_
.sym 9189 $abc$4059$procmux$577.B_AND_S[15]_new_
.sym 9199 state[3]
.sym 9200 $abc$4059$new_n189_
.sym 9201 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 9202 state[0]
.sym 9205 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 9206 $abc$4059$new_n355_
.sym 9209 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 9210 state[1]
.sym 9211 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 9213 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9214 $abc$4059$new_n355_
.sym 9217 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 9218 state[1]
.sym 9219 state[0]
.sym 9220 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 9223 state[2]
.sym 9224 state[3]
.sym 9226 $abc$4059$new_n189_
.sym 9230 state[1]
.sym 9231 state[0]
.sym 9232 $abc$4059$new_n355_
.sym 9235 state[2]
.sym 9236 state[3]
.sym 9238 $abc$4059$new_n189_
.sym 9241 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9242 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 9243 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[3]_new_
.sym 9244 $abc$4059$procmux$577.B_AND_S[15]_new_
.sym 9255 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 9256 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 9259 state[1]
.sym 9260 $abc$4059$new_n355_
.sym 9262 state[0]
.sym 9266 $abc$4059$new_n189_
.sym 9267 $abc$4059$new_n191_
.sym 9268 state[1]
.sym 9269 $abc$4059$new_n361_
.sym 9270 $abc$4059$new_n372_
.sym 9271 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 9272 $abc$4059$new_n355_
.sym 9273 $abc$4059$new_n368_
.sym 9286 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 9287 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9288 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 9290 state[0]
.sym 9301 $abc$4059$procmux$606_CMP_new_
.sym 9307 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[4]_new_
.sym 9308 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9309 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 9311 $abc$4059$new_n346_
.sym 9312 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 9313 $abc$4059$new_n381_
.sym 9314 DC$SB_IO_OUT
.sym 9315 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 9316 state[1]
.sym 9317 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 9318 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 9320 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 9321 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 9322 $abc$4059$procmux$606_CMP_new_
.sym 9324 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 9325 $abc$4059$procmux$586_CMP_new_
.sym 9326 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 9328 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 9329 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9330 state[3]
.sym 9331 $abc$4059$new_n189_
.sym 9332 state[2]
.sym 9333 $abc$4059$new_n380_
.sym 9334 $abc$4059$new_n361_
.sym 9335 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 9336 $0\scl[0:0]
.sym 9337 $abc$4059$new_n366_
.sym 9340 state[2]
.sym 9341 state[3]
.sym 9343 $abc$4059$new_n189_
.sym 9346 $abc$4059$new_n366_
.sym 9347 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[4]_new_
.sym 9348 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 9349 $abc$4059$new_n361_
.sym 9352 $abc$4059$procmux$586_CMP_new_
.sym 9353 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 9354 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 9355 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 9358 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 9360 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 9361 state[1]
.sym 9364 $abc$4059$new_n381_
.sym 9365 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 9366 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 9367 $abc$4059$new_n380_
.sym 9371 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9372 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 9373 $abc$4059$procmux$606_CMP_new_
.sym 9376 $abc$4059$procmux$586_CMP_new_
.sym 9377 DC$SB_IO_OUT
.sym 9378 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 9382 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 9383 $abc$4059$new_n346_
.sym 9384 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 9385 $0\scl[0:0]
.sym 9386 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 9387 CLK$SB_IO_IN_$glb_clk
.sym 9389 CS$SB_IO_OUT
.sym 9390 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 9391 $abc$4059$procmux$586_CMP_new_
.sym 9392 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 9393 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 9394 $abc$4059$new_n377_
.sym 9395 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9396 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 9397 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 9401 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 9405 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 9407 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 9412 state[1]
.sym 9421 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3397
.sym 9430 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 9432 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3397
.sym 9436 $abc$4059$new_n355_
.sym 9440 state[1]
.sym 9450 state[0]
.sym 9452 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 9453 $0\scl[0:0]
.sym 9456 $0\dc[0:0]
.sym 9460 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9461 $abc$4059$procmux$606_CMP_new_
.sym 9464 $0\dc[0:0]
.sym 9465 $abc$4059$procmux$606_CMP_new_
.sym 9475 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 9478 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 9482 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 9483 $0\scl[0:0]
.sym 9499 $abc$4059$new_n355_
.sym 9501 state[0]
.sym 9502 state[1]
.sym 9505 $0\dc[0:0]
.sym 9509 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3397
.sym 9510 CLK$SB_IO_IN_$glb_clk
.sym 9514 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 9525 $PACKER_VCC_NET
.sym 10639 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 10761 cmd_counter[2]
.sym 10762 cmd_counter[3]
.sym 10763 cmd_counter[4]
.sym 10765 cmd_counter[0]
.sym 10766 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10784 $PACKER_VCC_NET
.sym 10790 $PACKER_VCC_NET
.sym 10800 $PACKER_VCC_NET
.sym 10830 cmd_counter[0]
.sym 10870 cmd_counter[0]
.sym 10871 $PACKER_VCC_NET
.sym 10884 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 10885 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 10886 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 10895 cmd_counter[0]
.sym 10907 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 10923 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 10925 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 10929 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 10930 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10931 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 10932 $abc$4059$new_n201_
.sym 10936 $abc$4059$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 10937 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 10938 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10941 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 10942 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 10943 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 10949 $abc$4059$sub$demo.v:318$148_Y[2]
.sym 10950 $abc$4059$new_n196_
.sym 10951 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 10956 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 10957 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 10958 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10959 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 10963 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 10965 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 10968 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 10969 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10970 $abc$4059$new_n196_
.sym 10975 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 10976 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 10977 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 10980 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 10981 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 10982 $abc$4059$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 10983 $abc$4059$sub$demo.v:318$148_Y[2]
.sym 10986 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10987 $abc$4059$new_n201_
.sym 10988 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 10989 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 10992 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 10993 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 10994 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 10998 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 10999 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 11000 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 11001 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 11002 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11007 $0\bit_counter[2:0][2]
.sym 11008 bit_counter[2]
.sym 11009 $0\bit_counter[2:0][0]
.sym 11010 $abc$4059$new_n450_
.sym 11011 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11012 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11017 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11021 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 11022 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 11032 bit_counter[1]
.sym 11034 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11036 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11048 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 11050 $abc$4059$new_n204_
.sym 11051 params_left[1]
.sym 11052 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[4]_new_
.sym 11054 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[0]_new_inv_
.sym 11055 $abc$4059$sub$demo.v:318$148_Y[4]
.sym 11056 $abc$4059$sub$demo.v:318$148_Y[0]
.sym 11058 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 11061 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[1]_new_
.sym 11064 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11065 $PACKER_VCC_NET
.sym 11067 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 11069 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11070 $abc$4059$procmux$524.B_AND_S[1]_new_
.sym 11072 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11073 params_left[0]
.sym 11074 $abc$4059$new_n204_
.sym 11079 params_left[0]
.sym 11081 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11082 params_left[1]
.sym 11085 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 11088 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11093 params_left[0]
.sym 11094 $PACKER_VCC_NET
.sym 11097 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[0]_new_inv_
.sym 11098 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11099 $abc$4059$sub$demo.v:318$148_Y[0]
.sym 11100 $abc$4059$new_n204_
.sym 11104 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 11106 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 11109 $abc$4059$procmux$524.B_AND_S[1]_new_
.sym 11110 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[1]_new_
.sym 11112 $abc$4059$new_n204_
.sym 11115 $abc$4059$sub$demo.v:318$148_Y[4]
.sym 11116 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11117 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[4]_new_
.sym 11118 $abc$4059$new_n204_
.sym 11121 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11125 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 11126 CLK$SB_IO_IN_$glb_clk
.sym 11128 data[7]
.sym 11130 $abc$4059$new_n247_
.sym 11131 $abc$4059$new_n438_
.sym 11132 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11133 $abc$4059$new_n229_
.sym 11134 $abc$4059$procmux$636.B_AND_S[0]_new_inv_
.sym 11135 data[5]
.sym 11144 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3882
.sym 11153 $abc$4059$new_n241_
.sym 11159 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 11175 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11184 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11195 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11197 $0\bit_counter[2:0][1]
.sym 11222 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11226 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11227 $0\bit_counter[2:0][1]
.sym 11228 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11229 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11251 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 11252 bit_counter[1]
.sym 11253 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 11254 $abc$4059$new_n222_
.sym 11255 $0\bit_counter[2:0][1]
.sym 11256 $abc$4059$new_n221_
.sym 11258 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 11275 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 11281 $abc$4059$new_n238_
.sym 11282 param_counter[1]
.sym 11283 MOSI$SB_IO_OUT
.sym 11285 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11292 $abc$4059$new_n189_
.sym 11293 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 11294 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11299 $abc$4059$new_n378_
.sym 11304 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11306 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11307 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 11308 $0\scl[0:0]
.sym 11309 state[2]
.sym 11310 $abc$4059$new_n377_
.sym 11311 $abc$4059$new_n374_
.sym 11312 $0\bit_counter[2:0][1]
.sym 11314 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 11315 state[3]
.sym 11319 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 11320 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 11322 $PACKER_GND_NET
.sym 11323 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 11326 $PACKER_GND_NET
.sym 11331 state[3]
.sym 11332 $abc$4059$new_n189_
.sym 11333 state[2]
.sym 11337 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 11338 $abc$4059$new_n378_
.sym 11339 $abc$4059$new_n377_
.sym 11340 $abc$4059$new_n374_
.sym 11344 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 11345 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 11349 $0\bit_counter[2:0][1]
.sym 11350 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11351 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11352 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11357 $PACKER_GND_NET
.sym 11361 $0\bit_counter[2:0][1]
.sym 11362 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 11363 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11364 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 11367 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 11368 $0\scl[0:0]
.sym 11370 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 11371 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 11372 CLK$SB_IO_IN_$glb_clk
.sym 11374 $abc$4059$new_n241_
.sym 11375 $abc$4059$new_n238_
.sym 11376 MOSI$SB_IO_OUT
.sym 11377 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 11378 $abc$4059$new_n223_
.sym 11379 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3403
.sym 11380 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 11381 $abc$4059$new_n244_
.sym 11393 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 11399 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 11408 $PACKER_GND_NET
.sym 11415 state[5]
.sym 11416 state[2]
.sym 11417 state[0]
.sym 11418 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 11419 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[3]_new_
.sym 11420 $0\scl[0:0]
.sym 11421 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 11422 state[3]
.sym 11424 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 11425 state[0]
.sym 11426 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 11427 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 11428 state[4]
.sym 11430 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11433 state[1]
.sym 11434 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 11435 $abc$4059$new_n372_
.sym 11436 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 11438 $abc$4059$new_n368_
.sym 11441 state[1]
.sym 11445 $abc$4059$new_n355_
.sym 11446 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 11448 state[4]
.sym 11449 state[0]
.sym 11450 state[5]
.sym 11451 state[1]
.sym 11454 state[2]
.sym 11455 state[5]
.sym 11456 state[3]
.sym 11457 state[4]
.sym 11460 $abc$4059$new_n372_
.sym 11461 $abc$4059$new_n368_
.sym 11462 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 11466 $0\scl[0:0]
.sym 11467 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 11468 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 11469 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 11472 state[0]
.sym 11473 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 11474 state[1]
.sym 11475 $abc$4059$new_n355_
.sym 11478 state[2]
.sym 11479 state[5]
.sym 11480 state[3]
.sym 11481 state[4]
.sym 11484 state[4]
.sym 11485 state[2]
.sym 11486 state[5]
.sym 11487 state[3]
.sym 11490 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 11491 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[3]_new_
.sym 11492 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 11493 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 11494 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3415
.sym 11495 CLK$SB_IO_IN_$glb_clk
.sym 11498 $abc$4059$new_n245_
.sym 11499 $abc$4059$new_n246_
.sym 11500 $PACKER_GND_NET
.sym 11501 $abc$4059$new_n400_
.sym 11518 $abc$4059$new_n238_
.sym 11519 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 11525 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 11532 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 11540 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 11541 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 11544 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 11545 DC$SB_IO_OUT
.sym 11546 CS$SB_IO_OUT
.sym 11547 $abc$4059$new_n191_
.sym 11548 state[1]
.sym 11549 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 11550 state[0]
.sym 11552 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 11554 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 11555 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 11556 $abc$4059$procmux$586_CMP_new_
.sym 11562 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 11571 $abc$4059$procmux$586_CMP_new_
.sym 11572 CS$SB_IO_OUT
.sym 11573 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 11574 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 11577 state[1]
.sym 11578 $abc$4059$new_n191_
.sym 11579 state[0]
.sym 11584 state[0]
.sym 11585 $abc$4059$new_n191_
.sym 11586 state[1]
.sym 11590 $abc$4059$procmux$586_CMP_new_
.sym 11591 DC$SB_IO_OUT
.sym 11596 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 11597 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 11602 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 11603 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 11604 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 11607 $abc$4059$new_n191_
.sym 11608 state[0]
.sym 11610 state[1]
.sym 11614 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 11615 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 11616 $abc$4059$procmux$586_CMP_new_
.sym 11617 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 11618 CLK$SB_IO_IN_$glb_clk
.sym 11632 CS$SB_IO_OUT
.sym 11676 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 11706 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 12657 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 12770 cmd_counter[0]
.sym 12778 cmd_counter[2]
.sym 12780 cmd_counter[3]
.sym 12809 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 12837 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 12869 $abc$4059$new_n218_
.sym 12871 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[2]_new_
.sym 12872 cmd_counter[1]
.sym 12874 cmd_counter[4]
.sym 12875 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 12911 cmd_counter[2]
.sym 12912 cmd_counter[3]
.sym 12927 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 12929 cmd_counter[1]
.sym 12931 cmd_counter[0]
.sym 12937 cmd_counter[4]
.sym 12939 $PACKER_VCC_NET
.sym 12941 $nextpnr_ICESTORM_LC_8$O
.sym 12944 cmd_counter[0]
.sym 12947 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 12949 cmd_counter[1]
.sym 12953 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 12956 cmd_counter[2]
.sym 12957 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 12959 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 12962 cmd_counter[3]
.sym 12963 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 12967 cmd_counter[4]
.sym 12969 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 12979 $PACKER_VCC_NET
.sym 12980 cmd_counter[0]
.sym 12985 cmd_counter[1]
.sym 12987 cmd_counter[0]
.sym 12988 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 12989 CLK$SB_IO_IN_$glb_clk
.sym 12991 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 12992 $abc$4059$new_n442_
.sym 12993 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 12994 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[7]_new_inv_
.sym 12995 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 12996 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 12997 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 12998 $abc$4059$new_n219_
.sym 13009 cmd_counter[2]
.sym 13011 cmd_counter[3]
.sym 13013 cmd_counter[4]
.sym 13015 param_counter[6]
.sym 13016 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 13023 param_counter[2]
.sym 13034 cmd_counter[2]
.sym 13035 cmd_counter[3]
.sym 13036 cmd_counter[1]
.sym 13037 $PACKER_VCC_NET
.sym 13043 $PACKER_VCC_NET
.sym 13044 cmd_counter[4]
.sym 13046 cmd_counter[0]
.sym 13064 $nextpnr_ICESTORM_LC_5$O
.sym 13066 cmd_counter[0]
.sym 13070 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 13072 cmd_counter[1]
.sym 13073 $PACKER_VCC_NET
.sym 13076 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 13078 $PACKER_VCC_NET
.sym 13079 cmd_counter[2]
.sym 13080 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 13082 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 13084 $PACKER_VCC_NET
.sym 13085 cmd_counter[3]
.sym 13086 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 13090 cmd_counter[4]
.sym 13091 $PACKER_VCC_NET
.sym 13092 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 13114 $abc$4059$procmux$552.B_AND_S[13]_new_
.sym 13115 data[1]
.sym 13116 $abc$4059$new_n453_
.sym 13118 $abc$4059$new_n454_
.sym 13119 $abc$4059$new_n449_
.sym 13120 data[4]
.sym 13121 $abc$4059$procmux$552.B_AND_S[15]_new_
.sym 13142 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 13144 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 13146 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13162 bit_counter[0]
.sym 13163 $PACKER_VCC_NET
.sym 13165 $0\bit_counter[2:0][2]
.sym 13166 bit_counter[2]
.sym 13170 data[5]
.sym 13173 bit_counter[1]
.sym 13175 $0\bit_counter[2:0][0]
.sym 13176 $abc$4059$new_n449_
.sym 13177 data[4]
.sym 13182 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13185 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 13187 $nextpnr_ICESTORM_LC_6$O
.sym 13189 bit_counter[0]
.sym 13193 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 13195 bit_counter[1]
.sym 13196 $PACKER_VCC_NET
.sym 13201 $PACKER_VCC_NET
.sym 13202 bit_counter[2]
.sym 13203 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 13208 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 13213 bit_counter[0]
.sym 13215 $PACKER_VCC_NET
.sym 13218 $abc$4059$new_n449_
.sym 13219 data[5]
.sym 13220 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 13221 data[4]
.sym 13225 $0\bit_counter[2:0][2]
.sym 13231 $0\bit_counter[2:0][0]
.sym 13234 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13235 CLK$SB_IO_IN_$glb_clk
.sym 13237 $abc$4059$new_n439_
.sym 13238 $abc$4059$memrd$\params$demo.v:317$147_DATA[4]_new_inv_
.sym 13239 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[1]_new_
.sym 13240 $abc$4059$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 13241 $abc$4059$new_n250_
.sym 13243 $abc$4059$new_n289_
.sym 13244 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 13255 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13258 $abc$4059$new_n238_
.sym 13265 $abc$4059$procmux$636.B_AND_S[0]_new_inv_
.sym 13267 state[2]
.sym 13280 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 13282 $0\bit_counter[2:0][1]
.sym 13283 $abc$4059$new_n221_
.sym 13286 $abc$4059$procmux$552.B_AND_S[13]_new_
.sym 13287 param_counter[6]
.sym 13290 $abc$4059$new_n454_
.sym 13291 $abc$4059$new_n450_
.sym 13293 $abc$4059$procmux$552.B_AND_S[15]_new_
.sym 13294 $abc$4059$new_n241_
.sym 13295 param_counter[2]
.sym 13296 $abc$4059$new_n238_
.sym 13297 param_counter[1]
.sym 13299 $abc$4059$new_n229_
.sym 13300 param_counter[0]
.sym 13301 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 13303 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13304 $abc$4059$new_n247_
.sym 13305 param_counter[3]
.sym 13306 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13308 param_counter[6]
.sym 13309 param_counter[5]
.sym 13311 $abc$4059$procmux$552.B_AND_S[15]_new_
.sym 13312 $abc$4059$new_n229_
.sym 13313 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13314 $abc$4059$new_n221_
.sym 13323 $abc$4059$new_n238_
.sym 13325 param_counter[6]
.sym 13326 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 13329 param_counter[2]
.sym 13330 param_counter[3]
.sym 13331 param_counter[1]
.sym 13332 param_counter[5]
.sym 13335 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13341 param_counter[1]
.sym 13342 param_counter[3]
.sym 13343 param_counter[6]
.sym 13344 param_counter[0]
.sym 13347 $abc$4059$new_n450_
.sym 13348 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13349 $0\bit_counter[2:0][1]
.sym 13350 $abc$4059$new_n454_
.sym 13353 $abc$4059$procmux$552.B_AND_S[13]_new_
.sym 13354 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13355 $abc$4059$new_n247_
.sym 13356 $abc$4059$new_n241_
.sym 13357 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 13358 CLK$SB_IO_IN_$glb_clk
.sym 13360 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 13361 $abc$4059$new_n228_
.sym 13362 $abc$4059$new_n291_
.sym 13363 $abc$4059$memory\params$rdmux[0][2][1]$a$1184[1]_new_inv_
.sym 13364 $abc$4059$new_n292_
.sym 13365 $abc$4059$new_n252_
.sym 13367 $abc$4059$new_n227_
.sym 13386 param_counter[0]
.sym 13389 param_counter[2]
.sym 13391 param_counter[3]
.sym 13392 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 13393 param_counter[4]
.sym 13395 param_counter[5]
.sym 13401 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 13405 param_counter[2]
.sym 13407 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 13412 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 13413 $abc$4059$new_n223_
.sym 13417 $abc$4059$new_n189_
.sym 13419 param_counter[5]
.sym 13421 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13424 $abc$4059$new_n227_
.sym 13425 $abc$4059$new_n224_
.sym 13426 bit_counter[1]
.sym 13427 state[2]
.sym 13428 $abc$4059$new_n222_
.sym 13429 $0\bit_counter[2:0][1]
.sym 13431 param_counter[1]
.sym 13432 param_counter[0]
.sym 13434 $abc$4059$new_n189_
.sym 13435 state[2]
.sym 13440 $0\bit_counter[2:0][1]
.sym 13448 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 13452 $abc$4059$new_n223_
.sym 13453 param_counter[0]
.sym 13454 param_counter[1]
.sym 13455 param_counter[2]
.sym 13458 bit_counter[1]
.sym 13464 $abc$4059$new_n224_
.sym 13465 param_counter[5]
.sym 13466 $abc$4059$new_n227_
.sym 13467 $abc$4059$new_n222_
.sym 13477 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 13479 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13480 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 13481 CLK$SB_IO_IN_$glb_clk
.sym 13483 $abc$4059$new_n224_
.sym 13484 $abc$4059$new_n268_
.sym 13485 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[4]_new_inv_
.sym 13486 $abc$4059$new_n242_
.sym 13487 $abc$4059$new_n306_
.sym 13488 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 13489 $abc$4059$new_n267_
.sym 13490 param_counter[0]
.sym 13507 param_counter[6]
.sym 13515 param_counter[2]
.sym 13525 $abc$4059$new_n238_
.sym 13526 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3403
.sym 13528 $abc$4059$new_n223_
.sym 13529 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13533 $abc$4059$new_n245_
.sym 13535 param_counter[1]
.sym 13536 $abc$4059$new_n400_
.sym 13537 $abc$4059$procmux$636.B_AND_S[0]_new_inv_
.sym 13539 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 13540 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 13542 param_counter[2]
.sym 13543 $abc$4059$new_n242_
.sym 13544 param_counter[4]
.sym 13545 param_counter[5]
.sym 13547 param_counter[0]
.sym 13548 $abc$4059$new_n224_
.sym 13549 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13551 param_counter[3]
.sym 13554 param_counter[6]
.sym 13555 $abc$4059$new_n244_
.sym 13557 $abc$4059$new_n245_
.sym 13558 $abc$4059$new_n224_
.sym 13559 $abc$4059$new_n244_
.sym 13560 $abc$4059$new_n242_
.sym 13564 param_counter[3]
.sym 13565 param_counter[6]
.sym 13566 param_counter[1]
.sym 13569 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 13571 $abc$4059$procmux$636.B_AND_S[0]_new_inv_
.sym 13576 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 13581 param_counter[4]
.sym 13583 param_counter[3]
.sym 13589 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 13590 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 13594 $abc$4059$new_n238_
.sym 13595 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 13596 $abc$4059$new_n400_
.sym 13599 param_counter[5]
.sym 13600 param_counter[2]
.sym 13601 param_counter[0]
.sym 13602 $abc$4059$new_n223_
.sym 13603 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3403
.sym 13604 CLK$SB_IO_IN_$glb_clk
.sym 13608 param_counter[2]
.sym 13609 param_counter[3]
.sym 13610 param_counter[4]
.sym 13611 param_counter[5]
.sym 13612 param_counter[6]
.sym 13613 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3781
.sym 13620 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3403
.sym 13635 $abc$4059$new_n223_
.sym 13653 param_counter[1]
.sym 13654 param_counter[0]
.sym 13662 param_counter[0]
.sym 13665 param_counter[2]
.sym 13666 param_counter[3]
.sym 13668 param_counter[5]
.sym 13669 param_counter[6]
.sym 13673 $abc$4059$new_n246_
.sym 13675 param_counter[4]
.sym 13676 param_counter[5]
.sym 13686 $abc$4059$new_n246_
.sym 13687 param_counter[1]
.sym 13688 param_counter[5]
.sym 13689 param_counter[6]
.sym 13692 param_counter[0]
.sym 13693 param_counter[3]
.sym 13694 param_counter[2]
.sym 13695 param_counter[4]
.sym 13704 param_counter[2]
.sym 13705 param_counter[0]
.sym 13706 param_counter[5]
.sym 13707 param_counter[4]
.sym 13746 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3781
.sym 13749 param_counter[1]
.sym 13750 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 13752 MOSI$SB_IO_OUT
.sym 14978 $abc$4059$memory\cmd$rdmux[0][1][0]$a$789[0]_new_
.sym 14980 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 14981 $abc$4059$new_n458_
.sym 14982 $abc$4059$memory\cmd$rdmux[0][0][0]$b$787[0]_new_
.sym 14984 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 15004 data[2]
.sym 15022 cmd_counter[4]
.sym 15028 cmd_counter[2]
.sym 15029 cmd_counter[3]
.sym 15031 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 15032 cmd_counter[0]
.sym 15038 cmd_counter[1]
.sym 15045 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 15057 cmd_counter[0]
.sym 15058 cmd_counter[4]
.sym 15059 cmd_counter[2]
.sym 15060 cmd_counter[1]
.sym 15069 cmd_counter[2]
.sym 15070 cmd_counter[1]
.sym 15071 cmd_counter[0]
.sym 15072 cmd_counter[3]
.sym 15075 cmd_counter[1]
.sym 15089 cmd_counter[4]
.sym 15095 cmd_counter[0]
.sym 15096 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 15097 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 15098 CLK$SB_IO_IN_$glb_clk
.sym 15100 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 15101 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[3]_new_
.sym 15102 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[1]_new_inv_
.sym 15103 $abc$4059$procmux$552.B_AND_S[10]_new_
.sym 15104 $abc$4059$procmux$552.B_AND_S[8]_new_inv_
.sym 15105 $abc$4059$procmux$555_Y[3]_new_inv_
.sym 15106 $abc$4059$memory\cmd$rdmux[0][2][1]$b$799[4]_new_inv_
.sym 15107 $abc$4059$procmux$552.B_AND_S[9]_new_inv_
.sym 15126 param_counter[6]
.sym 15132 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 15133 data[0]
.sym 15134 param_counter[1]
.sym 15142 $abc$4059$new_n218_
.sym 15145 cmd_counter[1]
.sym 15150 data[1]
.sym 15152 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[7]_new_inv_
.sym 15153 cmd_counter[1]
.sym 15156 $abc$4059$new_n219_
.sym 15159 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 15160 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15161 cmd_counter[4]
.sym 15167 cmd_counter[2]
.sym 15168 cmd_counter[3]
.sym 15169 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 15171 cmd_counter[0]
.sym 15174 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 15175 cmd_counter[2]
.sym 15176 cmd_counter[3]
.sym 15180 cmd_counter[0]
.sym 15181 cmd_counter[1]
.sym 15182 cmd_counter[2]
.sym 15183 data[1]
.sym 15186 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[7]_new_inv_
.sym 15188 cmd_counter[4]
.sym 15192 cmd_counter[2]
.sym 15193 cmd_counter[1]
.sym 15194 cmd_counter[0]
.sym 15195 cmd_counter[3]
.sym 15198 cmd_counter[4]
.sym 15199 $abc$4059$new_n218_
.sym 15204 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 15206 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15211 $abc$4059$new_n218_
.sym 15212 $abc$4059$new_n219_
.sym 15216 cmd_counter[1]
.sym 15217 cmd_counter[3]
.sym 15218 cmd_counter[2]
.sym 15219 cmd_counter[4]
.sym 15223 data[6]
.sym 15224 data[2]
.sym 15225 $abc$4059$procmux$552.B_AND_S[14]_new_
.sym 15226 $abc$4059$procmux$555_Y[4]_new_inv_
.sym 15228 data[3]
.sym 15241 cmd_counter[3]
.sym 15243 cmd_counter[0]
.sym 15245 cmd_counter[2]
.sym 15247 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 15248 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15250 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 15251 $abc$4059$procmux$552.B_AND_S[8]_new_inv_
.sym 15254 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15255 param_counter[1]
.sym 15264 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15265 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 15266 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 15270 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 15271 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 15273 $abc$4059$memrd$\params$demo.v:317$147_DATA[4]_new_inv_
.sym 15274 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 15275 $abc$4059$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 15277 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 15278 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 15279 $abc$4059$procmux$552.B_AND_S[9]_new_inv_
.sym 15280 data[6]
.sym 15281 data[2]
.sym 15283 $abc$4059$procmux$555_Y[4]_new_inv_
.sym 15284 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 15285 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15288 data[7]
.sym 15289 data[1]
.sym 15290 $abc$4059$new_n453_
.sym 15292 data[0]
.sym 15293 data[3]
.sym 15295 data[5]
.sym 15297 data[5]
.sym 15298 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 15299 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15300 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 15303 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 15304 $abc$4059$procmux$552.B_AND_S[9]_new_inv_
.sym 15306 $abc$4059$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 15309 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 15310 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 15311 data[3]
.sym 15312 data[2]
.sym 15321 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 15322 $abc$4059$new_n453_
.sym 15323 data[6]
.sym 15324 data[7]
.sym 15327 data[0]
.sym 15328 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 15329 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 15330 data[1]
.sym 15333 $abc$4059$memrd$\params$demo.v:317$147_DATA[4]_new_inv_
.sym 15334 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15335 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 15336 $abc$4059$procmux$555_Y[4]_new_inv_
.sym 15339 data[7]
.sym 15340 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 15341 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 15342 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 15343 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 15344 CLK$SB_IO_IN_$glb_clk
.sym 15346 $abc$4059$memrd$\params$demo.v:317$147_DATA[3]_new_
.sym 15347 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[3]_new_
.sym 15348 $abc$4059$new_n455_
.sym 15349 $abc$4059$new_n312_
.sym 15350 data[0]
.sym 15351 $abc$4059$new_n255_
.sym 15352 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 15353 $abc$4059$new_n253_
.sym 15362 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 15376 $abc$4059$memrd$\params$demo.v:317$147_DATA[2]_new_inv_
.sym 15381 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15390 $abc$4059$new_n438_
.sym 15392 $abc$4059$new_n252_
.sym 15393 $abc$4059$new_n289_
.sym 15395 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 15396 param_counter[6]
.sym 15397 $abc$4059$new_n291_
.sym 15398 param_counter[6]
.sym 15405 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[1]_new_
.sym 15406 param_counter[1]
.sym 15408 $abc$4059$new_n276_
.sym 15409 param_counter[0]
.sym 15410 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 15411 param_counter[2]
.sym 15413 param_counter[3]
.sym 15414 param_counter[3]
.sym 15415 $abc$4059$new_n250_
.sym 15416 param_counter[4]
.sym 15417 param_counter[0]
.sym 15418 $abc$4059$new_n253_
.sym 15420 param_counter[6]
.sym 15421 $abc$4059$new_n438_
.sym 15422 param_counter[4]
.sym 15423 param_counter[0]
.sym 15426 $abc$4059$new_n250_
.sym 15427 param_counter[6]
.sym 15428 $abc$4059$new_n252_
.sym 15429 $abc$4059$new_n253_
.sym 15432 param_counter[3]
.sym 15433 param_counter[1]
.sym 15434 param_counter[0]
.sym 15435 param_counter[2]
.sym 15438 $abc$4059$new_n291_
.sym 15439 param_counter[6]
.sym 15440 $abc$4059$new_n250_
.sym 15441 $abc$4059$new_n289_
.sym 15444 param_counter[6]
.sym 15445 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 15447 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 15456 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[1]_new_
.sym 15457 $abc$4059$new_n276_
.sym 15458 param_counter[4]
.sym 15459 param_counter[3]
.sym 15462 param_counter[1]
.sym 15463 param_counter[0]
.sym 15469 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[0]_new_inv_
.sym 15470 $abc$4059$memrd$\params$demo.v:317$147_DATA[2]_new_inv_
.sym 15471 $abc$4059$new_n308_
.sym 15472 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[3]_new_inv_
.sym 15473 $abc$4059$new_n275_
.sym 15474 $abc$4059$new_n276_
.sym 15475 $abc$4059$new_n304_
.sym 15476 $abc$4059$new_n305_
.sym 15482 param_counter[6]
.sym 15493 $PACKER_VCC_NET
.sym 15496 param_counter[0]
.sym 15497 param_counter[2]
.sym 15499 param_counter[3]
.sym 15501 param_counter[4]
.sym 15502 $abc$4059$new_n266_
.sym 15503 param_counter[5]
.sym 15513 $abc$4059$new_n242_
.sym 15515 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 15517 param_counter[0]
.sym 15522 $abc$4059$new_n292_
.sym 15523 param_counter[2]
.sym 15526 param_counter[4]
.sym 15528 param_counter[5]
.sym 15529 $abc$4059$memory\params$rdmux[0][2][1]$a$1184[1]_new_inv_
.sym 15530 $abc$4059$new_n223_
.sym 15531 param_counter[6]
.sym 15532 param_counter[1]
.sym 15535 $abc$4059$new_n228_
.sym 15536 param_counter[5]
.sym 15538 param_counter[2]
.sym 15540 param_counter[3]
.sym 15544 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 15546 param_counter[3]
.sym 15549 param_counter[0]
.sym 15550 param_counter[4]
.sym 15551 param_counter[3]
.sym 15552 param_counter[1]
.sym 15555 param_counter[4]
.sym 15556 $abc$4059$new_n292_
.sym 15557 param_counter[5]
.sym 15558 $abc$4059$memory\params$rdmux[0][2][1]$a$1184[1]_new_inv_
.sym 15561 param_counter[0]
.sym 15562 param_counter[1]
.sym 15563 param_counter[3]
.sym 15564 param_counter[2]
.sym 15567 $abc$4059$new_n223_
.sym 15568 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 15569 $abc$4059$new_n228_
.sym 15570 param_counter[2]
.sym 15573 param_counter[5]
.sym 15574 $abc$4059$new_n228_
.sym 15575 $abc$4059$new_n242_
.sym 15576 param_counter[2]
.sym 15585 param_counter[5]
.sym 15586 $abc$4059$new_n228_
.sym 15587 param_counter[6]
.sym 15588 param_counter[2]
.sym 15592 $abc$4059$memory\params$rdmux[0][3][2]$a$1199[0]_new_
.sym 15593 $abc$4059$memory\params$rdmux[0][3][2]$b$1200[2]_new_inv_
.sym 15594 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[2]_new_
.sym 15595 $abc$4059$new_n309_
.sym 15596 $abc$4059$new_n279_
.sym 15597 $abc$4059$new_n278_
.sym 15598 $abc$4059$memory\params$rdmux[0][3][0]$b$1194[2]_new_inv_
.sym 15599 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[0]_new_
.sym 15615 $abc$4059$new_n223_
.sym 15617 param_counter[6]
.sym 15618 param_counter[1]
.sym 15634 $abc$4059$new_n268_
.sym 15635 param_counter[2]
.sym 15636 param_counter[3]
.sym 15643 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[4]_new_inv_
.sym 15644 param_counter[3]
.sym 15645 param_counter[4]
.sym 15650 $abc$4059$new_n226_
.sym 15651 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15653 $PACKER_VCC_NET
.sym 15654 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 15656 param_counter[1]
.sym 15664 param_counter[0]
.sym 15667 $abc$4059$new_n226_
.sym 15668 param_counter[2]
.sym 15669 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 15672 param_counter[4]
.sym 15673 param_counter[2]
.sym 15674 param_counter[1]
.sym 15675 param_counter[0]
.sym 15678 param_counter[2]
.sym 15679 param_counter[1]
.sym 15680 param_counter[0]
.sym 15681 param_counter[3]
.sym 15684 param_counter[4]
.sym 15686 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[4]_new_inv_
.sym 15690 param_counter[3]
.sym 15691 $abc$4059$new_n268_
.sym 15692 param_counter[2]
.sym 15693 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 15696 param_counter[1]
.sym 15697 param_counter[0]
.sym 15703 $abc$4059$new_n268_
.sym 15705 param_counter[3]
.sym 15709 param_counter[0]
.sym 15711 $PACKER_VCC_NET
.sym 15712 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15713 CLK$SB_IO_IN_$glb_clk
.sym 15716 $abc$4059$new_n226_
.sym 15719 $abc$4059$new_n266_
.sym 15720 $abc$4059$new_n270_
.sym 15721 $abc$4059$new_n269_
.sym 15722 param_counter[1]
.sym 15743 param_counter[6]
.sym 15746 param_counter[1]
.sym 15758 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15759 param_counter[3]
.sym 15760 param_counter[4]
.sym 15761 param_counter[5]
.sym 15766 param_counter[2]
.sym 15771 param_counter[0]
.sym 15778 param_counter[6]
.sym 15779 param_counter[1]
.sym 15786 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15788 $nextpnr_ICESTORM_LC_4$O
.sym 15791 param_counter[0]
.sym 15794 $auto$alumacc.cc:474:replace_alu$719.C[2]
.sym 15797 param_counter[1]
.sym 15800 $auto$alumacc.cc:474:replace_alu$719.C[3]
.sym 15802 param_counter[2]
.sym 15804 $auto$alumacc.cc:474:replace_alu$719.C[2]
.sym 15806 $auto$alumacc.cc:474:replace_alu$719.C[4]
.sym 15809 param_counter[3]
.sym 15810 $auto$alumacc.cc:474:replace_alu$719.C[3]
.sym 15812 $auto$alumacc.cc:474:replace_alu$719.C[5]
.sym 15815 param_counter[4]
.sym 15816 $auto$alumacc.cc:474:replace_alu$719.C[4]
.sym 15818 $auto$alumacc.cc:474:replace_alu$719.C[6]
.sym 15821 param_counter[5]
.sym 15822 $auto$alumacc.cc:474:replace_alu$719.C[5]
.sym 15825 param_counter[6]
.sym 15828 $auto$alumacc.cc:474:replace_alu$719.C[6]
.sym 15831 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15834 param_counter[0]
.sym 15835 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 15836 CLK$SB_IO_IN_$glb_clk
.sym 17130 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[2]_new_
.sym 17131 cmd_counter[1]
.sym 17139 $abc$4059$new_n458_
.sym 17147 cmd_counter[2]
.sym 17151 cmd_counter[4]
.sym 17152 $abc$4059$memory\cmd$rdmux[0][1][0]$a$789[0]_new_
.sym 17155 cmd_counter[0]
.sym 17156 $abc$4059$memory\cmd$rdmux[0][0][0]$b$787[0]_new_
.sym 17157 cmd_counter[3]
.sym 17168 cmd_counter[0]
.sym 17169 cmd_counter[2]
.sym 17178 cmd_counter[4]
.sym 17179 $abc$4059$memory\cmd$rdmux[0][0][0]$b$787[0]_new_
.sym 17180 $abc$4059$new_n458_
.sym 17184 cmd_counter[1]
.sym 17185 cmd_counter[0]
.sym 17186 cmd_counter[2]
.sym 17187 cmd_counter[3]
.sym 17191 cmd_counter[2]
.sym 17192 cmd_counter[0]
.sym 17193 cmd_counter[1]
.sym 17202 cmd_counter[4]
.sym 17203 cmd_counter[1]
.sym 17204 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[2]_new_
.sym 17205 $abc$4059$memory\cmd$rdmux[0][1][0]$a$789[0]_new_
.sym 17251 $abc$4059$new_n442_
.sym 17253 cmd_counter[0]
.sym 17255 cmd_counter[2]
.sym 17256 $abc$4059$memory\cmd$rdmux[0][2][1]$b$799[4]_new_inv_
.sym 17257 data[2]
.sym 17259 cmd_counter[3]
.sym 17261 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 17262 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17263 data[3]
.sym 17265 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 17267 $abc$4059$new_n218_
.sym 17268 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[1]_new_inv_
.sym 17270 cmd_counter[1]
.sym 17272 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17274 data[0]
.sym 17275 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[3]_new_
.sym 17280 cmd_counter[4]
.sym 17283 $abc$4059$memory\cmd$rdmux[0][2][1]$b$799[4]_new_inv_
.sym 17284 cmd_counter[4]
.sym 17285 cmd_counter[3]
.sym 17286 cmd_counter[2]
.sym 17289 cmd_counter[2]
.sym 17290 cmd_counter[3]
.sym 17292 cmd_counter[1]
.sym 17295 cmd_counter[1]
.sym 17296 cmd_counter[2]
.sym 17297 cmd_counter[3]
.sym 17298 cmd_counter[0]
.sym 17301 data[2]
.sym 17302 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 17303 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17304 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17307 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 17308 data[0]
.sym 17309 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17310 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17313 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17314 data[3]
.sym 17315 $abc$4059$new_n218_
.sym 17316 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[3]_new_
.sym 17319 cmd_counter[1]
.sym 17322 cmd_counter[0]
.sym 17325 $abc$4059$new_n442_
.sym 17326 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17327 cmd_counter[4]
.sym 17328 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[1]_new_inv_
.sym 17363 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 17373 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 17375 $abc$4059$procmux$552.B_AND_S[14]_new_
.sym 17376 $abc$4059$procmux$552.B_AND_S[10]_new_
.sym 17377 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 17379 data[4]
.sym 17381 $abc$4059$memrd$\params$demo.v:317$147_DATA[3]_new_
.sym 17386 $abc$4059$procmux$555_Y[3]_new_inv_
.sym 17389 data[6]
.sym 17390 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17391 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 17395 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17396 $abc$4059$new_n238_
.sym 17397 $abc$4059$new_n439_
.sym 17398 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17399 $abc$4059$memrd$\params$demo.v:317$147_DATA[2]_new_inv_
.sym 17401 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17403 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17406 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17407 $abc$4059$new_n238_
.sym 17408 $abc$4059$procmux$552.B_AND_S[14]_new_
.sym 17409 $abc$4059$new_n439_
.sym 17412 $abc$4059$procmux$552.B_AND_S[10]_new_
.sym 17413 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17414 $abc$4059$memrd$\params$demo.v:317$147_DATA[2]_new_inv_
.sym 17418 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 17419 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17420 data[6]
.sym 17421 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17424 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 17425 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 17427 data[4]
.sym 17436 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17437 $abc$4059$procmux$555_Y[3]_new_inv_
.sym 17438 $abc$4059$memrd$\params$demo.v:317$147_DATA[3]_new_
.sym 17439 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 17452 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 17453 CLK$SB_IO_IN_$glb_clk
.sym 17479 $abc$4059$new_n238_
.sym 17496 param_counter[6]
.sym 17499 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[3]_new_inv_
.sym 17500 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17501 $abc$4059$new_n255_
.sym 17502 $abc$4059$new_n304_
.sym 17504 $abc$4059$procmux$552.B_AND_S[8]_new_inv_
.sym 17505 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[3]_new_
.sym 17506 $abc$4059$new_n455_
.sym 17507 param_counter[1]
.sym 17508 param_counter[1]
.sym 17510 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 17512 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 17514 param_counter[3]
.sym 17515 $abc$4059$new_n312_
.sym 17516 param_counter[4]
.sym 17517 $abc$4059$new_n266_
.sym 17518 param_counter[5]
.sym 17519 param_counter[0]
.sym 17520 param_counter[2]
.sym 17522 param_counter[3]
.sym 17523 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 17526 param_counter[5]
.sym 17527 param_counter[0]
.sym 17529 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 17530 $abc$4059$new_n455_
.sym 17531 param_counter[6]
.sym 17532 $abc$4059$new_n266_
.sym 17535 param_counter[2]
.sym 17536 param_counter[0]
.sym 17537 param_counter[3]
.sym 17538 param_counter[1]
.sym 17541 param_counter[4]
.sym 17542 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[3]_new_inv_
.sym 17543 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[3]_new_
.sym 17544 param_counter[5]
.sym 17547 param_counter[1]
.sym 17548 param_counter[6]
.sym 17549 param_counter[0]
.sym 17550 param_counter[3]
.sym 17553 $abc$4059$new_n304_
.sym 17554 $abc$4059$new_n312_
.sym 17555 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 17556 $abc$4059$procmux$552.B_AND_S[8]_new_inv_
.sym 17559 param_counter[3]
.sym 17560 param_counter[1]
.sym 17561 param_counter[0]
.sym 17562 param_counter[5]
.sym 17565 param_counter[1]
.sym 17567 param_counter[0]
.sym 17568 param_counter[2]
.sym 17571 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 17572 param_counter[4]
.sym 17573 $abc$4059$new_n255_
.sym 17574 param_counter[3]
.sym 17575 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 17576 CLK$SB_IO_IN_$glb_clk
.sym 17590 param_counter[6]
.sym 17595 param_counter[1]
.sym 17619 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[0]_new_inv_
.sym 17621 $abc$4059$new_n308_
.sym 17623 $abc$4059$new_n275_
.sym 17624 $abc$4059$new_n278_
.sym 17625 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 17626 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[0]_new_
.sym 17629 param_counter[6]
.sym 17630 $abc$4059$new_n309_
.sym 17631 $abc$4059$new_n223_
.sym 17633 $abc$4059$memory\params$rdmux[0][3][0]$b$1194[2]_new_inv_
.sym 17634 $abc$4059$new_n305_
.sym 17636 param_counter[4]
.sym 17638 param_counter[5]
.sym 17639 $abc$4059$new_n238_
.sym 17640 param_counter[2]
.sym 17641 param_counter[1]
.sym 17642 param_counter[0]
.sym 17644 param_counter[4]
.sym 17646 param_counter[5]
.sym 17647 $abc$4059$new_n306_
.sym 17648 $abc$4059$new_n276_
.sym 17649 $abc$4059$new_n267_
.sym 17650 param_counter[3]
.sym 17652 param_counter[3]
.sym 17653 param_counter[0]
.sym 17654 param_counter[1]
.sym 17655 param_counter[2]
.sym 17658 $abc$4059$new_n278_
.sym 17659 $abc$4059$new_n275_
.sym 17660 param_counter[0]
.sym 17661 $abc$4059$new_n238_
.sym 17664 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[0]_new_inv_
.sym 17665 param_counter[4]
.sym 17666 $abc$4059$new_n309_
.sym 17667 param_counter[5]
.sym 17670 param_counter[2]
.sym 17671 param_counter[3]
.sym 17672 param_counter[0]
.sym 17673 param_counter[1]
.sym 17676 $abc$4059$new_n276_
.sym 17677 $abc$4059$new_n267_
.sym 17678 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 17679 $abc$4059$new_n223_
.sym 17682 $abc$4059$memory\params$rdmux[0][3][0]$b$1194[2]_new_inv_
.sym 17684 param_counter[5]
.sym 17685 param_counter[4]
.sym 17688 $abc$4059$new_n308_
.sym 17689 param_counter[6]
.sym 17690 $abc$4059$new_n305_
.sym 17694 $abc$4059$new_n306_
.sym 17695 param_counter[5]
.sym 17696 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[0]_new_
.sym 17697 param_counter[4]
.sym 17715 param_counter[6]
.sym 17746 $abc$4059$new_n279_
.sym 17749 param_counter[0]
.sym 17750 $abc$4059$memory\params$rdmux[0][3][2]$a$1199[0]_new_
.sym 17751 $abc$4059$new_n226_
.sym 17757 param_counter[1]
.sym 17760 param_counter[2]
.sym 17761 param_counter[3]
.sym 17762 param_counter[4]
.sym 17767 $abc$4059$memory\params$rdmux[0][3][2]$b$1200[2]_new_inv_
.sym 17768 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[2]_new_
.sym 17771 param_counter[5]
.sym 17772 param_counter[6]
.sym 17775 param_counter[2]
.sym 17777 param_counter[1]
.sym 17778 param_counter[0]
.sym 17782 param_counter[1]
.sym 17783 param_counter[0]
.sym 17784 param_counter[2]
.sym 17787 param_counter[1]
.sym 17788 param_counter[3]
.sym 17789 param_counter[2]
.sym 17790 param_counter[0]
.sym 17793 $abc$4059$memory\params$rdmux[0][3][2]$a$1199[0]_new_
.sym 17794 param_counter[4]
.sym 17795 param_counter[3]
.sym 17796 $abc$4059$memory\params$rdmux[0][3][2]$b$1200[2]_new_inv_
.sym 17799 $abc$4059$memory\params$rdmux[0][3][2]$b$1200[2]_new_inv_
.sym 17801 $abc$4059$new_n226_
.sym 17805 param_counter[6]
.sym 17806 param_counter[5]
.sym 17807 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[2]_new_
.sym 17808 $abc$4059$new_n279_
.sym 17811 param_counter[1]
.sym 17812 param_counter[0]
.sym 17813 param_counter[2]
.sym 17817 param_counter[3]
.sym 17818 param_counter[2]
.sym 17819 param_counter[0]
.sym 17820 param_counter[1]
.sym 17869 param_counter[4]
.sym 17875 param_counter[2]
.sym 17876 param_counter[3]
.sym 17878 param_counter[5]
.sym 17886 $abc$4059$new_n270_
.sym 17887 $abc$4059$new_n267_
.sym 17888 param_counter[0]
.sym 17892 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3781
.sym 17895 $abc$4059$new_n269_
.sym 17896 param_counter[1]
.sym 17905 param_counter[3]
.sym 17907 param_counter[4]
.sym 17922 $abc$4059$new_n267_
.sym 17923 $abc$4059$new_n270_
.sym 17924 param_counter[5]
.sym 17925 $abc$4059$new_n269_
.sym 17928 param_counter[2]
.sym 17929 param_counter[3]
.sym 17930 param_counter[0]
.sym 17931 param_counter[1]
.sym 17934 param_counter[1]
.sym 17935 param_counter[2]
.sym 17936 param_counter[4]
.sym 17937 param_counter[0]
.sym 17943 param_counter[1]
.sym 17944 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3781
.sym 17945 CLK$SB_IO_IN_$glb_clk
.sym 19822 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 20067 CS$SB_IO_OUT
.sym 21951 MOSI$SB_IO_OUT
.sym 27427 CS$SB_IO_OUT
.sym 27460 CS$SB_IO_OUT
.sym 27471 CS$SB_IO_OUT
.sym 27519 MOSI$SB_IO_OUT
.sym 27541 MOSI$SB_IO_OUT
.sym 27811 delay[5]
.sym 27815 delay[6]
.sym 27819 delay[7]
.sym 27820 $PACKER_VCC_NET
.sym 27823 delay[8]
.sym 27824 $PACKER_VCC_NET
.sym 27827 delay[9]
.sym 27831 delay[10]
.sym 27832 $PACKER_VCC_NET
.sym 27835 delay[11]
.sym 27839 delay[12]
.sym 27840 $PACKER_VCC_NET
.sym 27843 delay[13]
.sym 27847 delay[14]
.sym 27851 delay[15]
.sym 27854 $abc$4059$new_n317_
.sym 27855 $abc$4059$new_n319_
.sym 27856 $abc$4059$new_n321_
.sym 27857 $abc$4059$auto$alumacc.cc:491:replace_alu$693[15]
.sym 27862 delay[2]
.sym 27863 delay[8]
.sym 27864 delay[10]
.sym 27865 delay[5]
.sym 27866 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 27867 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 27868 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 27869 $abc$4059$add$demo.v:207$129_Y[2]
.sym 27874 delay[6]
.sym 27878 delay[3]
.sym 27882 delay[2]
.sym 27886 delay[7]
.sym 27894 delay[14]
.sym 27898 delay[4]
.sym 27907 $auto$alumacc.cc:474:replace_alu$700.C[1]
.sym 27912 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[1]
.sym 27916 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[2]
.sym 27919 $PACKER_VCC_NET
.sym 27920 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[3]
.sym 27923 $PACKER_VCC_NET
.sym 27924 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[4]
.sym 27927 $PACKER_VCC_NET
.sym 27928 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[5]
.sym 27931 $PACKER_VCC_NET
.sym 27932 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[6]
.sym 27936 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[7]
.sym 27940 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[8]
.sym 27944 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[9]
.sym 27948 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[10]
.sym 27952 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[11]
.sym 27956 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[12]
.sym 27960 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[13]
.sym 27964 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[14]
.sym 27968 $abc$4059$auto$alumacc.cc:474:replace_alu$700.BB[15]
.sym 27973 $nextpnr_ICESTORM_LC_3$I3
.sym 27974 delay[13]
.sym 27978 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 27979 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 27980 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 27981 $abc$4059$add$demo.v:207$129_Y[9]
.sym 27982 delay[15]
.sym 27986 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 27987 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 27988 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 27989 $abc$4059$add$demo.v:207$129_Y[11]
.sym 27990 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 27991 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 27992 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 27993 $abc$4059$add$demo.v:207$129_Y[1]_new_
.sym 27994 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 27995 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 27996 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 27997 $abc$4059$add$demo.v:207$129_Y[15]
.sym 27998 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 27999 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28000 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28001 $abc$4059$add$demo.v:207$129_Y[0]
.sym 28006 SCL$SB_IO_OUT
.sym 28011 $PACKER_VCC_NET
.sym 28012 delay[0]
.sym 28014 $0\scl[0:0]
.sym 28026 delay[1]
.sym 28027 delay[0]
.sym 28053 SCL$SB_IO_OUT
.sym 28323 delay[0]
.sym 28328 delay[1]
.sym 28332 delay[2]
.sym 28333 $auto$alumacc.cc:474:replace_alu$713.C[2]
.sym 28336 delay[3]
.sym 28337 $auto$alumacc.cc:474:replace_alu$713.C[3]
.sym 28340 delay[4]
.sym 28341 $auto$alumacc.cc:474:replace_alu$713.C[4]
.sym 28344 delay[5]
.sym 28345 $auto$alumacc.cc:474:replace_alu$713.C[5]
.sym 28348 delay[6]
.sym 28349 $auto$alumacc.cc:474:replace_alu$713.C[6]
.sym 28352 delay[7]
.sym 28353 $auto$alumacc.cc:474:replace_alu$713.C[7]
.sym 28356 delay[8]
.sym 28357 $auto$alumacc.cc:474:replace_alu$713.C[8]
.sym 28360 delay[9]
.sym 28361 $auto$alumacc.cc:474:replace_alu$713.C[9]
.sym 28364 delay[10]
.sym 28365 $auto$alumacc.cc:474:replace_alu$713.C[10]
.sym 28368 delay[11]
.sym 28369 $auto$alumacc.cc:474:replace_alu$713.C[11]
.sym 28372 delay[12]
.sym 28373 $auto$alumacc.cc:474:replace_alu$713.C[12]
.sym 28376 delay[13]
.sym 28377 $auto$alumacc.cc:474:replace_alu$713.C[13]
.sym 28380 delay[14]
.sym 28381 $auto$alumacc.cc:474:replace_alu$713.C[14]
.sym 28384 delay[15]
.sym 28385 $auto$alumacc.cc:474:replace_alu$713.C[15]
.sym 28386 $abc$4059$new_n321_
.sym 28387 $abc$4059$new_n325_
.sym 28388 $abc$4059$new_n326_
.sym 28390 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28391 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28392 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28393 $abc$4059$add$demo.v:207$129_Y[7]
.sym 28394 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28395 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28396 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28397 $abc$4059$add$demo.v:207$129_Y[3]
.sym 28398 delay[4]
.sym 28399 delay[3]
.sym 28400 $abc$4059$new_n320_
.sym 28401 delay[9]
.sym 28402 delay[9]
.sym 28403 delay[4]
.sym 28404 delay[3]
.sym 28406 delay[15]
.sym 28407 delay[14]
.sym 28408 delay[13]
.sym 28409 delay[11]
.sym 28410 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28411 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28412 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28413 $abc$4059$add$demo.v:207$129_Y[8]
.sym 28414 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28415 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28416 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28417 $abc$4059$add$demo.v:207$129_Y[14]
.sym 28418 delay[15]
.sym 28419 delay[14]
.sym 28420 delay[13]
.sym 28421 delay[11]
.sym 28422 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28423 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28424 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28425 $abc$4059$add$demo.v:207$129_Y[10]
.sym 28426 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28427 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28428 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28429 $abc$4059$add$demo.v:207$129_Y[6]
.sym 28430 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28431 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28432 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28433 $abc$4059$add$demo.v:207$129_Y[5]
.sym 28434 delay[12]
.sym 28435 delay[7]
.sym 28436 delay[6]
.sym 28438 delay[8]
.sym 28442 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28443 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28444 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28445 $abc$4059$add$demo.v:207$129_Y[4]
.sym 28446 delay[5]
.sym 28450 delay[1]
.sym 28454 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28455 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28456 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28457 $abc$4059$add$demo.v:207$129_Y[12]
.sym 28458 $abc$4059$new_n324_
.sym 28459 $abc$4059$new_n317_
.sym 28460 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 28465 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3391
.sym 28466 delay[0]
.sym 28470 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 28471 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 28472 state[0]
.sym 28473 state[1]
.sym 28474 delay[1]
.sym 28475 delay[0]
.sym 28476 $abc$4059$new_n318_
.sym 28478 $abc$4059$auto$rtlil.cc:1836:ReduceOr$712_new_inv_
.sym 28479 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28480 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 28481 $abc$4059$add$demo.v:207$129_Y[13]
.sym 28482 delay[11]
.sym 28486 RST$SB_IO_OUT
.sym 28487 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28488 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 28489 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 28490 delay[9]
.sym 28494 delay[12]
.sym 28498 $abc$4059$new_n324_
.sym 28499 $abc$4059$new_n317_
.sym 28500 $abc$4059$auto$alumacc.cc:491:replace_alu$702[15]
.sym 28501 $abc$4059$procmux$577.B_AND_S[55]_new_
.sym 28502 delay[10]
.sym 28506 state[0]
.sym 28507 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 28508 state[1]
.sym 28510 state[1]
.sym 28511 state[0]
.sym 28512 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 28835 params_left[0]
.sym 28839 params_left[1]
.sym 28840 $PACKER_VCC_NET
.sym 28843 params_left[2]
.sym 28844 $PACKER_VCC_NET
.sym 28845 $auto$alumacc.cc:474:replace_alu$728.C[2]
.sym 28847 params_left[3]
.sym 28848 $PACKER_VCC_NET
.sym 28849 $auto$alumacc.cc:474:replace_alu$728.C[3]
.sym 28851 params_left[4]
.sym 28852 $PACKER_VCC_NET
.sym 28853 $auto$alumacc.cc:474:replace_alu$728.C[4]
.sym 28855 params_left[5]
.sym 28856 $PACKER_VCC_NET
.sym 28857 $auto$alumacc.cc:474:replace_alu$728.C[5]
.sym 28859 params_left[6]
.sym 28860 $PACKER_VCC_NET
.sym 28861 $auto$alumacc.cc:474:replace_alu$728.C[6]
.sym 28863 params_left[7]
.sym 28864 $PACKER_VCC_NET
.sym 28865 $auto$alumacc.cc:474:replace_alu$728.C[7]
.sym 28867 params_left[8]
.sym 28868 $PACKER_VCC_NET
.sym 28869 $auto$alumacc.cc:474:replace_alu$728.C[8]
.sym 28871 params_left[9]
.sym 28872 $PACKER_VCC_NET
.sym 28873 $auto$alumacc.cc:474:replace_alu$728.C[9]
.sym 28875 params_left[10]
.sym 28876 $PACKER_VCC_NET
.sym 28877 $auto$alumacc.cc:474:replace_alu$728.C[10]
.sym 28879 params_left[11]
.sym 28880 $PACKER_VCC_NET
.sym 28881 $auto$alumacc.cc:474:replace_alu$728.C[11]
.sym 28883 params_left[12]
.sym 28884 $PACKER_VCC_NET
.sym 28885 $auto$alumacc.cc:474:replace_alu$728.C[12]
.sym 28887 params_left[13]
.sym 28888 $PACKER_VCC_NET
.sym 28889 $auto$alumacc.cc:474:replace_alu$728.C[13]
.sym 28890 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28891 $abc$4059$sub$demo.v:318$148_Y[6]
.sym 28894 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28895 $abc$4059$sub$demo.v:318$148_Y[5]
.sym 28898 params_left[4]
.sym 28899 params_left[5]
.sym 28900 params_left[6]
.sym 28901 params_left[7]
.sym 28902 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28903 $abc$4059$sub$demo.v:318$148_Y[3]
.sym 28906 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28907 $abc$4059$sub$demo.v:318$148_Y[9]
.sym 28908 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 28910 params_left[0]
.sym 28911 params_left[1]
.sym 28912 params_left[2]
.sym 28913 params_left[3]
.sym 28914 params_left[9]
.sym 28915 params_left[10]
.sym 28916 params_left[12]
.sym 28917 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[0]_new_inv_
.sym 28918 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28919 $abc$4059$sub$demo.v:318$148_Y[10]
.sym 28922 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28923 $abc$4059$sub$demo.v:318$148_Y[13]
.sym 28924 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 28926 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28927 $abc$4059$sub$demo.v:318$148_Y[12]
.sym 28928 $abc$4059$procmux$524.B_AND_S[27]_new_
.sym 28930 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28931 $abc$4059$sub$demo.v:318$148_Y[8]
.sym 28934 params_left[8]
.sym 28935 params_left[11]
.sym 28936 params_left[13]
.sym 28937 DC$SB_IO_OUT
.sym 28946 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28947 $abc$4059$sub$demo.v:318$148_Y[11]
.sym 28950 $abc$4059$new_n352_
.sym 28951 $abc$4059$new_n349_
.sym 28952 $abc$4059$auto$simplemap.cc:168:logic_reduce$1813[1]_new_inv_
.sym 28953 $abc$4059$procmux$586_CMP_new_
.sym 28958 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 28959 $abc$4059$sub$demo.v:318$148_Y[7]
.sym 28962 $abc$4059$auto$rtlil.cc:1836:ReduceOr$699_new_inv_
.sym 28963 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 28964 state[0]
.sym 28965 state[1]
.sym 28966 state[2]
.sym 28967 $abc$4059$new_n189_
.sym 28968 state[3]
.sym 28970 state[0]
.sym 28971 $abc$4059$new_n355_
.sym 28972 state[1]
.sym 28974 state[3]
.sym 28975 state[2]
.sym 28976 $abc$4059$new_n189_
.sym 28978 $abc$4059$procmux$577.B_AND_S[15]_new_
.sym 28979 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[3]_new_
.sym 28980 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 28981 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 28986 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 28987 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 28990 state[1]
.sym 28991 state[0]
.sym 28992 $abc$4059$new_n355_
.sym 28994 state[2]
.sym 28995 state[3]
.sym 28996 $abc$4059$new_n189_
.sym 28998 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[4]_new_
.sym 28999 $abc$4059$new_n361_
.sym 29000 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 29001 $abc$4059$new_n366_
.sym 29002 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3451
.sym 29003 $abc$4059$procmux$586_CMP_new_
.sym 29004 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 29005 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2902[0]_new_inv_
.sym 29006 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 29007 state[1]
.sym 29008 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 29010 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 29011 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 29012 $abc$4059$new_n380_
.sym 29013 $abc$4059$new_n381_
.sym 29014 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 29015 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29016 $abc$4059$procmux$606_CMP_new_
.sym 29018 DC$SB_IO_OUT
.sym 29019 $abc$4059$procmux$586_CMP_new_
.sym 29020 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 29022 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 29023 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 29024 $0\scl[0:0]
.sym 29025 $abc$4059$new_n346_
.sym 29026 $0\dc[0:0]
.sym 29027 $abc$4059$procmux$606_CMP_new_
.sym 29034 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 29035 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 29038 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 29039 $0\scl[0:0]
.sym 29050 $abc$4059$new_n355_
.sym 29051 state[0]
.sym 29052 state[1]
.sym 29054 $0\dc[0:0]
.sym 29371 cmd_counter[0]
.sym 29373 $PACKER_VCC_NET
.sym 29378 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 29379 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 29380 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 29381 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 29382 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 29383 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 29386 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 29387 $abc$4059$new_n196_
.sym 29388 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 29390 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 29391 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 29392 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 29394 $abc$4059$sub$demo.v:318$148_Y[2]
.sym 29395 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29396 $abc$4059$memrd$\num_params$demo.v:313$145_DATA[2]_new_
.sym 29397 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 29398 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 29399 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 29400 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 29401 $abc$4059$new_n201_
.sym 29402 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 29403 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 29404 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 29406 $abc$4059$memory\num_params$rdmux[0][3][0]$b$949[0]
.sym 29407 $abc$4059$sub$demo.v:313$146_Y[3]
.sym 29408 $abc$4059$sub$demo.v:313$146_Y[2]
.sym 29409 $abc$4059$memory\num_params$rdmux[0][2][0]$b$937[0]_new_
.sym 29410 params_left[0]
.sym 29411 params_left[1]
.sym 29412 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29414 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 29415 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29419 params_left[0]
.sym 29421 $PACKER_VCC_NET
.sym 29422 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29423 $abc$4059$sub$demo.v:318$148_Y[0]
.sym 29424 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[0]_new_inv_
.sym 29425 $abc$4059$new_n204_
.sym 29426 $abc$4059$sub$demo.v:313$146_Y[4]
.sym 29427 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2887[0]_new_
.sym 29430 $abc$4059$new_n204_
.sym 29431 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[1]_new_
.sym 29432 $abc$4059$procmux$524.B_AND_S[1]_new_
.sym 29434 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29435 $abc$4059$sub$demo.v:318$148_Y[4]
.sym 29436 $abc$4059$new_n204_
.sym 29437 $abc$4059$memory\num_params$rdmux[0][0][0]$a$927[4]_new_
.sym 29438 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 29457 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 29458 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 29459 $0\bit_counter[2:0][1]
.sym 29460 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 29461 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 29474 $PACKER_GND_NET
.sym 29478 $abc$4059$new_n189_
.sym 29479 state[2]
.sym 29480 state[3]
.sym 29482 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 29483 $abc$4059$new_n374_
.sym 29484 $abc$4059$new_n377_
.sym 29485 $abc$4059$new_n378_
.sym 29486 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 29487 $abc$4059$procmux$577.B_AND_S[54]_new_
.sym 29490 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 29491 $0\bit_counter[2:0][1]
.sym 29492 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 29493 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 29494 $PACKER_GND_NET
.sym 29498 $0\bit_counter[2:0][1]
.sym 29499 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 29500 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 29501 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 29502 $0\scl[0:0]
.sym 29503 $abc$4059$procmux$577.B_AND_S[21]_new_
.sym 29504 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 29506 state[0]
.sym 29507 state[1]
.sym 29508 state[4]
.sym 29509 state[5]
.sym 29510 state[2]
.sym 29511 state[4]
.sym 29512 state[5]
.sym 29513 state[3]
.sym 29514 $abc$4059$procmux$577.B_AND_S[48]_new_
.sym 29515 $abc$4059$new_n368_
.sym 29516 $abc$4059$new_n372_
.sym 29518 $0\scl[0:0]
.sym 29519 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 29520 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 29521 $abc$4059$procmux$577.B_AND_S[38]_new_
.sym 29522 $abc$4059$new_n355_
.sym 29523 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$3032[2]_new_
.sym 29524 state[1]
.sym 29525 state[0]
.sym 29526 state[2]
.sym 29527 state[3]
.sym 29528 state[4]
.sym 29529 state[5]
.sym 29530 state[3]
.sym 29531 state[4]
.sym 29532 state[5]
.sym 29533 state[2]
.sym 29534 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[3]_new_
.sym 29535 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 29536 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29537 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[2]_new_inv_
.sym 29538 CS$SB_IO_OUT
.sym 29539 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 29540 $abc$4059$procmux$586_CMP_new_
.sym 29541 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 29542 state[0]
.sym 29543 $abc$4059$new_n191_
.sym 29544 state[1]
.sym 29546 state[1]
.sym 29547 state[0]
.sym 29548 $abc$4059$new_n191_
.sym 29550 DC$SB_IO_OUT
.sym 29551 $abc$4059$procmux$586_CMP_new_
.sym 29554 $abc$4059$procmux$577.B_AND_S[25]_new_
.sym 29555 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 29558 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2932[2]_new_
.sym 29559 $abc$4059$auto$simplemap.cc:127:simplemap_reduce$2917[1]_new_
.sym 29560 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 29562 $abc$4059$new_n191_
.sym 29563 state[0]
.sym 29564 state[1]
.sym 29566 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 29567 $abc$4059$procmux$586_CMP_new_
.sym 29568 $abc$4059$procmux$577.B_AND_S[31]_new_
.sym 29581 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3409
.sym 29841 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3672
.sym 29859 cmd_counter[0]
.sym 29864 cmd_counter[1]
.sym 29868 cmd_counter[2]
.sym 29869 $auto$alumacc.cc:474:replace_alu$716.C[2]
.sym 29872 cmd_counter[3]
.sym 29873 $auto$alumacc.cc:474:replace_alu$716.C[3]
.sym 29876 cmd_counter[4]
.sym 29877 $auto$alumacc.cc:474:replace_alu$716.C[4]
.sym 29883 $PACKER_VCC_NET
.sym 29884 cmd_counter[0]
.sym 29886 cmd_counter[0]
.sym 29887 cmd_counter[1]
.sym 29891 cmd_counter[0]
.sym 29895 cmd_counter[1]
.sym 29896 $PACKER_VCC_NET
.sym 29899 cmd_counter[2]
.sym 29900 $PACKER_VCC_NET
.sym 29901 $auto$alumacc.cc:474:replace_alu$725.C[2]
.sym 29903 cmd_counter[3]
.sym 29904 $PACKER_VCC_NET
.sym 29905 $auto$alumacc.cc:474:replace_alu$725.C[3]
.sym 29907 cmd_counter[4]
.sym 29908 $PACKER_VCC_NET
.sym 29909 $auto$alumacc.cc:474:replace_alu$725.C[4]
.sym 29923 bit_counter[0]
.sym 29927 bit_counter[1]
.sym 29928 $PACKER_VCC_NET
.sym 29931 bit_counter[2]
.sym 29932 $PACKER_VCC_NET
.sym 29933 $auto$alumacc.cc:474:replace_alu$722.C[2]
.sym 29934 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 29939 bit_counter[0]
.sym 29941 $PACKER_VCC_NET
.sym 29942 data[5]
.sym 29943 data[4]
.sym 29944 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 29945 $abc$4059$new_n449_
.sym 29946 $0\bit_counter[2:0][2]
.sym 29950 $0\bit_counter[2:0][0]
.sym 29954 $abc$4059$new_n221_
.sym 29955 $abc$4059$new_n229_
.sym 29956 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29957 $abc$4059$procmux$552.B_AND_S[15]_new_
.sym 29962 param_counter[6]
.sym 29963 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 29964 $abc$4059$new_n238_
.sym 29966 param_counter[2]
.sym 29967 param_counter[1]
.sym 29968 param_counter[5]
.sym 29969 param_counter[3]
.sym 29973 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29974 param_counter[0]
.sym 29975 param_counter[3]
.sym 29976 param_counter[1]
.sym 29977 param_counter[6]
.sym 29978 $abc$4059$new_n454_
.sym 29979 $abc$4059$new_n450_
.sym 29980 $0\bit_counter[2:0][1]
.sym 29981 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 29982 $abc$4059$new_n241_
.sym 29983 $abc$4059$new_n247_
.sym 29984 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 29985 $abc$4059$procmux$552.B_AND_S[13]_new_
.sym 29986 $abc$4059$new_n189_
.sym 29987 state[2]
.sym 29990 $0\bit_counter[2:0][1]
.sym 29997 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3547
.sym 29998 param_counter[2]
.sym 29999 param_counter[0]
.sym 30000 param_counter[1]
.sym 30001 $abc$4059$new_n223_
.sym 30002 bit_counter[1]
.sym 30006 param_counter[5]
.sym 30007 $abc$4059$new_n224_
.sym 30008 $abc$4059$new_n222_
.sym 30009 $abc$4059$new_n227_
.sym 30014 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 30015 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 30018 $abc$4059$new_n224_
.sym 30019 $abc$4059$new_n244_
.sym 30020 $abc$4059$new_n242_
.sym 30021 $abc$4059$new_n245_
.sym 30022 param_counter[1]
.sym 30023 param_counter[3]
.sym 30024 param_counter[6]
.sym 30026 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 30027 $abc$4059$procmux$636.B_AND_S[0]_new_inv_
.sym 30033 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3616
.sym 30034 param_counter[3]
.sym 30035 param_counter[4]
.sym 30038 $abc$4059$auto$simplemap.cc:168:logic_reduce$2203_new_inv_
.sym 30039 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3595
.sym 30042 $abc$4059$new_n400_
.sym 30043 $abc$4059$new_n238_
.sym 30044 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30046 param_counter[0]
.sym 30047 $abc$4059$new_n223_
.sym 30048 param_counter[2]
.sym 30049 param_counter[5]
.sym 30054 $abc$4059$new_n246_
.sym 30055 param_counter[1]
.sym 30056 param_counter[5]
.sym 30057 param_counter[6]
.sym 30058 param_counter[0]
.sym 30059 param_counter[4]
.sym 30060 param_counter[2]
.sym 30061 param_counter[3]
.sym 30066 param_counter[2]
.sym 30067 param_counter[4]
.sym 30068 param_counter[5]
.sym 30069 param_counter[0]
.sym 30374 cmd_counter[0]
.sym 30375 cmd_counter[1]
.sym 30376 cmd_counter[2]
.sym 30377 cmd_counter[4]
.sym 30382 cmd_counter[0]
.sym 30383 cmd_counter[1]
.sym 30384 cmd_counter[2]
.sym 30385 cmd_counter[3]
.sym 30386 cmd_counter[1]
.sym 30397 cmd_counter[4]
.sym 30398 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3641
.sym 30399 cmd_counter[0]
.sym 30402 cmd_counter[3]
.sym 30403 cmd_counter[2]
.sym 30404 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 30406 data[1]
.sym 30407 cmd_counter[0]
.sym 30408 cmd_counter[2]
.sym 30409 cmd_counter[1]
.sym 30410 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[7]_new_inv_
.sym 30411 cmd_counter[4]
.sym 30414 cmd_counter[1]
.sym 30415 cmd_counter[0]
.sym 30416 cmd_counter[2]
.sym 30417 cmd_counter[3]
.sym 30418 $abc$4059$new_n218_
.sym 30419 cmd_counter[4]
.sym 30422 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 30423 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30426 $abc$4059$new_n218_
.sym 30427 $abc$4059$new_n219_
.sym 30430 cmd_counter[1]
.sym 30431 cmd_counter[4]
.sym 30432 cmd_counter[2]
.sym 30433 cmd_counter[3]
.sym 30434 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 30435 data[5]
.sym 30436 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 30437 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30438 $abc$4059$memrd$\params$demo.v:317$147_DATA[1]_new_inv_
.sym 30439 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30440 $abc$4059$procmux$552.B_AND_S[9]_new_inv_
.sym 30442 data[3]
.sym 30443 data[2]
.sym 30444 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 30445 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 30450 data[7]
.sym 30451 data[6]
.sym 30452 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 30453 $abc$4059$new_n453_
.sym 30454 data[1]
.sym 30455 data[0]
.sym 30456 $abc$4059$auto$ice40_ffinit.cc:141:execute$4049
.sym 30457 $abc$4059$auto$ice40_ffinit.cc:141:execute$4053
.sym 30458 $abc$4059$procmux$555_Y[4]_new_inv_
.sym 30459 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30460 $abc$4059$memrd$\params$demo.v:317$147_DATA[4]_new_inv_
.sym 30461 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30462 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[2]_new_inv_
.sym 30463 data[7]
.sym 30464 $abc$4059$auto$simplemap.cc:168:logic_reduce$1749[3]_new_
.sym 30465 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30466 param_counter[0]
.sym 30467 param_counter[6]
.sym 30468 $abc$4059$new_n438_
.sym 30469 param_counter[4]
.sym 30470 param_counter[6]
.sym 30471 $abc$4059$new_n252_
.sym 30472 $abc$4059$new_n253_
.sym 30473 $abc$4059$new_n250_
.sym 30474 param_counter[0]
.sym 30475 param_counter[1]
.sym 30476 param_counter[2]
.sym 30477 param_counter[3]
.sym 30478 $abc$4059$new_n289_
.sym 30479 $abc$4059$new_n291_
.sym 30480 param_counter[6]
.sym 30481 $abc$4059$new_n250_
.sym 30482 $abc$4059$memory\params$rdmux[0][4][0]$b$1218[5]_new_inv_
.sym 30483 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 30484 param_counter[6]
.sym 30490 param_counter[3]
.sym 30491 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[1]_new_
.sym 30492 param_counter[4]
.sym 30493 $abc$4059$new_n276_
.sym 30494 param_counter[0]
.sym 30495 param_counter[1]
.sym 30498 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 30499 param_counter[3]
.sym 30502 param_counter[0]
.sym 30503 param_counter[1]
.sym 30504 param_counter[4]
.sym 30505 param_counter[3]
.sym 30506 $abc$4059$memory\params$rdmux[0][2][1]$a$1184[1]_new_inv_
.sym 30507 param_counter[4]
.sym 30508 $abc$4059$new_n292_
.sym 30509 param_counter[5]
.sym 30510 param_counter[1]
.sym 30511 param_counter[2]
.sym 30512 param_counter[3]
.sym 30513 param_counter[0]
.sym 30514 $abc$4059$new_n223_
.sym 30515 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 30516 $abc$4059$new_n228_
.sym 30517 param_counter[2]
.sym 30518 param_counter[2]
.sym 30519 $abc$4059$new_n228_
.sym 30520 param_counter[5]
.sym 30521 $abc$4059$new_n242_
.sym 30526 param_counter[2]
.sym 30527 $abc$4059$new_n228_
.sym 30528 param_counter[5]
.sym 30529 param_counter[6]
.sym 30530 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 30531 $abc$4059$new_n226_
.sym 30532 param_counter[2]
.sym 30534 param_counter[2]
.sym 30535 param_counter[1]
.sym 30536 param_counter[0]
.sym 30537 param_counter[4]
.sym 30538 param_counter[2]
.sym 30539 param_counter[3]
.sym 30540 param_counter[1]
.sym 30541 param_counter[0]
.sym 30542 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[4]_new_inv_
.sym 30543 param_counter[4]
.sym 30546 param_counter[2]
.sym 30547 $abc$4059$memory\params$rdmux[0][4][1]$a$1220[0]_new_
.sym 30548 param_counter[3]
.sym 30549 $abc$4059$new_n268_
.sym 30550 param_counter[1]
.sym 30551 param_counter[0]
.sym 30554 $abc$4059$new_n268_
.sym 30555 param_counter[3]
.sym 30559 $PACKER_VCC_NET
.sym 30560 param_counter[0]
.sym 30563 param_counter[0]
.sym 30568 param_counter[1]
.sym 30572 param_counter[2]
.sym 30573 $auto$alumacc.cc:474:replace_alu$719.C[2]
.sym 30576 param_counter[3]
.sym 30577 $auto$alumacc.cc:474:replace_alu$719.C[3]
.sym 30580 param_counter[4]
.sym 30581 $auto$alumacc.cc:474:replace_alu$719.C[4]
.sym 30584 param_counter[5]
.sym 30585 $auto$alumacc.cc:474:replace_alu$719.C[5]
.sym 30588 param_counter[6]
.sym 30589 $auto$alumacc.cc:474:replace_alu$719.C[6]
.sym 30590 $abc$4059$auto$dff2dffe.cc:175:make_patterns_logic$3750
.sym 30591 param_counter[0]
.sym 30886 cmd_counter[0]
.sym 30887 cmd_counter[2]
.sym 30894 cmd_counter[4]
.sym 30895 $abc$4059$new_n458_
.sym 30896 $abc$4059$memory\cmd$rdmux[0][0][0]$b$787[0]_new_
.sym 30898 cmd_counter[1]
.sym 30899 cmd_counter[3]
.sym 30900 cmd_counter[0]
.sym 30901 cmd_counter[2]
.sym 30902 cmd_counter[1]
.sym 30903 cmd_counter[2]
.sym 30904 cmd_counter[0]
.sym 30910 $abc$4059$memory\cmd$rdmux[0][1][0]$a$789[0]_new_
.sym 30911 cmd_counter[1]
.sym 30912 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[2]_new_
.sym 30913 cmd_counter[4]
.sym 30914 $abc$4059$memory\cmd$rdmux[0][2][1]$b$799[4]_new_inv_
.sym 30915 cmd_counter[4]
.sym 30916 cmd_counter[3]
.sym 30917 cmd_counter[2]
.sym 30918 cmd_counter[1]
.sym 30919 cmd_counter[3]
.sym 30920 cmd_counter[2]
.sym 30922 cmd_counter[0]
.sym 30923 cmd_counter[3]
.sym 30924 cmd_counter[2]
.sym 30925 cmd_counter[1]
.sym 30926 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 30927 data[2]
.sym 30928 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[2]_new_inv_
.sym 30929 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30930 data[0]
.sym 30931 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 30932 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[0]_new_inv_
.sym 30933 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30934 data[3]
.sym 30935 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 30936 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[3]_new_
.sym 30937 $abc$4059$new_n218_
.sym 30938 cmd_counter[0]
.sym 30939 cmd_counter[1]
.sym 30942 $abc$4059$memory\cmd$rdmux[0][0][0]$a$786[1]_new_inv_
.sym 30943 $abc$4059$new_n442_
.sym 30944 cmd_counter[4]
.sym 30945 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30946 $abc$4059$new_n439_
.sym 30947 $abc$4059$new_n238_
.sym 30948 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30949 $abc$4059$procmux$552.B_AND_S[14]_new_
.sym 30950 $abc$4059$memrd$\params$demo.v:317$147_DATA[2]_new_inv_
.sym 30951 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30952 $abc$4059$procmux$552.B_AND_S[10]_new_
.sym 30954 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 30955 data[6]
.sym 30956 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[6]_new_
.sym 30957 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30958 data[4]
.sym 30959 $abc$4059$auto$simplemap.cc:168:logic_reduce$1754[1]_new_inv_
.sym 30960 $abc$4059$memrd$\cmd$demo.v:228$132_DATA[4]_new_
.sym 30966 $abc$4059$procmux$555_Y[3]_new_inv_
.sym 30967 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3635_new_
.sym 30968 $abc$4059$memrd$\params$demo.v:317$147_DATA[3]_new_
.sym 30969 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30978 $abc$4059$new_n266_
.sym 30979 $abc$4059$new_n455_
.sym 30980 $abc$4059$memory\params$rdmux[0][0][0]$b$1173[3]_new_
.sym 30981 param_counter[6]
.sym 30982 param_counter[1]
.sym 30983 param_counter[2]
.sym 30984 param_counter[0]
.sym 30985 param_counter[3]
.sym 30986 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[3]_new_inv_
.sym 30987 $abc$4059$memory\params$rdmux[0][2][0]$b$1182[3]_new_
.sym 30988 param_counter[5]
.sym 30989 param_counter[4]
.sym 30990 param_counter[0]
.sym 30991 param_counter[1]
.sym 30992 param_counter[3]
.sym 30993 param_counter[6]
.sym 30994 $abc$4059$new_n304_
.sym 30995 $abc$4059$new_n312_
.sym 30996 $abc$4059$auto$dff2dffe.cc:158:make_patterns_logic$3744_new_
.sym 30997 $abc$4059$procmux$552.B_AND_S[8]_new_inv_
.sym 30998 param_counter[3]
.sym 30999 param_counter[1]
.sym 31000 param_counter[0]
.sym 31001 param_counter[5]
.sym 31002 param_counter[0]
.sym 31003 param_counter[2]
.sym 31004 param_counter[1]
.sym 31006 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 31007 param_counter[4]
.sym 31008 param_counter[3]
.sym 31009 $abc$4059$new_n255_
.sym 31010 param_counter[0]
.sym 31011 param_counter[2]
.sym 31012 param_counter[3]
.sym 31013 param_counter[1]
.sym 31014 $abc$4059$new_n238_
.sym 31015 param_counter[0]
.sym 31016 $abc$4059$new_n275_
.sym 31017 $abc$4059$new_n278_
.sym 31018 param_counter[4]
.sym 31019 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[0]_new_inv_
.sym 31020 $abc$4059$new_n309_
.sym 31021 param_counter[5]
.sym 31022 param_counter[2]
.sym 31023 param_counter[1]
.sym 31024 param_counter[3]
.sym 31025 param_counter[0]
.sym 31026 $abc$4059$memory\params$rdmux[0][3][1]$a$1196[2]_new_
.sym 31027 $abc$4059$new_n267_
.sym 31028 $abc$4059$new_n223_
.sym 31029 $abc$4059$new_n276_
.sym 31030 param_counter[4]
.sym 31031 $abc$4059$memory\params$rdmux[0][3][0]$b$1194[2]_new_inv_
.sym 31032 param_counter[5]
.sym 31034 $abc$4059$new_n308_
.sym 31035 $abc$4059$new_n305_
.sym 31036 param_counter[6]
.sym 31038 param_counter[4]
.sym 31039 $abc$4059$memory\params$rdmux[0][2][0]$a$1181[0]_new_
.sym 31040 $abc$4059$new_n306_
.sym 31041 param_counter[5]
.sym 31042 param_counter[1]
.sym 31043 param_counter[0]
.sym 31044 param_counter[2]
.sym 31046 param_counter[1]
.sym 31047 param_counter[2]
.sym 31048 param_counter[0]
.sym 31050 param_counter[1]
.sym 31051 param_counter[3]
.sym 31052 param_counter[2]
.sym 31053 param_counter[0]
.sym 31054 $abc$4059$memory\params$rdmux[0][3][2]$b$1200[2]_new_inv_
.sym 31055 $abc$4059$memory\params$rdmux[0][3][2]$a$1199[0]_new_
.sym 31056 param_counter[4]
.sym 31057 param_counter[3]
.sym 31058 $abc$4059$memory\params$rdmux[0][3][2]$b$1200[2]_new_inv_
.sym 31059 $abc$4059$new_n226_
.sym 31062 $abc$4059$memory\params$rdmux[0][2][1]$b$1185[2]_new_
.sym 31063 $abc$4059$new_n279_
.sym 31064 param_counter[5]
.sym 31065 param_counter[6]
.sym 31066 param_counter[1]
.sym 31067 param_counter[0]
.sym 31068 param_counter[2]
.sym 31070 param_counter[2]
.sym 31071 param_counter[3]
.sym 31072 param_counter[0]
.sym 31073 param_counter[1]
.sym 31078 param_counter[4]
.sym 31079 param_counter[3]
.sym 31090 $abc$4059$new_n269_
.sym 31091 $abc$4059$new_n267_
.sym 31092 $abc$4059$new_n270_
.sym 31093 param_counter[5]
.sym 31094 param_counter[0]
.sym 31095 param_counter[2]
.sym 31096 param_counter[1]
.sym 31097 param_counter[3]
.sym 31098 param_counter[2]
.sym 31099 param_counter[0]
.sym 31100 param_counter[1]
.sym 31101 param_counter[4]
.sym 31102 param_counter[1]
