
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F5)
	S8= FU.OutID1=>A_EX.In                                      Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= B_MEM.Out=>B_WB.In                                     Premise(F9)
	S12= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F10)
	S13= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F11)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F12)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F13)
	S16= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F14)
	S17= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F15)
	S18= FU.Bub_ID=>CU_ID.Bub                                   Premise(F16)
	S19= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S20= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F18)
	S21= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F19)
	S22= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S23= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F22)
	S25= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F23)
	S26= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F24)
	S27= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_ID.Out=>FU.IR_ID                                    Premise(F34)
	S37= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F37)
	S40= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F38)
	S41= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F39)
	S42= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F40)
	S43= GPR.Rdata1=>FU.InID1                                   Premise(F41)
	S44= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F42)
	S45= ALUOut_MEM.Out=>FU.InMEM                               Premise(F43)
	S46= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F44)
	S47= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F45)
	S48= IR_ID.Out25_21=>GPR.RReg1                              Premise(F46)
	S49= IR_WB.Out20_16=>GPR.WReg                               Premise(F47)
	S50= IMMU.Addr=>IAddrReg.In                                 Premise(F48)
	S51= PC.Out=>ICache.IEA                                     Premise(F49)
	S52= ICache.IEA=addr                                        Path(S4,S51)
	S53= ICache.Hit=ICacheHit(addr)                             ICache-Search(S52)
	S54= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S53,S24)
	S55= FU.ICacheHit=ICacheHit(addr)                           Path(S53,S34)
	S56= PC.Out=>ICache.IEA                                     Premise(F50)
	S57= IMem.MEM8WordOut=>ICache.WData                         Premise(F51)
	S58= ICache.Out=>ICacheReg.In                               Premise(F52)
	S59= PC.Out=>IMMU.IEA                                       Premise(F53)
	S60= IMMU.IEA=addr                                          Path(S4,S59)
	S61= CP0.ASID=>IMMU.PID                                     Premise(F54)
	S62= IMMU.PID=pid                                           Path(S3,S61)
	S63= IMMU.Addr={pid,addr}                                   IMMU-Search(S62,S60)
	S64= IAddrReg.In={pid,addr}                                 Path(S63,S50)
	S65= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S62,S60)
	S66= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S65,S25)
	S67= IAddrReg.Out=>IMem.RAddr                               Premise(F55)
	S68= ICacheReg.Out=>IRMux.CacheData                         Premise(F56)
	S69= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F57)
	S70= IMem.Out=>IRMux.MemData                                Premise(F58)
	S71= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F59)
	S72= IR_MEM.Out=>IR_DMMU1.In                                Premise(F60)
	S73= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F61)
	S74= IR_ID.Out=>IR_EX.In                                    Premise(F62)
	S75= ICache.Out=>IR_ID.In                                   Premise(F63)
	S76= IRMux.Out=>IR_ID.In                                    Premise(F64)
	S77= ICache.Out=>IR_IMMU.In                                 Premise(F65)
	S78= IR_MEM.Out=>IR_WB.In                                   Premise(F66)
	S79= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F67)
	S80= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F68)
	S81= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F69)
	S82= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F70)
	S83= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F71)
	S84= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F72)
	S85= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F73)
	S86= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F74)
	S87= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F75)
	S88= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F76)
	S89= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F77)
	S90= IR_EX.Out31_26=>CU_EX.Op                               Premise(F78)
	S91= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F79)
	S92= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F80)
	S93= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F81)
	S94= IR_ID.Out31_26=>CU_ID.Op                               Premise(F82)
	S95= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F83)
	S96= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F84)
	S97= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F85)
	S98= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F86)
	S99= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F87)
	S100= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F88)
	S101= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F89)
	S102= IR_WB.Out31_26=>CU_WB.Op                              Premise(F90)
	S103= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F91)
	S104= CtrlA_EX=0                                            Premise(F92)
	S105= CtrlB_EX=0                                            Premise(F93)
	S106= CtrlALUOut_MEM=0                                      Premise(F94)
	S107= CtrlALUOut_DMMU1=0                                    Premise(F95)
	S108= CtrlALUOut_DMMU2=0                                    Premise(F96)
	S109= CtrlALUOut_WB=0                                       Premise(F97)
	S110= CtrlA_MEM=0                                           Premise(F98)
	S111= CtrlA_WB=0                                            Premise(F99)
	S112= CtrlB_MEM=0                                           Premise(F100)
	S113= CtrlB_WB=0                                            Premise(F101)
	S114= CtrlICache=0                                          Premise(F102)
	S115= CtrlIMMU=0                                            Premise(F103)
	S116= CtrlIR_DMMU1=0                                        Premise(F104)
	S117= CtrlIR_DMMU2=0                                        Premise(F105)
	S118= CtrlIR_EX=0                                           Premise(F106)
	S119= CtrlIR_ID=0                                           Premise(F107)
	S120= CtrlIR_IMMU=1                                         Premise(F108)
	S121= CtrlIR_MEM=0                                          Premise(F109)
	S122= CtrlIR_WB=0                                           Premise(F110)
	S123= CtrlGPR=0                                             Premise(F111)
	S124= CtrlIAddrReg=1                                        Premise(F112)
	S125= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S64,S124)
	S126= CtrlPC=0                                              Premise(F113)
	S127= CtrlPCInc=0                                           Premise(F114)
	S128= PC[Out]=addr                                          PC-Hold(S1,S126,S127)
	S129= CtrlIMem=0                                            Premise(F115)
	S130= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S129)
	S131= CtrlICacheReg=1                                       Premise(F116)
	S132= CtrlASIDIn=0                                          Premise(F117)
	S133= CtrlCP0=0                                             Premise(F118)
	S134= CP0[ASID]=pid                                         CP0-Hold(S0,S133)
	S135= CtrlEPCIn=0                                           Premise(F119)
	S136= CtrlExCodeIn=0                                        Premise(F120)
	S137= CtrlIRMux=0                                           Premise(F121)
	S138= GPR[rS]=a                                             Premise(F122)

IMMU	S139= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S125)
	S140= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S125)
	S141= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S125)
	S142= PC.Out=addr                                           PC-Out(S128)
	S143= CP0.ASID=pid                                          CP0-Read-ASID(S134)
	S144= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F123)
	S145= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F124)
	S146= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F125)
	S147= FU.OutID1=>A_EX.In                                    Premise(F126)
	S148= A_MEM.Out=>A_WB.In                                    Premise(F127)
	S149= LIMMEXT.Out=>B_EX.In                                  Premise(F128)
	S150= B_MEM.Out=>B_WB.In                                    Premise(F129)
	S151= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F130)
	S152= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F131)
	S153= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F132)
	S154= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F133)
	S155= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F134)
	S156= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F135)
	S157= FU.Bub_ID=>CU_ID.Bub                                  Premise(F136)
	S158= FU.Halt_ID=>CU_ID.Halt                                Premise(F137)
	S159= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F138)
	S160= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F139)
	S161= FU.Bub_IF=>CU_IF.Bub                                  Premise(F140)
	S162= FU.Halt_IF=>CU_IF.Halt                                Premise(F141)
	S163= ICache.Hit=>CU_IF.ICacheHit                           Premise(F142)
	S164= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F143)
	S165= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F144)
	S166= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F145)
	S167= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F146)
	S168= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F147)
	S169= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F148)
	S170= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F149)
	S171= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F150)
	S172= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F151)
	S173= ICache.Hit=>FU.ICacheHit                              Premise(F152)
	S174= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F153)
	S175= IR_ID.Out=>FU.IR_ID                                   Premise(F154)
	S176= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F155)
	S177= IR_MEM.Out=>FU.IR_MEM                                 Premise(F156)
	S178= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F157)
	S179= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F158)
	S180= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F159)
	S181= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F160)
	S182= GPR.Rdata1=>FU.InID1                                  Premise(F161)
	S183= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F162)
	S184= ALUOut_MEM.Out=>FU.InMEM                              Premise(F163)
	S185= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F164)
	S186= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F165)
	S187= IR_ID.Out25_21=>GPR.RReg1                             Premise(F166)
	S188= IR_WB.Out20_16=>GPR.WReg                              Premise(F167)
	S189= IMMU.Addr=>IAddrReg.In                                Premise(F168)
	S190= PC.Out=>ICache.IEA                                    Premise(F169)
	S191= ICache.IEA=addr                                       Path(S142,S190)
	S192= ICache.Hit=ICacheHit(addr)                            ICache-Search(S191)
	S193= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S192,S163)
	S194= FU.ICacheHit=ICacheHit(addr)                          Path(S192,S173)
	S195= PC.Out=>ICache.IEA                                    Premise(F170)
	S196= IMem.MEM8WordOut=>ICache.WData                        Premise(F171)
	S197= ICache.Out=>ICacheReg.In                              Premise(F172)
	S198= PC.Out=>IMMU.IEA                                      Premise(F173)
	S199= IMMU.IEA=addr                                         Path(S142,S198)
	S200= CP0.ASID=>IMMU.PID                                    Premise(F174)
	S201= IMMU.PID=pid                                          Path(S143,S200)
	S202= IMMU.Addr={pid,addr}                                  IMMU-Search(S201,S199)
	S203= IAddrReg.In={pid,addr}                                Path(S202,S189)
	S204= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S201,S199)
	S205= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S204,S164)
	S206= IAddrReg.Out=>IMem.RAddr                              Premise(F175)
	S207= IMem.RAddr={pid,addr}                                 Path(S139,S206)
	S208= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S207,S130)
	S209= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S207,S130)
	S210= ICache.WData=IMemGet8Word({pid,addr})                 Path(S209,S196)
	S211= ICacheReg.Out=>IRMux.CacheData                        Premise(F176)
	S212= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F177)
	S213= IMem.Out=>IRMux.MemData                               Premise(F178)
	S214= IRMux.MemData={12,rS,rD,UIMM}                         Path(S208,S213)
	S215= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S214)
	S216= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F179)
	S217= IR_MEM.Out=>IR_DMMU1.In                               Premise(F180)
	S218= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F181)
	S219= IR_ID.Out=>IR_EX.In                                   Premise(F182)
	S220= ICache.Out=>IR_ID.In                                  Premise(F183)
	S221= IRMux.Out=>IR_ID.In                                   Premise(F184)
	S222= IR_ID.In={12,rS,rD,UIMM}                              Path(S215,S221)
	S223= ICache.Out=>IR_IMMU.In                                Premise(F185)
	S224= IR_MEM.Out=>IR_WB.In                                  Premise(F186)
	S225= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F187)
	S226= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F188)
	S227= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F189)
	S228= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F190)
	S229= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F191)
	S230= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F192)
	S231= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F193)
	S232= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F194)
	S233= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F195)
	S234= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F196)
	S235= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F197)
	S236= IR_EX.Out31_26=>CU_EX.Op                              Premise(F198)
	S237= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F199)
	S238= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F200)
	S239= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F201)
	S240= IR_ID.Out31_26=>CU_ID.Op                              Premise(F202)
	S241= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F203)
	S242= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F204)
	S243= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F205)
	S244= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F206)
	S245= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F207)
	S246= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F208)
	S247= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F209)
	S248= IR_WB.Out31_26=>CU_WB.Op                              Premise(F210)
	S249= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F211)
	S250= CtrlA_EX=0                                            Premise(F212)
	S251= CtrlB_EX=0                                            Premise(F213)
	S252= CtrlALUOut_MEM=0                                      Premise(F214)
	S253= CtrlALUOut_DMMU1=0                                    Premise(F215)
	S254= CtrlALUOut_DMMU2=0                                    Premise(F216)
	S255= CtrlALUOut_WB=0                                       Premise(F217)
	S256= CtrlA_MEM=0                                           Premise(F218)
	S257= CtrlA_WB=0                                            Premise(F219)
	S258= CtrlB_MEM=0                                           Premise(F220)
	S259= CtrlB_WB=0                                            Premise(F221)
	S260= CtrlICache=1                                          Premise(F222)
	S261= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S191,S210,S260)
	S262= CtrlIMMU=0                                            Premise(F223)
	S263= CtrlIR_DMMU1=0                                        Premise(F224)
	S264= CtrlIR_DMMU2=0                                        Premise(F225)
	S265= CtrlIR_EX=0                                           Premise(F226)
	S266= CtrlIR_ID=1                                           Premise(F227)
	S267= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S222,S266)
	S268= CtrlIR_IMMU=0                                         Premise(F228)
	S269= CtrlIR_MEM=0                                          Premise(F229)
	S270= CtrlIR_WB=0                                           Premise(F230)
	S271= CtrlGPR=0                                             Premise(F231)
	S272= GPR[rS]=a                                             GPR-Hold(S138,S271)
	S273= CtrlIAddrReg=0                                        Premise(F232)
	S274= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S125,S273)
	S275= CtrlPC=0                                              Premise(F233)
	S276= CtrlPCInc=1                                           Premise(F234)
	S277= PC[Out]=addr+4                                        PC-Inc(S128,S275,S276)
	S278= PC[CIA]=addr                                          PC-Inc(S128,S275,S276)
	S279= CtrlIMem=0                                            Premise(F235)
	S280= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S130,S279)
	S281= CtrlICacheReg=0                                       Premise(F236)
	S282= CtrlASIDIn=0                                          Premise(F237)
	S283= CtrlCP0=0                                             Premise(F238)
	S284= CP0[ASID]=pid                                         CP0-Hold(S134,S283)
	S285= CtrlEPCIn=0                                           Premise(F239)
	S286= CtrlExCodeIn=0                                        Premise(F240)
	S287= CtrlIRMux=0                                           Premise(F241)

ID	S288= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S267)
	S289= IR_ID.Out31_26=12                                     IR-Out(S267)
	S290= IR_ID.Out25_21=rS                                     IR-Out(S267)
	S291= IR_ID.Out20_16=rD                                     IR-Out(S267)
	S292= IR_ID.Out15_0=UIMM                                    IR-Out(S267)
	S293= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S274)
	S294= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S274)
	S295= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S274)
	S296= PC.Out=addr+4                                         PC-Out(S277)
	S297= PC.CIA=addr                                           PC-Out(S278)
	S298= PC.CIA31_28=addr[31:28]                               PC-Out(S278)
	S299= CP0.ASID=pid                                          CP0-Read-ASID(S284)
	S300= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F242)
	S301= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F243)
	S302= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F244)
	S303= FU.OutID1=>A_EX.In                                    Premise(F245)
	S304= A_MEM.Out=>A_WB.In                                    Premise(F246)
	S305= LIMMEXT.Out=>B_EX.In                                  Premise(F247)
	S306= B_MEM.Out=>B_WB.In                                    Premise(F248)
	S307= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F249)
	S308= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F250)
	S309= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F251)
	S310= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F252)
	S311= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F253)
	S312= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F254)
	S313= FU.Bub_ID=>CU_ID.Bub                                  Premise(F255)
	S314= FU.Halt_ID=>CU_ID.Halt                                Premise(F256)
	S315= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F257)
	S316= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F258)
	S317= FU.Bub_IF=>CU_IF.Bub                                  Premise(F259)
	S318= FU.Halt_IF=>CU_IF.Halt                                Premise(F260)
	S319= ICache.Hit=>CU_IF.ICacheHit                           Premise(F261)
	S320= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F262)
	S321= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F263)
	S322= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F264)
	S323= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F265)
	S324= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F266)
	S325= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F267)
	S326= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F268)
	S327= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F269)
	S328= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F270)
	S329= ICache.Hit=>FU.ICacheHit                              Premise(F271)
	S330= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F272)
	S331= IR_ID.Out=>FU.IR_ID                                   Premise(F273)
	S332= FU.IR_ID={12,rS,rD,UIMM}                              Path(S288,S331)
	S333= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F274)
	S334= IR_MEM.Out=>FU.IR_MEM                                 Premise(F275)
	S335= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F276)
	S336= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F277)
	S337= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F278)
	S338= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F279)
	S339= GPR.Rdata1=>FU.InID1                                  Premise(F280)
	S340= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F281)
	S341= FU.InID1_RReg=rS                                      Path(S290,S340)
	S342= FU.InID2_RReg=5'b00000                                Premise(F282)
	S343= ALUOut_MEM.Out=>FU.InMEM                              Premise(F283)
	S344= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F284)
	S345= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F285)
	S346= IR_ID.Out25_21=>GPR.RReg1                             Premise(F286)
	S347= GPR.RReg1=rS                                          Path(S290,S346)
	S348= GPR.Rdata1=a                                          GPR-Read(S347,S272)
	S349= FU.InID1=a                                            Path(S348,S339)
	S350= FU.OutID1=FU(a)                                       FU-Forward(S349)
	S351= A_EX.In=FU(a)                                         Path(S350,S303)
	S352= IR_WB.Out20_16=>GPR.WReg                              Premise(F287)
	S353= IMMU.Addr=>IAddrReg.In                                Premise(F288)
	S354= PC.Out=>ICache.IEA                                    Premise(F289)
	S355= ICache.IEA=addr+4                                     Path(S296,S354)
	S356= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S355)
	S357= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S356,S319)
	S358= FU.ICacheHit=ICacheHit(addr+4)                        Path(S356,S329)
	S359= PC.Out=>ICache.IEA                                    Premise(F290)
	S360= IMem.MEM8WordOut=>ICache.WData                        Premise(F291)
	S361= ICache.Out=>ICacheReg.In                              Premise(F292)
	S362= PC.Out=>IMMU.IEA                                      Premise(F293)
	S363= IMMU.IEA=addr+4                                       Path(S296,S362)
	S364= CP0.ASID=>IMMU.PID                                    Premise(F294)
	S365= IMMU.PID=pid                                          Path(S299,S364)
	S366= IMMU.Addr={pid,addr+4}                                IMMU-Search(S365,S363)
	S367= IAddrReg.In={pid,addr+4}                              Path(S366,S353)
	S368= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S365,S363)
	S369= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S368,S320)
	S370= IAddrReg.Out=>IMem.RAddr                              Premise(F295)
	S371= IMem.RAddr={pid,addr}                                 Path(S293,S370)
	S372= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S371,S280)
	S373= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S371,S280)
	S374= ICache.WData=IMemGet8Word({pid,addr})                 Path(S373,S360)
	S375= ICacheReg.Out=>IRMux.CacheData                        Premise(F296)
	S376= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F297)
	S377= IMem.Out=>IRMux.MemData                               Premise(F298)
	S378= IRMux.MemData={12,rS,rD,UIMM}                         Path(S372,S377)
	S379= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S378)
	S380= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F299)
	S381= IR_MEM.Out=>IR_DMMU1.In                               Premise(F300)
	S382= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F301)
	S383= IR_ID.Out=>IR_EX.In                                   Premise(F302)
	S384= IR_EX.In={12,rS,rD,UIMM}                              Path(S288,S383)
	S385= ICache.Out=>IR_ID.In                                  Premise(F303)
	S386= IRMux.Out=>IR_ID.In                                   Premise(F304)
	S387= IR_ID.In={12,rS,rD,UIMM}                              Path(S379,S386)
	S388= ICache.Out=>IR_IMMU.In                                Premise(F305)
	S389= IR_MEM.Out=>IR_WB.In                                  Premise(F306)
	S390= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F307)
	S391= LIMMEXT.In=UIMM                                       Path(S292,S390)
	S392= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S391)
	S393= B_EX.In={16{0},UIMM}                                  Path(S392,S305)
	S394= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F308)
	S395= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F309)
	S396= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F310)
	S397= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F311)
	S398= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F312)
	S399= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F313)
	S400= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F314)
	S401= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F315)
	S402= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F316)
	S403= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F317)
	S404= IR_EX.Out31_26=>CU_EX.Op                              Premise(F318)
	S405= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F319)
	S406= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F320)
	S407= CU_ID.IRFunc1=rD                                      Path(S291,S406)
	S408= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F321)
	S409= CU_ID.IRFunc2=rS                                      Path(S290,S408)
	S410= IR_ID.Out31_26=>CU_ID.Op                              Premise(F322)
	S411= CU_ID.Op=12                                           Path(S289,S410)
	S412= CU_ID.Func=alu_add                                    CU_ID(S411)
	S413= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F323)
	S414= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F324)
	S415= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F325)
	S416= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F326)
	S417= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F327)
	S418= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F328)
	S419= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F329)
	S420= IR_WB.Out31_26=>CU_WB.Op                              Premise(F330)
	S421= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F331)
	S422= CtrlA_EX=1                                            Premise(F332)
	S423= [A_EX]=FU(a)                                          A_EX-Write(S351,S422)
	S424= CtrlB_EX=1                                            Premise(F333)
	S425= [B_EX]={16{0},UIMM}                                   B_EX-Write(S393,S424)
	S426= CtrlALUOut_MEM=0                                      Premise(F334)
	S427= CtrlALUOut_DMMU1=0                                    Premise(F335)
	S428= CtrlALUOut_DMMU2=0                                    Premise(F336)
	S429= CtrlALUOut_WB=0                                       Premise(F337)
	S430= CtrlA_MEM=0                                           Premise(F338)
	S431= CtrlA_WB=0                                            Premise(F339)
	S432= CtrlB_MEM=0                                           Premise(F340)
	S433= CtrlB_WB=0                                            Premise(F341)
	S434= CtrlICache=0                                          Premise(F342)
	S435= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S261,S434)
	S436= CtrlIMMU=0                                            Premise(F343)
	S437= CtrlIR_DMMU1=0                                        Premise(F344)
	S438= CtrlIR_DMMU2=0                                        Premise(F345)
	S439= CtrlIR_EX=1                                           Premise(F346)
	S440= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S384,S439)
	S441= CtrlIR_ID=0                                           Premise(F347)
	S442= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S267,S441)
	S443= CtrlIR_IMMU=0                                         Premise(F348)
	S444= CtrlIR_MEM=0                                          Premise(F349)
	S445= CtrlIR_WB=0                                           Premise(F350)
	S446= CtrlGPR=0                                             Premise(F351)
	S447= GPR[rS]=a                                             GPR-Hold(S272,S446)
	S448= CtrlIAddrReg=0                                        Premise(F352)
	S449= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S274,S448)
	S450= CtrlPC=0                                              Premise(F353)
	S451= CtrlPCInc=0                                           Premise(F354)
	S452= PC[CIA]=addr                                          PC-Hold(S278,S451)
	S453= PC[Out]=addr+4                                        PC-Hold(S277,S450,S451)
	S454= CtrlIMem=0                                            Premise(F355)
	S455= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S280,S454)
	S456= CtrlICacheReg=0                                       Premise(F356)
	S457= CtrlASIDIn=0                                          Premise(F357)
	S458= CtrlCP0=0                                             Premise(F358)
	S459= CP0[ASID]=pid                                         CP0-Hold(S284,S458)
	S460= CtrlEPCIn=0                                           Premise(F359)
	S461= CtrlExCodeIn=0                                        Premise(F360)
	S462= CtrlIRMux=0                                           Premise(F361)

EX	S463= A_EX.Out=FU(a)                                        A_EX-Out(S423)
	S464= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S423)
	S465= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S423)
	S466= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S425)
	S467= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S425)
	S468= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S425)
	S469= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S440)
	S470= IR_EX.Out31_26=12                                     IR_EX-Out(S440)
	S471= IR_EX.Out25_21=rS                                     IR_EX-Out(S440)
	S472= IR_EX.Out20_16=rD                                     IR_EX-Out(S440)
	S473= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S440)
	S474= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S442)
	S475= IR_ID.Out31_26=12                                     IR-Out(S442)
	S476= IR_ID.Out25_21=rS                                     IR-Out(S442)
	S477= IR_ID.Out20_16=rD                                     IR-Out(S442)
	S478= IR_ID.Out15_0=UIMM                                    IR-Out(S442)
	S479= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S449)
	S480= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S449)
	S481= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S449)
	S482= PC.CIA=addr                                           PC-Out(S452)
	S483= PC.CIA31_28=addr[31:28]                               PC-Out(S452)
	S484= PC.Out=addr+4                                         PC-Out(S453)
	S485= CP0.ASID=pid                                          CP0-Read-ASID(S459)
	S486= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F362)
	S487= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F363)
	S488= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F364)
	S489= FU.OutID1=>A_EX.In                                    Premise(F365)
	S490= A_MEM.Out=>A_WB.In                                    Premise(F366)
	S491= LIMMEXT.Out=>B_EX.In                                  Premise(F367)
	S492= B_MEM.Out=>B_WB.In                                    Premise(F368)
	S493= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F369)
	S494= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F370)
	S495= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F371)
	S496= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F372)
	S497= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F373)
	S498= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F374)
	S499= FU.Bub_ID=>CU_ID.Bub                                  Premise(F375)
	S500= FU.Halt_ID=>CU_ID.Halt                                Premise(F376)
	S501= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F377)
	S502= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F378)
	S503= FU.Bub_IF=>CU_IF.Bub                                  Premise(F379)
	S504= FU.Halt_IF=>CU_IF.Halt                                Premise(F380)
	S505= ICache.Hit=>CU_IF.ICacheHit                           Premise(F381)
	S506= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F382)
	S507= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F383)
	S508= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F384)
	S509= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F385)
	S510= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F386)
	S511= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F387)
	S512= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F388)
	S513= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F389)
	S514= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F390)
	S515= ICache.Hit=>FU.ICacheHit                              Premise(F391)
	S516= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F392)
	S517= IR_ID.Out=>FU.IR_ID                                   Premise(F393)
	S518= FU.IR_ID={12,rS,rD,UIMM}                              Path(S474,S517)
	S519= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F394)
	S520= IR_MEM.Out=>FU.IR_MEM                                 Premise(F395)
	S521= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F396)
	S522= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F397)
	S523= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F398)
	S524= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F399)
	S525= FU.InEX_WReg=rD                                       Path(S472,S524)
	S526= GPR.Rdata1=>FU.InID1                                  Premise(F400)
	S527= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F401)
	S528= FU.InID1_RReg=rS                                      Path(S476,S527)
	S529= ALUOut_MEM.Out=>FU.InMEM                              Premise(F402)
	S530= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F403)
	S531= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F404)
	S532= IR_ID.Out25_21=>GPR.RReg1                             Premise(F405)
	S533= GPR.RReg1=rS                                          Path(S476,S532)
	S534= GPR.Rdata1=a                                          GPR-Read(S533,S447)
	S535= FU.InID1=a                                            Path(S534,S526)
	S536= FU.OutID1=FU(a)                                       FU-Forward(S535)
	S537= A_EX.In=FU(a)                                         Path(S536,S489)
	S538= IR_WB.Out20_16=>GPR.WReg                              Premise(F406)
	S539= IMMU.Addr=>IAddrReg.In                                Premise(F407)
	S540= PC.Out=>ICache.IEA                                    Premise(F408)
	S541= ICache.IEA=addr+4                                     Path(S484,S540)
	S542= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S541)
	S543= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S542,S505)
	S544= FU.ICacheHit=ICacheHit(addr+4)                        Path(S542,S515)
	S545= PC.Out=>ICache.IEA                                    Premise(F409)
	S546= IMem.MEM8WordOut=>ICache.WData                        Premise(F410)
	S547= ICache.Out=>ICacheReg.In                              Premise(F411)
	S548= PC.Out=>IMMU.IEA                                      Premise(F412)
	S549= IMMU.IEA=addr+4                                       Path(S484,S548)
	S550= CP0.ASID=>IMMU.PID                                    Premise(F413)
	S551= IMMU.PID=pid                                          Path(S485,S550)
	S552= IMMU.Addr={pid,addr+4}                                IMMU-Search(S551,S549)
	S553= IAddrReg.In={pid,addr+4}                              Path(S552,S539)
	S554= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S551,S549)
	S555= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S554,S506)
	S556= IAddrReg.Out=>IMem.RAddr                              Premise(F414)
	S557= IMem.RAddr={pid,addr}                                 Path(S479,S556)
	S558= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S557,S455)
	S559= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S557,S455)
	S560= ICache.WData=IMemGet8Word({pid,addr})                 Path(S559,S546)
	S561= ICacheReg.Out=>IRMux.CacheData                        Premise(F415)
	S562= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F416)
	S563= IMem.Out=>IRMux.MemData                               Premise(F417)
	S564= IRMux.MemData={12,rS,rD,UIMM}                         Path(S558,S563)
	S565= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S564)
	S566= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F418)
	S567= IR_MEM.Out=>IR_DMMU1.In                               Premise(F419)
	S568= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F420)
	S569= IR_ID.Out=>IR_EX.In                                   Premise(F421)
	S570= IR_EX.In={12,rS,rD,UIMM}                              Path(S474,S569)
	S571= ICache.Out=>IR_ID.In                                  Premise(F422)
	S572= IRMux.Out=>IR_ID.In                                   Premise(F423)
	S573= IR_ID.In={12,rS,rD,UIMM}                              Path(S565,S572)
	S574= ICache.Out=>IR_IMMU.In                                Premise(F424)
	S575= IR_MEM.Out=>IR_WB.In                                  Premise(F425)
	S576= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F426)
	S577= LIMMEXT.In=UIMM                                       Path(S478,S576)
	S578= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S577)
	S579= B_EX.In={16{0},UIMM}                                  Path(S578,S491)
	S580= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F427)
	S581= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F428)
	S582= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F429)
	S583= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F430)
	S584= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F431)
	S585= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F432)
	S586= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F433)
	S587= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F434)
	S588= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F435)
	S589= CU_EX.IRFunc1=rD                                      Path(S472,S588)
	S590= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F436)
	S591= CU_EX.IRFunc2=rS                                      Path(S471,S590)
	S592= IR_EX.Out31_26=>CU_EX.Op                              Premise(F437)
	S593= CU_EX.Op=12                                           Path(S470,S592)
	S594= CU_EX.Func=alu_add                                    CU_EX(S593)
	S595= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F438)
	S596= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F439)
	S597= CU_ID.IRFunc1=rD                                      Path(S477,S596)
	S598= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F440)
	S599= CU_ID.IRFunc2=rS                                      Path(S476,S598)
	S600= IR_ID.Out31_26=>CU_ID.Op                              Premise(F441)
	S601= CU_ID.Op=12                                           Path(S475,S600)
	S602= CU_ID.Func=alu_add                                    CU_ID(S601)
	S603= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F442)
	S604= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F443)
	S605= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F444)
	S606= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F445)
	S607= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F446)
	S608= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F447)
	S609= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F448)
	S610= IR_WB.Out31_26=>CU_WB.Op                              Premise(F449)
	S611= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F450)
	S612= CtrlA_EX=0                                            Premise(F451)
	S613= [A_EX]=FU(a)                                          A_EX-Hold(S423,S612)
	S614= CtrlB_EX=0                                            Premise(F452)
	S615= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S425,S614)
	S616= CtrlALUOut_MEM=1                                      Premise(F453)
	S617= CtrlALUOut_DMMU1=0                                    Premise(F454)
	S618= CtrlALUOut_DMMU2=0                                    Premise(F455)
	S619= CtrlALUOut_WB=0                                       Premise(F456)
	S620= CtrlA_MEM=0                                           Premise(F457)
	S621= CtrlA_WB=0                                            Premise(F458)
	S622= CtrlB_MEM=0                                           Premise(F459)
	S623= CtrlB_WB=0                                            Premise(F460)
	S624= CtrlICache=0                                          Premise(F461)
	S625= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S435,S624)
	S626= CtrlIMMU=0                                            Premise(F462)
	S627= CtrlIR_DMMU1=0                                        Premise(F463)
	S628= CtrlIR_DMMU2=0                                        Premise(F464)
	S629= CtrlIR_EX=0                                           Premise(F465)
	S630= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S440,S629)
	S631= CtrlIR_ID=0                                           Premise(F466)
	S632= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S442,S631)
	S633= CtrlIR_IMMU=0                                         Premise(F467)
	S634= CtrlIR_MEM=1                                          Premise(F468)
	S635= CtrlIR_WB=0                                           Premise(F469)
	S636= CtrlGPR=0                                             Premise(F470)
	S637= GPR[rS]=a                                             GPR-Hold(S447,S636)
	S638= CtrlIAddrReg=0                                        Premise(F471)
	S639= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S449,S638)
	S640= CtrlPC=0                                              Premise(F472)
	S641= CtrlPCInc=0                                           Premise(F473)
	S642= PC[CIA]=addr                                          PC-Hold(S452,S641)
	S643= PC[Out]=addr+4                                        PC-Hold(S453,S640,S641)
	S644= CtrlIMem=0                                            Premise(F474)
	S645= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S455,S644)
	S646= CtrlICacheReg=0                                       Premise(F475)
	S647= CtrlASIDIn=0                                          Premise(F476)
	S648= CtrlCP0=0                                             Premise(F477)
	S649= CP0[ASID]=pid                                         CP0-Hold(S459,S648)
	S650= CtrlEPCIn=0                                           Premise(F478)
	S651= CtrlExCodeIn=0                                        Premise(F479)
	S652= CtrlIRMux=0                                           Premise(F480)

MEM	S653= A_EX.Out=FU(a)                                        A_EX-Out(S613)
	S654= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S613)
	S655= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S613)
	S656= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S615)
	S657= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S615)
	S658= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S615)
	S659= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S630)
	S660= IR_EX.Out31_26=12                                     IR_EX-Out(S630)
	S661= IR_EX.Out25_21=rS                                     IR_EX-Out(S630)
	S662= IR_EX.Out20_16=rD                                     IR_EX-Out(S630)
	S663= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S630)
	S664= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S632)
	S665= IR_ID.Out31_26=12                                     IR-Out(S632)
	S666= IR_ID.Out25_21=rS                                     IR-Out(S632)
	S667= IR_ID.Out20_16=rD                                     IR-Out(S632)
	S668= IR_ID.Out15_0=UIMM                                    IR-Out(S632)
	S669= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S639)
	S670= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S639)
	S671= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S639)
	S672= PC.CIA=addr                                           PC-Out(S642)
	S673= PC.CIA31_28=addr[31:28]                               PC-Out(S642)
	S674= PC.Out=addr+4                                         PC-Out(S643)
	S675= CP0.ASID=pid                                          CP0-Read-ASID(S649)
	S676= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F481)
	S677= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F482)
	S678= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F483)
	S679= FU.OutID1=>A_EX.In                                    Premise(F484)
	S680= A_MEM.Out=>A_WB.In                                    Premise(F485)
	S681= LIMMEXT.Out=>B_EX.In                                  Premise(F486)
	S682= B_MEM.Out=>B_WB.In                                    Premise(F487)
	S683= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F488)
	S684= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F489)
	S685= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F490)
	S686= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F491)
	S687= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F492)
	S688= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F493)
	S689= FU.Bub_ID=>CU_ID.Bub                                  Premise(F494)
	S690= FU.Halt_ID=>CU_ID.Halt                                Premise(F495)
	S691= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F496)
	S692= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F497)
	S693= FU.Bub_IF=>CU_IF.Bub                                  Premise(F498)
	S694= FU.Halt_IF=>CU_IF.Halt                                Premise(F499)
	S695= ICache.Hit=>CU_IF.ICacheHit                           Premise(F500)
	S696= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F501)
	S697= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F502)
	S698= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F503)
	S699= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F504)
	S700= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F505)
	S701= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F506)
	S702= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F507)
	S703= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F508)
	S704= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F509)
	S705= ICache.Hit=>FU.ICacheHit                              Premise(F510)
	S706= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F511)
	S707= IR_ID.Out=>FU.IR_ID                                   Premise(F512)
	S708= FU.IR_ID={12,rS,rD,UIMM}                              Path(S664,S707)
	S709= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F513)
	S710= IR_MEM.Out=>FU.IR_MEM                                 Premise(F514)
	S711= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F515)
	S712= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F516)
	S713= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F517)
	S714= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F518)
	S715= FU.InEX_WReg=rD                                       Path(S662,S714)
	S716= GPR.Rdata1=>FU.InID1                                  Premise(F519)
	S717= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F520)
	S718= FU.InID1_RReg=rS                                      Path(S666,S717)
	S719= ALUOut_MEM.Out=>FU.InMEM                              Premise(F521)
	S720= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F522)
	S721= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F523)
	S722= IR_ID.Out25_21=>GPR.RReg1                             Premise(F524)
	S723= GPR.RReg1=rS                                          Path(S666,S722)
	S724= GPR.Rdata1=a                                          GPR-Read(S723,S637)
	S725= FU.InID1=a                                            Path(S724,S716)
	S726= FU.OutID1=FU(a)                                       FU-Forward(S725)
	S727= A_EX.In=FU(a)                                         Path(S726,S679)
	S728= IR_WB.Out20_16=>GPR.WReg                              Premise(F525)
	S729= IMMU.Addr=>IAddrReg.In                                Premise(F526)
	S730= PC.Out=>ICache.IEA                                    Premise(F527)
	S731= ICache.IEA=addr+4                                     Path(S674,S730)
	S732= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S731)
	S733= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S732,S695)
	S734= FU.ICacheHit=ICacheHit(addr+4)                        Path(S732,S705)
	S735= PC.Out=>ICache.IEA                                    Premise(F528)
	S736= IMem.MEM8WordOut=>ICache.WData                        Premise(F529)
	S737= ICache.Out=>ICacheReg.In                              Premise(F530)
	S738= PC.Out=>IMMU.IEA                                      Premise(F531)
	S739= IMMU.IEA=addr+4                                       Path(S674,S738)
	S740= CP0.ASID=>IMMU.PID                                    Premise(F532)
	S741= IMMU.PID=pid                                          Path(S675,S740)
	S742= IMMU.Addr={pid,addr+4}                                IMMU-Search(S741,S739)
	S743= IAddrReg.In={pid,addr+4}                              Path(S742,S729)
	S744= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S741,S739)
	S745= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S744,S696)
	S746= IAddrReg.Out=>IMem.RAddr                              Premise(F533)
	S747= IMem.RAddr={pid,addr}                                 Path(S669,S746)
	S748= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S747,S645)
	S749= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S747,S645)
	S750= ICache.WData=IMemGet8Word({pid,addr})                 Path(S749,S736)
	S751= ICacheReg.Out=>IRMux.CacheData                        Premise(F534)
	S752= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F535)
	S753= IMem.Out=>IRMux.MemData                               Premise(F536)
	S754= IRMux.MemData={12,rS,rD,UIMM}                         Path(S748,S753)
	S755= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S754)
	S756= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F537)
	S757= IR_MEM.Out=>IR_DMMU1.In                               Premise(F538)
	S758= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F539)
	S759= IR_ID.Out=>IR_EX.In                                   Premise(F540)
	S760= IR_EX.In={12,rS,rD,UIMM}                              Path(S664,S759)
	S761= ICache.Out=>IR_ID.In                                  Premise(F541)
	S762= IRMux.Out=>IR_ID.In                                   Premise(F542)
	S763= IR_ID.In={12,rS,rD,UIMM}                              Path(S755,S762)
	S764= ICache.Out=>IR_IMMU.In                                Premise(F543)
	S765= IR_MEM.Out=>IR_WB.In                                  Premise(F544)
	S766= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F545)
	S767= LIMMEXT.In=UIMM                                       Path(S668,S766)
	S768= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S767)
	S769= B_EX.In={16{0},UIMM}                                  Path(S768,S681)
	S770= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F546)
	S771= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F547)
	S772= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F548)
	S773= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F549)
	S774= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F550)
	S775= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F551)
	S776= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F552)
	S777= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F553)
	S778= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F554)
	S779= CU_EX.IRFunc1=rD                                      Path(S662,S778)
	S780= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F555)
	S781= CU_EX.IRFunc2=rS                                      Path(S661,S780)
	S782= IR_EX.Out31_26=>CU_EX.Op                              Premise(F556)
	S783= CU_EX.Op=12                                           Path(S660,S782)
	S784= CU_EX.Func=alu_add                                    CU_EX(S783)
	S785= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F557)
	S786= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F558)
	S787= CU_ID.IRFunc1=rD                                      Path(S667,S786)
	S788= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F559)
	S789= CU_ID.IRFunc2=rS                                      Path(S666,S788)
	S790= IR_ID.Out31_26=>CU_ID.Op                              Premise(F560)
	S791= CU_ID.Op=12                                           Path(S665,S790)
	S792= CU_ID.Func=alu_add                                    CU_ID(S791)
	S793= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F561)
	S794= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F562)
	S795= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F563)
	S796= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F564)
	S797= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F565)
	S798= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F566)
	S799= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F567)
	S800= IR_WB.Out31_26=>CU_WB.Op                              Premise(F568)
	S801= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F569)
	S802= CtrlA_EX=0                                            Premise(F570)
	S803= [A_EX]=FU(a)                                          A_EX-Hold(S613,S802)
	S804= CtrlB_EX=0                                            Premise(F571)
	S805= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S615,S804)
	S806= CtrlALUOut_MEM=0                                      Premise(F572)
	S807= CtrlALUOut_DMMU1=1                                    Premise(F573)
	S808= CtrlALUOut_DMMU2=0                                    Premise(F574)
	S809= CtrlALUOut_WB=1                                       Premise(F575)
	S810= CtrlA_MEM=0                                           Premise(F576)
	S811= CtrlA_WB=1                                            Premise(F577)
	S812= CtrlB_MEM=0                                           Premise(F578)
	S813= CtrlB_WB=1                                            Premise(F579)
	S814= CtrlICache=0                                          Premise(F580)
	S815= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S625,S814)
	S816= CtrlIMMU=0                                            Premise(F581)
	S817= CtrlIR_DMMU1=1                                        Premise(F582)
	S818= CtrlIR_DMMU2=0                                        Premise(F583)
	S819= CtrlIR_EX=0                                           Premise(F584)
	S820= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S630,S819)
	S821= CtrlIR_ID=0                                           Premise(F585)
	S822= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S632,S821)
	S823= CtrlIR_IMMU=0                                         Premise(F586)
	S824= CtrlIR_MEM=0                                          Premise(F587)
	S825= CtrlIR_WB=1                                           Premise(F588)
	S826= CtrlGPR=0                                             Premise(F589)
	S827= GPR[rS]=a                                             GPR-Hold(S637,S826)
	S828= CtrlIAddrReg=0                                        Premise(F590)
	S829= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S639,S828)
	S830= CtrlPC=0                                              Premise(F591)
	S831= CtrlPCInc=0                                           Premise(F592)
	S832= PC[CIA]=addr                                          PC-Hold(S642,S831)
	S833= PC[Out]=addr+4                                        PC-Hold(S643,S830,S831)
	S834= CtrlIMem=0                                            Premise(F593)
	S835= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S645,S834)
	S836= CtrlICacheReg=0                                       Premise(F594)
	S837= CtrlASIDIn=0                                          Premise(F595)
	S838= CtrlCP0=0                                             Premise(F596)
	S839= CP0[ASID]=pid                                         CP0-Hold(S649,S838)
	S840= CtrlEPCIn=0                                           Premise(F597)
	S841= CtrlExCodeIn=0                                        Premise(F598)
	S842= CtrlIRMux=0                                           Premise(F599)

WB	S843= A_EX.Out=FU(a)                                        A_EX-Out(S803)
	S844= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S803)
	S845= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S803)
	S846= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S805)
	S847= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S805)
	S848= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S805)
	S849= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S820)
	S850= IR_EX.Out31_26=12                                     IR_EX-Out(S820)
	S851= IR_EX.Out25_21=rS                                     IR_EX-Out(S820)
	S852= IR_EX.Out20_16=rD                                     IR_EX-Out(S820)
	S853= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S820)
	S854= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S822)
	S855= IR_ID.Out31_26=12                                     IR-Out(S822)
	S856= IR_ID.Out25_21=rS                                     IR-Out(S822)
	S857= IR_ID.Out20_16=rD                                     IR-Out(S822)
	S858= IR_ID.Out15_0=UIMM                                    IR-Out(S822)
	S859= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S829)
	S860= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S829)
	S861= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S829)
	S862= PC.CIA=addr                                           PC-Out(S832)
	S863= PC.CIA31_28=addr[31:28]                               PC-Out(S832)
	S864= PC.Out=addr+4                                         PC-Out(S833)
	S865= CP0.ASID=pid                                          CP0-Read-ASID(S839)
	S866= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F838)
	S867= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F839)
	S868= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F840)
	S869= FU.OutID1=>A_EX.In                                    Premise(F841)
	S870= A_MEM.Out=>A_WB.In                                    Premise(F842)
	S871= LIMMEXT.Out=>B_EX.In                                  Premise(F843)
	S872= B_MEM.Out=>B_WB.In                                    Premise(F844)
	S873= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F845)
	S874= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F846)
	S875= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F847)
	S876= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F848)
	S877= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F849)
	S878= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F850)
	S879= FU.Bub_ID=>CU_ID.Bub                                  Premise(F851)
	S880= FU.Halt_ID=>CU_ID.Halt                                Premise(F852)
	S881= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F853)
	S882= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F854)
	S883= FU.Bub_IF=>CU_IF.Bub                                  Premise(F855)
	S884= FU.Halt_IF=>CU_IF.Halt                                Premise(F856)
	S885= ICache.Hit=>CU_IF.ICacheHit                           Premise(F857)
	S886= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F858)
	S887= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F859)
	S888= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F860)
	S889= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F861)
	S890= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F862)
	S891= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F863)
	S892= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F864)
	S893= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F865)
	S894= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F866)
	S895= ICache.Hit=>FU.ICacheHit                              Premise(F867)
	S896= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F868)
	S897= IR_ID.Out=>FU.IR_ID                                   Premise(F869)
	S898= FU.IR_ID={12,rS,rD,UIMM}                              Path(S854,S897)
	S899= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F870)
	S900= IR_MEM.Out=>FU.IR_MEM                                 Premise(F871)
	S901= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F872)
	S902= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F873)
	S903= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F874)
	S904= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F875)
	S905= FU.InEX_WReg=rD                                       Path(S852,S904)
	S906= GPR.Rdata1=>FU.InID1                                  Premise(F876)
	S907= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F877)
	S908= FU.InID1_RReg=rS                                      Path(S856,S907)
	S909= ALUOut_MEM.Out=>FU.InMEM                              Premise(F878)
	S910= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F879)
	S911= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F880)
	S912= IR_ID.Out25_21=>GPR.RReg1                             Premise(F881)
	S913= GPR.RReg1=rS                                          Path(S856,S912)
	S914= GPR.Rdata1=a                                          GPR-Read(S913,S827)
	S915= FU.InID1=a                                            Path(S914,S906)
	S916= FU.OutID1=FU(a)                                       FU-Forward(S915)
	S917= A_EX.In=FU(a)                                         Path(S916,S869)
	S918= IR_WB.Out20_16=>GPR.WReg                              Premise(F882)
	S919= IMMU.Addr=>IAddrReg.In                                Premise(F883)
	S920= PC.Out=>ICache.IEA                                    Premise(F884)
	S921= ICache.IEA=addr+4                                     Path(S864,S920)
	S922= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S921)
	S923= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S922,S885)
	S924= FU.ICacheHit=ICacheHit(addr+4)                        Path(S922,S895)
	S925= PC.Out=>ICache.IEA                                    Premise(F885)
	S926= IMem.MEM8WordOut=>ICache.WData                        Premise(F886)
	S927= ICache.Out=>ICacheReg.In                              Premise(F887)
	S928= PC.Out=>IMMU.IEA                                      Premise(F888)
	S929= IMMU.IEA=addr+4                                       Path(S864,S928)
	S930= CP0.ASID=>IMMU.PID                                    Premise(F889)
	S931= IMMU.PID=pid                                          Path(S865,S930)
	S932= IMMU.Addr={pid,addr+4}                                IMMU-Search(S931,S929)
	S933= IAddrReg.In={pid,addr+4}                              Path(S932,S919)
	S934= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S931,S929)
	S935= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S934,S886)
	S936= IAddrReg.Out=>IMem.RAddr                              Premise(F890)
	S937= IMem.RAddr={pid,addr}                                 Path(S859,S936)
	S938= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S937,S835)
	S939= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S937,S835)
	S940= ICache.WData=IMemGet8Word({pid,addr})                 Path(S939,S926)
	S941= ICacheReg.Out=>IRMux.CacheData                        Premise(F891)
	S942= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F892)
	S943= IMem.Out=>IRMux.MemData                               Premise(F893)
	S944= IRMux.MemData={12,rS,rD,UIMM}                         Path(S938,S943)
	S945= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S944)
	S946= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F894)
	S947= IR_MEM.Out=>IR_DMMU1.In                               Premise(F895)
	S948= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F896)
	S949= IR_ID.Out=>IR_EX.In                                   Premise(F897)
	S950= IR_EX.In={12,rS,rD,UIMM}                              Path(S854,S949)
	S951= ICache.Out=>IR_ID.In                                  Premise(F898)
	S952= IRMux.Out=>IR_ID.In                                   Premise(F899)
	S953= IR_ID.In={12,rS,rD,UIMM}                              Path(S945,S952)
	S954= ICache.Out=>IR_IMMU.In                                Premise(F900)
	S955= IR_MEM.Out=>IR_WB.In                                  Premise(F901)
	S956= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F902)
	S957= LIMMEXT.In=UIMM                                       Path(S858,S956)
	S958= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S957)
	S959= B_EX.In={16{0},UIMM}                                  Path(S958,S871)
	S960= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F903)
	S961= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F904)
	S962= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F905)
	S963= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F906)
	S964= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F907)
	S965= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F908)
	S966= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F909)
	S967= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F910)
	S968= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F911)
	S969= CU_EX.IRFunc1=rD                                      Path(S852,S968)
	S970= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F912)
	S971= CU_EX.IRFunc2=rS                                      Path(S851,S970)
	S972= IR_EX.Out31_26=>CU_EX.Op                              Premise(F913)
	S973= CU_EX.Op=12                                           Path(S850,S972)
	S974= CU_EX.Func=alu_add                                    CU_EX(S973)
	S975= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F914)
	S976= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F915)
	S977= CU_ID.IRFunc1=rD                                      Path(S857,S976)
	S978= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F916)
	S979= CU_ID.IRFunc2=rS                                      Path(S856,S978)
	S980= IR_ID.Out31_26=>CU_ID.Op                              Premise(F917)
	S981= CU_ID.Op=12                                           Path(S855,S980)
	S982= CU_ID.Func=alu_add                                    CU_ID(S981)
	S983= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F918)
	S984= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F919)
	S985= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F920)
	S986= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F921)
	S987= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F922)
	S988= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F923)
	S989= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F924)
	S990= IR_WB.Out31_26=>CU_WB.Op                              Premise(F925)
	S991= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F926)
	S992= CtrlA_EX=0                                            Premise(F927)
	S993= [A_EX]=FU(a)                                          A_EX-Hold(S803,S992)
	S994= CtrlB_EX=0                                            Premise(F928)
	S995= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S805,S994)
	S996= CtrlALUOut_MEM=0                                      Premise(F929)
	S997= CtrlALUOut_DMMU1=0                                    Premise(F930)
	S998= CtrlALUOut_DMMU2=0                                    Premise(F931)
	S999= CtrlALUOut_WB=0                                       Premise(F932)
	S1000= CtrlA_MEM=0                                          Premise(F933)
	S1001= CtrlA_WB=0                                           Premise(F934)
	S1002= CtrlB_MEM=0                                          Premise(F935)
	S1003= CtrlB_WB=0                                           Premise(F936)
	S1004= CtrlICache=0                                         Premise(F937)
	S1005= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S815,S1004)
	S1006= CtrlIMMU=0                                           Premise(F938)
	S1007= CtrlIR_DMMU1=0                                       Premise(F939)
	S1008= CtrlIR_DMMU2=0                                       Premise(F940)
	S1009= CtrlIR_EX=0                                          Premise(F941)
	S1010= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S820,S1009)
	S1011= CtrlIR_ID=0                                          Premise(F942)
	S1012= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S822,S1011)
	S1013= CtrlIR_IMMU=0                                        Premise(F943)
	S1014= CtrlIR_MEM=0                                         Premise(F944)
	S1015= CtrlIR_WB=0                                          Premise(F945)
	S1016= CtrlGPR=1                                            Premise(F946)
	S1017= CtrlIAddrReg=0                                       Premise(F947)
	S1018= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S829,S1017)
	S1019= CtrlPC=0                                             Premise(F948)
	S1020= CtrlPCInc=0                                          Premise(F949)
	S1021= PC[CIA]=addr                                         PC-Hold(S832,S1020)
	S1022= PC[Out]=addr+4                                       PC-Hold(S833,S1019,S1020)
	S1023= CtrlIMem=0                                           Premise(F950)
	S1024= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S835,S1023)
	S1025= CtrlICacheReg=0                                      Premise(F951)
	S1026= CtrlASIDIn=0                                         Premise(F952)
	S1027= CtrlCP0=0                                            Premise(F953)
	S1028= CP0[ASID]=pid                                        CP0-Hold(S839,S1027)
	S1029= CtrlEPCIn=0                                          Premise(F954)
	S1030= CtrlExCodeIn=0                                       Premise(F955)
	S1031= CtrlIRMux=0                                          Premise(F956)

POST	S993= [A_EX]=FU(a)                                          A_EX-Hold(S803,S992)
	S995= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S805,S994)
	S1005= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S815,S1004)
	S1010= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S820,S1009)
	S1012= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S822,S1011)
	S1018= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S829,S1017)
	S1021= PC[CIA]=addr                                         PC-Hold(S832,S1020)
	S1022= PC[Out]=addr+4                                       PC-Hold(S833,S1019,S1020)
	S1024= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S835,S1023)
	S1028= CP0[ASID]=pid                                        CP0-Hold(S839,S1027)

