<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Ethernut Hardware<br>
<small>
[<a class="el" href="group__xg_hardware.html">Hardware Layout</a>]</small>
</h1>Ethernut internal I/O port usage.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Ethernut Hardware:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_ethernut_cfg.png" border="0" alt="" usemap="#group____xg__ethernut__cfg_map">
<map name="group____xg__ethernut__cfg_map">
<area shape="rect" href="group__xg_hardware.html" title="Definitions of I/O ports." alt="Hardware Layout" coords="17,5,127,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#gee9bf24fed677a876707e384bf5b6080">RTL_RESET_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#gfc744fe40963359f28049051cc4d2438">RTL_RESET_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#ga7dad759c0ffc3f22d0ac273f82e86e4">RTL_RESET_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTL8019AS hardware reset input.  <a href="#ga7dad759c0ffc3f22d0ac273f82e86e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#ga52647a70eaeac85bc4da39f20cd9767">RTL_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g9afbf4c7bc0fcc9cd93a90bf8db775f0">RTL_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g2cb0129eb6b1ab2aec5dabd228cc658c">RTL_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g8a91740a6d50dd9e2db797f7399e856b">RTL_SIGNAL</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_irq_reg.html#gba23f9724a8fd9692ac0771ee081a65f">sig_INTERRUPT5</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal handler of <a class="el" href="group__xg_ethernut_cfg.html#g6e02ef731910a46c24e5f29e6b5f7120">RTL_SIGNAL_BIT</a>.  <a href="#g8a91740a6d50dd9e2db797f7399e856b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g6e02ef731910a46c24e5f29e6b5f7120">RTL_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal bit for Ethernut 1.x Ethernet controller.  <a href="#g6e02ef731910a46c24e5f29e6b5f7120"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g0b7ce5aa55108465c569d0c2b78cbed6">NIC_BASE</a>&nbsp;&nbsp;&nbsp;0xC000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernut 2.x Ethernet controller base address.  <a href="#g0b7ce5aa55108465c569d0c2b78cbed6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g5b2cb5ee28c881d3128b01f896b83ea0">LAN_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g78b702cb33e3de68d8693f49a6d06ac1">LAN_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g97a5a874c9fd3f81862c9fb468310ea7">LAN_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g04e24513c37fcb7ea61816052e8e4e27">LAN_SIGNAL</a>&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_irq_reg.html#gba23f9724a8fd9692ac0771ee081a65f">sig_INTERRUPT5</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal handler of <a class="el" href="group__xg_ethernut_cfg.html#g342437e957d0ddf28919d4a47383ab92">LAN_SIGNAL_BIT</a>.  <a href="#g04e24513c37fcb7ea61816052e8e4e27"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_ethernut_cfg.html#g342437e957d0ddf28919d4a47383ab92">LAN_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt signal bit for Ethernut 2.x Ethernet controller.  <a href="#g342437e957d0ddf28919d4a47383ab92"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Ethernut internal I/O port usage. <hr><h2>Define Documentation</h2>
<a class="anchor" name="gee9bf24fed677a876707e384bf5b6080"></a><!-- doxytag: member="ethernut.h::RTL_RESET_PORT" ref="gee9bf24fed677a876707e384bf5b6080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_RESET_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_ethernut_cfg.html#ga7dad759c0ffc3f22d0ac273f82e86e4">RTL_RESET_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00068">68</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gfc744fe40963359f28049051cc4d2438"></a><!-- doxytag: member="ethernut.h::RTL_RESET_DDR" ref="gfc744fe40963359f28049051cc4d2438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_RESET_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_ethernut_cfg.html#ga7dad759c0ffc3f22d0ac273f82e86e4">RTL_RESET_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00071">71</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga7dad759c0ffc3f22d0ac273f82e86e4"></a><!-- doxytag: member="ethernut.h::RTL_RESET_BIT" ref="ga7dad759c0ffc3f22d0ac273f82e86e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_RESET_BIT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RTL8019AS hardware reset input. 
<p>
Only used on version 1.0 and 1.1 boards. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00076">76</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga52647a70eaeac85bc4da39f20cd9767"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_PORT" ref="ga52647a70eaeac85bc4da39f20cd9767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_SIGNAL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_ethernut_cfg.html#g6e02ef731910a46c24e5f29e6b5f7120">RTL_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00079">79</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9afbf4c7bc0fcc9cd93a90bf8db775f0"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_PIN" ref="g9afbf4c7bc0fcc9cd93a90bf8db775f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_SIGNAL_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port input register of <a class="el" href="group__xg_ethernut_cfg.html#g6e02ef731910a46c24e5f29e6b5f7120">RTL_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00082">82</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2cb0129eb6b1ab2aec5dabd228cc658c"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_DDR" ref="g2cb0129eb6b1ab2aec5dabd228cc658c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_SIGNAL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_ethernut_cfg.html#g6e02ef731910a46c24e5f29e6b5f7120">RTL_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00085">85</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8a91740a6d50dd9e2db797f7399e856b"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL" ref="g8a91740a6d50dd9e2db797f7399e856b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_SIGNAL&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_irq_reg.html#gba23f9724a8fd9692ac0771ee081a65f">sig_INTERRUPT5</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt signal handler of <a class="el" href="group__xg_ethernut_cfg.html#g6e02ef731910a46c24e5f29e6b5f7120">RTL_SIGNAL_BIT</a>. 
<p>

<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00088">88</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

<p>Referenced by <a class="el" href="nicrtl_8c-source.html#l01376">NicInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6e02ef731910a46c24e5f29e6b5f7120"></a><!-- doxytag: member="ethernut.h::RTL_SIGNAL_BIT" ref="g6e02ef731910a46c24e5f29e6b5f7120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTL_SIGNAL_BIT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt signal bit for Ethernut 1.x Ethernet controller. 
<p>

<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00093">93</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0b7ce5aa55108465c569d0c2b78cbed6"></a><!-- doxytag: member="ethernut.h::NIC_BASE" ref="g0b7ce5aa55108465c569d0c2b78cbed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NIC_BASE&nbsp;&nbsp;&nbsp;0xC000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Ethernut 2.x Ethernet controller base address. 
<p>

<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00099">99</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5b2cb5ee28c881d3128b01f896b83ea0"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_PORT" ref="g5b2cb5ee28c881d3128b01f896b83ea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN_SIGNAL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_ethernut_cfg.html#g342437e957d0ddf28919d4a47383ab92">LAN_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00102">102</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g78b702cb33e3de68d8693f49a6d06ac1"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_PIN" ref="g78b702cb33e3de68d8693f49a6d06ac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN_SIGNAL_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port input register of <a class="el" href="group__xg_ethernut_cfg.html#g342437e957d0ddf28919d4a47383ab92">LAN_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00105">105</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g97a5a874c9fd3f81862c9fb468310ea7"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_DDR" ref="g97a5a874c9fd3f81862c9fb468310ea7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN_SIGNAL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_ethernut_cfg.html#g342437e957d0ddf28919d4a47383ab92">LAN_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00108">108</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g04e24513c37fcb7ea61816052e8e4e27"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL" ref="g04e24513c37fcb7ea61816052e8e4e27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN_SIGNAL&nbsp;&nbsp;&nbsp;<a class="el" href="group__xg_irq_reg.html#gba23f9724a8fd9692ac0771ee081a65f">sig_INTERRUPT5</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt signal handler of <a class="el" href="group__xg_ethernut_cfg.html#g342437e957d0ddf28919d4a47383ab92">LAN_SIGNAL_BIT</a>. 
<p>

<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00111">111</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g342437e957d0ddf28919d4a47383ab92"></a><!-- doxytag: member="ethernut.h::LAN_SIGNAL_BIT" ref="g342437e957d0ddf28919d4a47383ab92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LAN_SIGNAL_BIT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt signal bit for Ethernut 2.x Ethernet controller. 
<p>

<p>Definition at line <a class="el" href="ethernut_8h-source.html#l00116">116</a> of file <a class="el" href="ethernut_8h-source.html">ethernut.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
