-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lo_lut_i_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lo_lut_i_ce0 : OUT STD_LOGIC;
    lo_lut_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lo_lut_q_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    lo_lut_q_ce0 : OUT STD_LOGIC;
    lo_lut_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    g_rx_samples_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_q_ce0 : OUT STD_LOGIC;
    g_rx_samples_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    g_rx_samples_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_rx_samples_i_ce0 : OUT STD_LOGIC;
    g_rx_samples_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    g_baseband_data_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_baseband_data_i_ce0 : OUT STD_LOGIC;
    g_baseband_data_i_we0 : OUT STD_LOGIC;
    g_baseband_data_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    g_baseband_data_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g_baseband_data_q_ce0 : OUT STD_LOGIC;
    g_baseband_data_q_we0 : OUT STD_LOGIC;
    g_baseband_data_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_ce : OUT STD_LOGIC;
    grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_ce : OUT STD_LOGIC;
    grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_806_p_ce : OUT STD_LOGIC;
    grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_826_p_ce : OUT STD_LOGIC;
    grp_fu_834_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_834_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_834_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_834_p_ce : OUT STD_LOGIC;
    grp_fu_838_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_838_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_838_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_838_p_ce : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_2004 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000100";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln123_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_5_cast10_fu_168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_cast10_reg_199_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_63_fu_174_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_63_reg_215 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_q_reg_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_i_reg_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i1_reg_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul4_i_reg_259 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul8_i_reg_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul11_i_reg_269 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_i_reg_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i1_reg_279 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln124_fu_183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_5_fu_38 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln123_fu_162_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_5_fu_38_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln123_fu_156_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_5_fu_38 <= add_ln123_fu_162_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_5_fu_38 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_i_reg_236 <= g_rx_samples_i_q0;
                a_q_reg_230 <= g_rx_samples_q_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    i_5_cast10_reg_199_pp0_iter1_reg(13 downto 0) <= i_5_cast10_reg_199(13 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_i1_reg_279 <= grp_fu_818_p_dout0;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    i_5_cast10_reg_199_pp0_iter10_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter9_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter2_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter1_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter3_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter2_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter4_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter3_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter5_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter4_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter6_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter5_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter7_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter6_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter8_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter7_reg(13 downto 0);
                    i_5_cast10_reg_199_pp0_iter9_reg(13 downto 0) <= i_5_cast10_reg_199_pp0_iter8_reg(13 downto 0);
                mul11_i_reg_269 <= grp_fu_838_p_dout0;
                mul4_i_reg_259 <= grp_fu_826_p_dout0;
                mul8_i_reg_264 <= grp_fu_834_p_dout0;
                mul_i1_reg_254 <= grp_fu_806_p_dout0;
                sub_i_reg_274 <= grp_fu_814_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln123_fu_156_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_63_reg_215 <= empty_63_fu_174_p1;
                    i_5_cast10_reg_199(13 downto 0) <= i_5_cast10_fu_168_p1(13 downto 0);
            end if;
        end if;
    end process;
    i_5_cast10_reg_199(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter1_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter2_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter3_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter4_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter5_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter6_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter7_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter8_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter9_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";
    i_5_cast10_reg_199_pp0_iter10_reg(63 downto 14) <= "00000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln123_fu_162_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv14_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln123_fu_156_p2)
    begin
        if (((icmp_ln123_fu_156_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_5_fu_38, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv14_0;
        else 
            ap_sig_allocacmp_i <= i_5_fu_38;
        end if; 
    end process;

    empty_63_fu_174_p1 <= ap_sig_allocacmp_i(3 - 1 downto 0);
    g_baseband_data_i_address0 <= i_5_cast10_reg_199_pp0_iter10_reg(14 - 1 downto 0);

    g_baseband_data_i_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            g_baseband_data_i_ce0 <= ap_const_logic_1;
        else 
            g_baseband_data_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_i_d0 <= sub_i_reg_274;

    g_baseband_data_i_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            g_baseband_data_i_we0 <= ap_const_logic_1;
        else 
            g_baseband_data_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_q_address0 <= i_5_cast10_reg_199_pp0_iter10_reg(14 - 1 downto 0);

    g_baseband_data_q_ce0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            g_baseband_data_q_ce0 <= ap_const_logic_1;
        else 
            g_baseband_data_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_baseband_data_q_d0 <= add_i1_reg_279;

    g_baseband_data_q_we0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            g_baseband_data_q_we0 <= ap_const_logic_1;
        else 
            g_baseband_data_q_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_i_address0 <= i_5_cast10_fu_168_p1(14 - 1 downto 0);

    g_rx_samples_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_i_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g_rx_samples_q_address0 <= i_5_cast10_fu_168_p1(14 - 1 downto 0);

    g_rx_samples_q_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g_rx_samples_q_ce0 <= ap_const_logic_1;
        else 
            g_rx_samples_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_806_p_ce <= ap_const_logic_1;
    grp_fu_806_p_din0 <= a_i_reg_236;
    grp_fu_806_p_din1 <= lo_lut_i_q0;
    grp_fu_814_p_ce <= ap_const_logic_1;
    grp_fu_814_p_din0 <= mul_i1_reg_254;
    grp_fu_814_p_din1 <= mul4_i_reg_259;
    grp_fu_814_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_818_p_ce <= ap_const_logic_1;
    grp_fu_818_p_din0 <= mul8_i_reg_264;
    grp_fu_818_p_din1 <= mul11_i_reg_269;
    grp_fu_818_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_826_p_ce <= ap_const_logic_1;
    grp_fu_826_p_din0 <= a_q_reg_230;
    grp_fu_826_p_din1 <= lo_lut_q_q0;
    grp_fu_834_p_ce <= ap_const_logic_1;
    grp_fu_834_p_din0 <= a_i_reg_236;
    grp_fu_834_p_din1 <= lo_lut_q_q0;
    grp_fu_838_p_ce <= ap_const_logic_1;
    grp_fu_838_p_din0 <= a_q_reg_230;
    grp_fu_838_p_din1 <= lo_lut_i_q0;
    i_5_cast10_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
    icmp_ln123_fu_156_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv14_2004) else "0";
    lo_lut_i_address0 <= zext_ln124_fu_183_p1(3 - 1 downto 0);

    lo_lut_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lo_lut_i_ce0 <= ap_const_logic_1;
        else 
            lo_lut_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    lo_lut_q_address0 <= zext_ln124_fu_183_p1(3 - 1 downto 0);

    lo_lut_q_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lo_lut_q_ce0 <= ap_const_logic_1;
        else 
            lo_lut_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln124_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_63_reg_215),64));
end behav;
