#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11d7050a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11d704410 .scope module, "bitwise_ops" "bitwise_ops" 3 1;
 .timescale 0 0;
v0x600002330000_0 .var "a", 7 0;
v0x600002330090_0 .var "b", 7 0;
v0x600002330120_0 .var "result", 7 0;
    .scope S_0x11d704410;
T_0 ;
    %pushi/vec4 173, 0, 8;
    %store/vec4 v0x600002330000_0, 0, 8;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0x600002330090_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0x11d704410;
T_1 ;
    %vpi_call/w 3 7 "$display", "a = %b (0x%h)", v0x600002330000_0, v0x600002330000_0 {0 0 0};
    %vpi_call/w 3 8 "$display", "b = %b (0x%h)", v0x600002330090_0, v0x600002330090_0 {0 0 0};
    %vpi_call/w 3 9 "$display", "----------------------------" {0 0 0};
    %load/vec4 v0x600002330000_0;
    %load/vec4 v0x600002330090_0;
    %and;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 13 "$display", "AND:  a & b  = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %load/vec4 v0x600002330090_0;
    %or;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 17 "$display", "OR:   a | b  = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %load/vec4 v0x600002330090_0;
    %xor;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 21 "$display", "XOR:  a ^ b  = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %inv;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 25 "$display", "NOT:  ~a     = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 29 "$display", "LSL:  a << 2 = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 33 "$display", "ASL:  a <<< 2 = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 37 "$display", "LSR:  a >> 2 = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 41 "$display", "ASR:  a >>> 2 = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x600002330000_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 45 "$display", "ROL:  {a[5:0], a[7:6]} = %b", v0x600002330120_0 {0 0 0};
    %load/vec4 v0x600002330000_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002330000_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002330120_0, 0, 8;
    %vpi_call/w 3 49 "$display", "ROR:  {a[1:0], a[7:2]} = %b", v0x600002330120_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "bitwise_ops.v";
