<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>neural_network</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.120</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8946</Best-caseLatency>
            <Average-caseLatency>8946</Average-caseLatency>
            <Worst-caseLatency>8946</Worst-caseLatency>
            <Best-caseRealTimeLatency>89.460 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>89.460 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>89.460 us</Worst-caseRealTimeLatency>
            <Interval-min>8947</Interval-min>
            <Interval-max>8947</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_60_1>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>6512</Latency>
                <AbsoluteTimeLatency>65120</AbsoluteTimeLatency>
                <IterationLatency>407</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_60_1>
            <VITIS_LOOP_82_6>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <Latency>2096</Latency>
                <AbsoluteTimeLatency>20960</AbsoluteTimeLatency>
                <IterationLatency>131</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_82_6>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>51</DSP>
            <FF>7881</FF>
            <LUT>8644</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CONTROL_AWVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_AWREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_AWADDR</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WDATA</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WSTRB</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARADDR</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RDATA</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RRESP</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BRESP</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWADDR</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WDATA</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WSTRB</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARADDR</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RDATA</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RRESP</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BRESP</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWADDR</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WDATA</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WSTRB</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARADDR</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RDATA</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RRESP</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BRESP</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>neural_network</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_790</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <BindInstances>add_ln62_2_fu_867_p2 add_ln62_fu_879_p2 ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1 ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1 ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1 add_ln63_fu_911_p2 layer1_weights_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_840</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_70_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>840</ID>
                    <BindInstances>add_ln70_1_fu_1327_p2 add_ln70_fu_2197_p2 mul_15s_16s_24_1_1_U48 mac_muladd_15s_16s_24ns_24_4_1_U49 mac_muladd_15s_16s_24ns_24_4_1_U49 mac_muladd_15s_16s_24ns_24_4_1_U50 mac_muladd_15s_16s_24ns_24_4_1_U50 mac_muladd_15s_16s_24ns_24_4_1_U51 mac_muladd_15s_16s_24ns_24_4_1_U51 mac_muladd_15s_16s_24ns_24_4_1_U52 mac_muladd_15s_16s_24ns_24_4_1_U52 mac_muladd_15s_16s_24ns_24_4_1_U53 mac_muladd_15s_16s_24ns_24_4_1_U53 mac_muladd_15s_16s_24ns_24_4_1_U54 mac_muladd_15s_16s_24ns_24_4_1_U54 mac_muladd_15s_16s_24ns_24_4_1_U55 mac_muladd_15s_16s_24ns_24_4_1_U55 mac_muladd_15s_16s_24ns_24_4_1_U56 mac_muladd_15s_16s_24ns_24_4_1_U56 mac_muladd_15s_16s_24ns_24_4_1_U57 mac_muladd_15s_16s_24ns_24_4_1_U57 mac_muladd_15s_16s_24ns_24_4_1_U58 mac_muladd_15s_16s_24ns_24_4_1_U58 mac_muladd_15s_16s_24ns_24_4_1_U59 mac_muladd_15s_16s_24ns_24_4_1_U59 mac_muladd_15s_16s_24ns_24_4_1_U60 mac_muladd_15s_16s_24ns_24_4_1_U60 mac_muladd_15s_16s_24ns_24_4_1_U61 mac_muladd_15s_16s_24ns_24_4_1_U61 mac_muladd_15s_16s_24ns_24_4_1_U62 mac_muladd_15s_16s_24ns_24_4_1_U62 mac_muladd_15s_16s_24ns_24_4_1_U63 mac_muladd_15s_16s_24ns_24_4_1_U63 mac_muladd_15s_16s_24ns_24_4_1_U64 mac_muladd_15s_16s_24ns_24_4_1_U64 mac_muladd_15s_16s_24ns_24_4_1_U65 mac_muladd_15s_16s_24ns_24_4_1_U65 mac_muladd_15s_16s_24ns_24_4_1_U66 mac_muladd_15s_16s_24ns_24_4_1_U66 mac_muladd_15s_16s_24ns_24_4_1_U67 mac_muladd_15s_16s_24ns_24_4_1_U67 mac_muladd_15s_16s_24ns_24_4_1_U68 mac_muladd_15s_16s_24ns_24_4_1_U68 mac_muladd_15s_16s_24ns_24_4_1_U69 mac_muladd_15s_16s_24ns_24_4_1_U69 mac_muladd_15s_16s_24ns_24_4_1_U70 mac_muladd_15s_16s_24ns_24_4_1_U70 mac_muladd_15s_16s_24ns_24_4_1_U71 mac_muladd_15s_16s_24ns_24_4_1_U71 mac_muladd_15s_16s_24ns_24_4_1_U72 mac_muladd_15s_16s_24ns_24_4_1_U72 mac_muladd_15s_16s_24ns_24_4_1_U73 mac_muladd_15s_16s_24ns_24_4_1_U73 mac_muladd_15s_16s_24ns_24_4_1_U74 mac_muladd_15s_16s_24ns_24_4_1_U74 mac_muladd_15s_16s_24ns_24_4_1_U75 mac_muladd_15s_16s_24ns_24_4_1_U75 mac_muladd_15s_16s_24ns_24_4_1_U76 mac_muladd_15s_16s_24ns_24_4_1_U76 mac_muladd_15s_16s_24ns_24_4_1_U77 mac_muladd_15s_16s_24ns_24_4_1_U77 mac_muladd_15s_16s_24ns_24_4_1_U78 mac_muladd_15s_16s_24ns_24_4_1_U78 mac_muladd_15s_16s_24ns_24_4_1_U79 mac_muladd_15s_16s_24ns_24_4_1_U79 mac_muladd_15s_16s_24ns_24_4_1_U80 mac_muladd_15s_16s_24ns_24_4_1_U80 mac_muladd_15s_16s_24ns_24_4_1_U81 mac_muladd_15s_16s_24ns_24_4_1_U81 mac_muladd_15s_16s_24ns_24_4_1_U82 mac_muladd_15s_16s_24ns_24_4_1_U82 mac_muladd_15s_16s_24ns_24_4_1_U83 mac_muladd_15s_16s_24ns_24_4_1_U83 mac_muladd_15s_16s_24ns_24_4_1_U84 mac_muladd_15s_16s_24ns_24_4_1_U84 mac_muladd_15s_16s_24ns_24_4_1_U85 mac_muladd_15s_16s_24ns_24_4_1_U85 mac_muladd_15s_16s_24ns_24_4_1_U86 mac_muladd_15s_16s_24ns_24_4_1_U86 mac_muladd_15s_16s_24ns_24_4_1_U87 mac_muladd_15s_16s_24ns_24_4_1_U87 mac_muladd_15s_16s_24ns_24_4_1_U88 mac_muladd_15s_16s_24ns_24_4_1_U88 mac_muladd_15s_16s_24ns_24_4_1_U89 mac_muladd_15s_16s_24ns_24_4_1_U89 mac_muladd_15s_16s_24ns_24_4_1_U90 mac_muladd_15s_16s_24ns_24_4_1_U90 sum_2_fu_2260_p2 add_ln72_fu_2266_p2 layer1_bias_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_937</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>937</ID>
                    <BindInstances>add_ln84_1_fu_173_p2 add_ln84_fu_185_p2 add_ln85_1_fu_253_p2 layer2_weights_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_948</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_21_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>948</ID>
                    <BindInstances>add_ln21_fu_187_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_963</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_92_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>963</ID>
                    <BindInstances>add_ln92_fu_251_p2 mac_muladd_13s_15ns_24ns_24_4_1_U192 mac_muladd_13s_15ns_24ns_24_4_1_U192 mac_muladd_13s_15ns_24ns_24_4_1_U193 mac_muladd_13s_15ns_24ns_24_4_1_U193 mac_muladd_13s_15ns_24ns_24_4_1_U194 mac_muladd_13s_15ns_24ns_24_4_1_U194 mac_muladd_13s_15ns_24ns_24_4_1_U195 mac_muladd_13s_15ns_24ns_24_4_1_U195 layer2_bias_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_990</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_26_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>990</ID>
                    <BindInstances>add_ln26_fu_399_p2 x_fu_435_p2 mul_25ns_18ns_43_1_1_U234 add_ln249_fu_695_p2 exp_x_msb_2_lsb_m_1_fu_705_p2 mul_25ns_25ns_50_1_1_U232 y_l_fu_741_p2 sum_fu_823_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_1032</InstName>
                    <ModuleName>neural_network_Pipeline_VITIS_LOOP_32_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1032</ID>
                    <BindInstances>add_ln32_fu_242_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer1_output_U layer1_output_1_U layer1_output_2_U layer1_output_3_U layer1_weight_tile_U layer1_weight_tile_1_U layer1_weight_tile_2_U layer1_weight_tile_3_U layer1_weight_tile_4_U layer1_weight_tile_5_U layer1_weight_tile_6_U layer1_weight_tile_7_U layer1_weight_tile_8_U layer1_weight_tile_9_U layer1_weight_tile_10_U layer1_weight_tile_11_U layer1_weight_tile_12_U layer1_weight_tile_13_U layer1_weight_tile_14_U layer1_weight_tile_15_U layer1_weight_tile_16_U layer1_weight_tile_17_U layer1_weight_tile_18_U layer1_weight_tile_19_U layer1_weight_tile_20_U layer1_weight_tile_21_U layer1_weight_tile_22_U layer1_weight_tile_23_U layer1_weight_tile_24_U layer1_weight_tile_25_U layer1_weight_tile_26_U layer1_weight_tile_27_U layer1_weight_tile_28_U layer1_weight_tile_29_U layer1_weight_tile_30_U layer1_weight_tile_31_U layer1_weight_tile_32_U layer1_weight_tile_33_U layer1_weight_tile_34_U layer1_weight_tile_35_U layer1_weight_tile_36_U layer1_weight_tile_37_U layer1_weight_tile_38_U layer1_weight_tile_39_U layer1_weight_tile_40_U layer1_weight_tile_41_U layer1_weight_tile_42_U layer2_weight_tile_U layer2_weight_tile_1_U layer2_weight_tile_2_U layer2_weight_tile_3_U add_ln60_fu_1078_p2 add_ln82_fu_1116_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3</Name>
            <Loops>
                <VITIS_LOOP_62_2_VITIS_LOOP_63_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>349</Best-caseLatency>
                    <Average-caseLatency>349</Average-caseLatency>
                    <Worst-caseLatency>349</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>349</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_2_VITIS_LOOP_63_3>
                        <Name>VITIS_LOOP_62_2_VITIS_LOOP_63_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>172</TripCount>
                        <Latency>347</Latency>
                        <AbsoluteTimeLatency>3.470 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_2_VITIS_LOOP_63_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>301</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>359</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2_VITIS_LOOP_63_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_867_p2" SOURCE="nn.cpp:62" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2_VITIS_LOOP_63_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_879_p2" SOURCE="nn.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_62_2_VITIS_LOOP_63_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1" SOURCE="nn.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_62_2_VITIS_LOOP_63_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1" SOURCE="nn.cpp:65" URAM="0" VARIABLE="mul_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_62_2_VITIS_LOOP_63_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1" SOURCE="nn.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2_VITIS_LOOP_63_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_911_p2" SOURCE="nn.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_weights_U" SOURCE="" URAM="0" VARIABLE="layer1_weights"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_70_4</Name>
            <Loops>
                <VITIS_LOOP_70_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.444</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>54</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_70_4>
                        <Name>VITIS_LOOP_70_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>52</Latency>
                        <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_70_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>43</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>47</UTIL_DSP>
                    <FF>1726</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>533</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_1327_p2" SOURCE="nn.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_2197_p2" SOURCE="nn.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_16s_24_1_1_U48" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U49" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U49" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U50" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U50" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U51" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U51" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U52" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U52" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U53" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U53" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U54" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U54" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U55" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U55" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U56" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U56" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U57" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U57" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U58" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U58" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U59" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U59" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U60" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U60" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U61" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U61" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U62" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U62" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U63" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U63" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U64" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U64" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U65" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U65" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U66" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U66" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U67" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U67" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U68" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U68" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U69" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U69" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U70" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U70" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U71" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U71" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U72" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U72" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U73" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U73" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U74" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U74" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U75" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U75" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U76" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U76" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U77" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U77" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U78" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U78" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U79" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U79" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U80" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U80" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U81" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U81" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U82" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U82" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U83" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U83" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U84" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U84" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U85" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U85" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U86" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U86" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U87" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U87" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U88" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U88" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U89" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U89" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U90" SOURCE="nn.cpp:74" URAM="0" VARIABLE="mul_ln74_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15s_16s_24ns_24_4_1_U90" SOURCE="nn.cpp:74" URAM="0" VARIABLE="add_ln74_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="sum_2_fu_2260_p2" SOURCE="nn.cpp:76" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_70_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_2266_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer1_bias_U" SOURCE="" URAM="0" VARIABLE="layer1_bias"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8</Name>
            <Loops>
                <VITIS_LOOP_84_7_VITIS_LOOP_85_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.025</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_7_VITIS_LOOP_85_8>
                        <Name>VITIS_LOOP_84_7_VITIS_LOOP_85_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>40</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_7_VITIS_LOOP_85_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>166</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>340</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_7_VITIS_LOOP_85_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_173_p2" SOURCE="nn.cpp:84" URAM="0" VARIABLE="add_ln84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_7_VITIS_LOOP_85_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_185_p2" SOURCE="nn.cpp:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_7_VITIS_LOOP_85_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_253_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_weights_U" SOURCE="" URAM="0" VARIABLE="layer2_weights"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_92_9</Name>
            <Loops>
                <VITIS_LOOP_92_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_9>
                        <Name>VITIS_LOOP_92_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>43</Latency>
                        <AbsoluteTimeLatency>0.430 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_92_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>286</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>667</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_251_p2" SOURCE="nn.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U192" SOURCE="nn.cpp:96" URAM="0" VARIABLE="mul_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U192" SOURCE="nn.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U193" SOURCE="nn.cpp:96" URAM="0" VARIABLE="mul_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U193" SOURCE="nn.cpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U194" SOURCE="nn.cpp:96" URAM="0" VARIABLE="mul_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U194" SOURCE="nn.cpp:96" URAM="0" VARIABLE="add_ln96_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U195" SOURCE="nn.cpp:96" URAM="0" VARIABLE="mul_ln96_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_92_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_15ns_24ns_24_4_1_U195" SOURCE="nn.cpp:96" URAM="0" VARIABLE="add_ln96_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="layer2_bias_U" SOURCE="" URAM="0" VARIABLE="layer2_bias"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_21_1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.918</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_187_p2" SOURCE="nn.cpp:21" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_26_2</Name>
            <Loops>
                <VITIS_LOOP_26_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.120</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_2>
                        <Name>VITIS_LOOP_26_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>15</Latency>
                        <AbsoluteTimeLatency>0.150 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_26_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>638</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>647</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_399_p2" SOURCE="nn.cpp:26" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="sub" PRAGMA="" RTLNAME="x_fu_435_p2" SOURCE="nn.cpp:28" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_18ns_43_1_1_U234" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247" URAM="0" VARIABLE="f_x_msb_2_lsb"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_695_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_2_lsb_m_1_fu_705_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249" URAM="0" VARIABLE="exp_x_msb_2_lsb_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_25ns_50_1_1_U232" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262" URAM="0" VARIABLE="y_lo"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="y_l_fu_741_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264" URAM="0" VARIABLE="y_l"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_823_p2" SOURCE="nn.cpp:29" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_lsb_table_U" SOURCE="" URAM="0" VARIABLE="f_x_lsb_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_2_m_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_2_m_1_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_1_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network_Pipeline_VITIS_LOOP_32_3</Name>
            <Loops>
                <VITIS_LOOP_32_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.391</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>303</Best-caseLatency>
                    <Average-caseLatency>303</Average-caseLatency>
                    <Worst-caseLatency>303</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>303</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_3>
                        <Name>VITIS_LOOP_32_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>301</Latency>
                        <AbsoluteTimeLatency>3.010 us</AbsoluteTimeLatency>
                        <PipelineII>30</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_32_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1591</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>1574</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_242_p2" SOURCE="nn.cpp:32" URAM="0" VARIABLE="add_ln32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network</Name>
            <Loops>
                <VITIS_LOOP_60_1/>
                <VITIS_LOOP_82_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.120</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8946</Best-caseLatency>
                    <Average-caseLatency>8946</Average-caseLatency>
                    <Worst-caseLatency>8946</Worst-caseLatency>
                    <Best-caseRealTimeLatency>89.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>89.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>89.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8947</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1>
                        <Name>VITIS_LOOP_60_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>6512</Latency>
                        <AbsoluteTimeLatency>65.120 us</AbsoluteTimeLatency>
                        <IterationLatency>407</IterationLatency>
                        <PipelineDepth>407</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_790</Instance>
                            <Instance>grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_840</Instance>
                        </InstanceList>
                    </VITIS_LOOP_60_1>
                    <VITIS_LOOP_82_6>
                        <Name>VITIS_LOOP_82_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>2096</Latency>
                        <AbsoluteTimeLatency>20.960 us</AbsoluteTimeLatency>
                        <IterationLatency>131</IterationLatency>
                        <PipelineDepth>131</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_937</Instance>
                            <Instance>grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_963</Instance>
                        </InstanceList>
                    </VITIS_LOOP_82_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>51</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>56</UTIL_DSP>
                    <FF>7881</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>8644</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>41</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_output_U" SOURCE="nn.cpp:44" URAM="0" VARIABLE="layer1_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_output_1_U" SOURCE="nn.cpp:44" URAM="0" VARIABLE="layer1_output_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_output_2_U" SOURCE="nn.cpp:44" URAM="0" VARIABLE="layer1_output_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_output_3_U" SOURCE="nn.cpp:44" URAM="0" VARIABLE="layer1_output_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_1_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_2_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_3_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_4_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_5_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_6_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_7_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_8_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_9_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_10_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_11_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_12_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_13_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_14_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_15_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_16_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_17_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_18_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_19_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_20_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_21_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_22_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_23_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_24_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_25_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_26_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_27_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_28_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_29_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_30_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_31_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_32_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_33_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_34_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_35_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_36_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_37_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_38_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_39_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_40_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_41_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_weight_tile_42_U" SOURCE="nn.cpp:53" URAM="0" VARIABLE="layer1_weight_tile_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer2_weight_tile_U" SOURCE="nn.cpp:54" URAM="0" VARIABLE="layer2_weight_tile"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer2_weight_tile_1_U" SOURCE="nn.cpp:54" URAM="0" VARIABLE="layer2_weight_tile_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer2_weight_tile_2_U" SOURCE="nn.cpp:54" URAM="0" VARIABLE="layer2_weight_tile_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer2_weight_tile_3_U" SOURCE="nn.cpp:54" URAM="0" VARIABLE="layer2_weight_tile_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_1078_p2" SOURCE="nn.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_1116_p2" SOURCE="nn.cpp:82" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="inout" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CONTROL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_CONTROL_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_CONTROL_ARADDR</port>
                <port>s_axi_CONTROL_ARREADY</port>
                <port>s_axi_CONTROL_ARVALID</port>
                <port>s_axi_CONTROL_AWADDR</port>
                <port>s_axi_CONTROL_AWREADY</port>
                <port>s_axi_CONTROL_AWVALID</port>
                <port>s_axi_CONTROL_BREADY</port>
                <port>s_axi_CONTROL_BRESP</port>
                <port>s_axi_CONTROL_BVALID</port>
                <port>s_axi_CONTROL_RDATA</port>
                <port>s_axi_CONTROL_RREADY</port>
                <port>s_axi_CONTROL_RRESP</port>
                <port>s_axi_CONTROL_RVALID</port>
                <port>s_axi_CONTROL_WDATA</port>
                <port>s_axi_CONTROL_WREADY</port>
                <port>s_axi_CONTROL_WSTRB</port>
                <port>s_axi_CONTROL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_INPUT" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_INPUT_" paramPrefix="C_S_AXI_INPUT_">
            <ports>
                <port>s_axi_INPUT_ARADDR</port>
                <port>s_axi_INPUT_ARREADY</port>
                <port>s_axi_INPUT_ARVALID</port>
                <port>s_axi_INPUT_AWADDR</port>
                <port>s_axi_INPUT_AWREADY</port>
                <port>s_axi_INPUT_AWVALID</port>
                <port>s_axi_INPUT_BREADY</port>
                <port>s_axi_INPUT_BRESP</port>
                <port>s_axi_INPUT_BVALID</port>
                <port>s_axi_INPUT_RDATA</port>
                <port>s_axi_INPUT_RREADY</port>
                <port>s_axi_INPUT_RRESP</port>
                <port>s_axi_INPUT_RVALID</port>
                <port>s_axi_INPUT_WDATA</port>
                <port>s_axi_INPUT_WREADY</port>
                <port>s_axi_INPUT_WSTRB</port>
                <port>s_axi_INPUT_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="input_0" access="W" description="Data signal of input_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_0" access="W" description="Bit 15 to 0 of input_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="input_1" access="W" description="Data signal of input_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_1" access="W" description="Bit 15 to 0 of input_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="input_2" access="W" description="Data signal of input_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_2" access="W" description="Bit 15 to 0 of input_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="input_3" access="W" description="Data signal of input_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_3" access="W" description="Bit 15 to 0 of input_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="input_4" access="W" description="Data signal of input_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_4" access="W" description="Bit 15 to 0 of input_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="input_5" access="W" description="Data signal of input_5" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_5" access="W" description="Bit 15 to 0 of input_5"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="input_6" access="W" description="Data signal of input_6" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_6" access="W" description="Bit 15 to 0 of input_6"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="input_7" access="W" description="Data signal of input_7" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_7" access="W" description="Bit 15 to 0 of input_7"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="input_8" access="W" description="Data signal of input_8" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_8" access="W" description="Bit 15 to 0 of input_8"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="input_9" access="W" description="Data signal of input_9" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_9" access="W" description="Bit 15 to 0 of input_9"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="input_10" access="W" description="Data signal of input_10" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_10" access="W" description="Bit 15 to 0 of input_10"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="input_11" access="W" description="Data signal of input_11" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_11" access="W" description="Bit 15 to 0 of input_11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="input_12" access="W" description="Data signal of input_12" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_12" access="W" description="Bit 15 to 0 of input_12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="input_13" access="W" description="Data signal of input_13" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_13" access="W" description="Bit 15 to 0 of input_13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="input_14" access="W" description="Data signal of input_14" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_14" access="W" description="Bit 15 to 0 of input_14"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="input_15" access="W" description="Data signal of input_15" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_15" access="W" description="Bit 15 to 0 of input_15"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="input_16" access="W" description="Data signal of input_16" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_16" access="W" description="Bit 15 to 0 of input_16"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="input_17" access="W" description="Data signal of input_17" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_17" access="W" description="Bit 15 to 0 of input_17"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="input_18" access="W" description="Data signal of input_18" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_18" access="W" description="Bit 15 to 0 of input_18"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="input_19" access="W" description="Data signal of input_19" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_19" access="W" description="Bit 15 to 0 of input_19"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="input_20" access="W" description="Data signal of input_20" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_20" access="W" description="Bit 15 to 0 of input_20"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="input_21" access="W" description="Data signal of input_21" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_21" access="W" description="Bit 15 to 0 of input_21"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="input_22" access="W" description="Data signal of input_22" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_22" access="W" description="Bit 15 to 0 of input_22"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="input_23" access="W" description="Data signal of input_23" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_23" access="W" description="Bit 15 to 0 of input_23"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="input_24" access="W" description="Data signal of input_24" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_24" access="W" description="Bit 15 to 0 of input_24"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="input_25" access="W" description="Data signal of input_25" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_25" access="W" description="Bit 15 to 0 of input_25"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe0" name="input_26" access="W" description="Data signal of input_26" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_26" access="W" description="Bit 15 to 0 of input_26"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe8" name="input_27" access="W" description="Data signal of input_27" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_27" access="W" description="Bit 15 to 0 of input_27"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf0" name="input_28" access="W" description="Data signal of input_28" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_28" access="W" description="Bit 15 to 0 of input_28"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf8" name="input_29" access="W" description="Data signal of input_29" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_29" access="W" description="Bit 15 to 0 of input_29"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x100" name="input_30" access="W" description="Data signal of input_30" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_30" access="W" description="Bit 15 to 0 of input_30"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x108" name="input_31" access="W" description="Data signal of input_31" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_31" access="W" description="Bit 15 to 0 of input_31"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x110" name="input_32" access="W" description="Data signal of input_32" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_32" access="W" description="Bit 15 to 0 of input_32"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x118" name="input_33" access="W" description="Data signal of input_33" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_33" access="W" description="Bit 15 to 0 of input_33"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x120" name="input_34" access="W" description="Data signal of input_34" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_34" access="W" description="Bit 15 to 0 of input_34"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x128" name="input_35" access="W" description="Data signal of input_35" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_35" access="W" description="Bit 15 to 0 of input_35"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x130" name="input_36" access="W" description="Data signal of input_36" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_36" access="W" description="Bit 15 to 0 of input_36"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x138" name="input_37" access="W" description="Data signal of input_37" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_37" access="W" description="Bit 15 to 0 of input_37"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x140" name="input_38" access="W" description="Data signal of input_38" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_38" access="W" description="Bit 15 to 0 of input_38"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x148" name="input_39" access="W" description="Data signal of input_39" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_39" access="W" description="Bit 15 to 0 of input_39"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x150" name="input_40" access="W" description="Data signal of input_40" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_40" access="W" description="Bit 15 to 0 of input_40"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x158" name="input_41" access="W" description="Data signal of input_41" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_41" access="W" description="Bit 15 to 0 of input_41"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x160" name="input_42" access="W" description="Data signal of input_42" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_42" access="W" description="Bit 15 to 0 of input_42"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="312" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="336" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="344" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_OUTPUT" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_OUTPUT_" paramPrefix="C_S_AXI_OUTPUT_">
            <ports>
                <port>s_axi_OUTPUT_ARADDR</port>
                <port>s_axi_OUTPUT_ARREADY</port>
                <port>s_axi_OUTPUT_ARVALID</port>
                <port>s_axi_OUTPUT_AWADDR</port>
                <port>s_axi_OUTPUT_AWREADY</port>
                <port>s_axi_OUTPUT_AWVALID</port>
                <port>s_axi_OUTPUT_BREADY</port>
                <port>s_axi_OUTPUT_BRESP</port>
                <port>s_axi_OUTPUT_BVALID</port>
                <port>s_axi_OUTPUT_RDATA</port>
                <port>s_axi_OUTPUT_RREADY</port>
                <port>s_axi_OUTPUT_RRESP</port>
                <port>s_axi_OUTPUT_RVALID</port>
                <port>s_axi_OUTPUT_WDATA</port>
                <port>s_axi_OUTPUT_WREADY</port>
                <port>s_axi_OUTPUT_WSTRB</port>
                <port>s_axi_OUTPUT_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="output_0_i" access="W" description="Data signal of output_0_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_0_i" access="W" description="Bit 15 to 0 of output_0_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="output_0_o" access="R" description="Data signal of output_0_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_0_o" access="R" description="Bit 15 to 0 of output_0_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_0_o_ctrl" access="R" description="Control signal of output_0_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_0_o_ap_vld" access="R" description="Control signal output_0_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="output_1_i" access="W" description="Data signal of output_1_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_1_i" access="W" description="Bit 15 to 0 of output_1_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="output_1_o" access="R" description="Data signal of output_1_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_1_o" access="R" description="Bit 15 to 0 of output_1_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x2c" name="output_1_o_ctrl" access="R" description="Control signal of output_1_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_1_o_ap_vld" access="R" description="Control signal output_1_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="output_2_i" access="W" description="Data signal of output_2_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_2_i" access="W" description="Bit 15 to 0 of output_2_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="output_2_o" access="R" description="Data signal of output_2_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_2_o" access="R" description="Bit 15 to 0 of output_2_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x3c" name="output_2_o_ctrl" access="R" description="Control signal of output_2_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_2_o_ap_vld" access="R" description="Control signal output_2_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="output_3_i" access="W" description="Data signal of output_3_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_3_i" access="W" description="Bit 15 to 0 of output_3_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="output_3_o" access="R" description="Data signal of output_3_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_3_o" access="R" description="Bit 15 to 0 of output_3_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x4c" name="output_3_o_ctrl" access="R" description="Control signal of output_3_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_3_o_ap_vld" access="R" description="Control signal output_3_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="output_4_i" access="W" description="Data signal of output_4_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_4_i" access="W" description="Bit 15 to 0 of output_4_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="output_4_o" access="R" description="Data signal of output_4_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_4_o" access="R" description="Bit 15 to 0 of output_4_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x5c" name="output_4_o_ctrl" access="R" description="Control signal of output_4_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_4_o_ap_vld" access="R" description="Control signal output_4_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="output_5_i" access="W" description="Data signal of output_5_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_5_i" access="W" description="Bit 15 to 0 of output_5_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="output_5_o" access="R" description="Data signal of output_5_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_5_o" access="R" description="Bit 15 to 0 of output_5_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x6c" name="output_5_o_ctrl" access="R" description="Control signal of output_5_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_5_o_ap_vld" access="R" description="Control signal output_5_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="output_6_i" access="W" description="Data signal of output_6_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_6_i" access="W" description="Bit 15 to 0 of output_6_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="output_6_o" access="R" description="Data signal of output_6_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_6_o" access="R" description="Bit 15 to 0 of output_6_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x7c" name="output_6_o_ctrl" access="R" description="Control signal of output_6_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_6_o_ap_vld" access="R" description="Control signal output_6_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="output_7_i" access="W" description="Data signal of output_7_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_7_i" access="W" description="Bit 15 to 0 of output_7_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="output_7_o" access="R" description="Data signal of output_7_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_7_o" access="R" description="Bit 15 to 0 of output_7_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x8c" name="output_7_o_ctrl" access="R" description="Control signal of output_7_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_7_o_ap_vld" access="R" description="Control signal output_7_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="output_8_i" access="W" description="Data signal of output_8_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_8_i" access="W" description="Bit 15 to 0 of output_8_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="output_8_o" access="R" description="Data signal of output_8_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_8_o" access="R" description="Bit 15 to 0 of output_8_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x9c" name="output_8_o_ctrl" access="R" description="Control signal of output_8_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_8_o_ap_vld" access="R" description="Control signal output_8_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="output_9_i" access="W" description="Data signal of output_9_i" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_9_i" access="W" description="Bit 15 to 0 of output_9_i"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="output_9_o" access="R" description="Data signal of output_9_o" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_9_o" access="R" description="Bit 15 to 0 of output_9_o"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xac" name="output_9_o_ctrl" access="R" description="Control signal of output_9_o" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_9_o_ap_vld" access="R" description="Control signal output_9_o_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CONTROL:s_axi_INPUT:s_axi_OUTPUT</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CONTROL">32, 4, , </column>
                    <column name="s_axi_INPUT">32, 9, 16, 0</column>
                    <column name="s_axi_OUTPUT">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CONTROL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CONTROL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CONTROL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CONTROL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_INPUT">input_0, 0x10, 32, W, Data signal of input_0, </column>
                    <column name="s_axi_INPUT">input_1, 0x18, 32, W, Data signal of input_1, </column>
                    <column name="s_axi_INPUT">input_2, 0x20, 32, W, Data signal of input_2, </column>
                    <column name="s_axi_INPUT">input_3, 0x28, 32, W, Data signal of input_3, </column>
                    <column name="s_axi_INPUT">input_4, 0x30, 32, W, Data signal of input_4, </column>
                    <column name="s_axi_INPUT">input_5, 0x38, 32, W, Data signal of input_5, </column>
                    <column name="s_axi_INPUT">input_6, 0x40, 32, W, Data signal of input_6, </column>
                    <column name="s_axi_INPUT">input_7, 0x48, 32, W, Data signal of input_7, </column>
                    <column name="s_axi_INPUT">input_8, 0x50, 32, W, Data signal of input_8, </column>
                    <column name="s_axi_INPUT">input_9, 0x58, 32, W, Data signal of input_9, </column>
                    <column name="s_axi_INPUT">input_10, 0x60, 32, W, Data signal of input_10, </column>
                    <column name="s_axi_INPUT">input_11, 0x68, 32, W, Data signal of input_11, </column>
                    <column name="s_axi_INPUT">input_12, 0x70, 32, W, Data signal of input_12, </column>
                    <column name="s_axi_INPUT">input_13, 0x78, 32, W, Data signal of input_13, </column>
                    <column name="s_axi_INPUT">input_14, 0x80, 32, W, Data signal of input_14, </column>
                    <column name="s_axi_INPUT">input_15, 0x88, 32, W, Data signal of input_15, </column>
                    <column name="s_axi_INPUT">input_16, 0x90, 32, W, Data signal of input_16, </column>
                    <column name="s_axi_INPUT">input_17, 0x98, 32, W, Data signal of input_17, </column>
                    <column name="s_axi_INPUT">input_18, 0xa0, 32, W, Data signal of input_18, </column>
                    <column name="s_axi_INPUT">input_19, 0xa8, 32, W, Data signal of input_19, </column>
                    <column name="s_axi_INPUT">input_20, 0xb0, 32, W, Data signal of input_20, </column>
                    <column name="s_axi_INPUT">input_21, 0xb8, 32, W, Data signal of input_21, </column>
                    <column name="s_axi_INPUT">input_22, 0xc0, 32, W, Data signal of input_22, </column>
                    <column name="s_axi_INPUT">input_23, 0xc8, 32, W, Data signal of input_23, </column>
                    <column name="s_axi_INPUT">input_24, 0xd0, 32, W, Data signal of input_24, </column>
                    <column name="s_axi_INPUT">input_25, 0xd8, 32, W, Data signal of input_25, </column>
                    <column name="s_axi_INPUT">input_26, 0xe0, 32, W, Data signal of input_26, </column>
                    <column name="s_axi_INPUT">input_27, 0xe8, 32, W, Data signal of input_27, </column>
                    <column name="s_axi_INPUT">input_28, 0xf0, 32, W, Data signal of input_28, </column>
                    <column name="s_axi_INPUT">input_29, 0xf8, 32, W, Data signal of input_29, </column>
                    <column name="s_axi_INPUT">input_30, 0x100, 32, W, Data signal of input_30, </column>
                    <column name="s_axi_INPUT">input_31, 0x108, 32, W, Data signal of input_31, </column>
                    <column name="s_axi_INPUT">input_32, 0x110, 32, W, Data signal of input_32, </column>
                    <column name="s_axi_INPUT">input_33, 0x118, 32, W, Data signal of input_33, </column>
                    <column name="s_axi_INPUT">input_34, 0x120, 32, W, Data signal of input_34, </column>
                    <column name="s_axi_INPUT">input_35, 0x128, 32, W, Data signal of input_35, </column>
                    <column name="s_axi_INPUT">input_36, 0x130, 32, W, Data signal of input_36, </column>
                    <column name="s_axi_INPUT">input_37, 0x138, 32, W, Data signal of input_37, </column>
                    <column name="s_axi_INPUT">input_38, 0x140, 32, W, Data signal of input_38, </column>
                    <column name="s_axi_INPUT">input_39, 0x148, 32, W, Data signal of input_39, </column>
                    <column name="s_axi_INPUT">input_40, 0x150, 32, W, Data signal of input_40, </column>
                    <column name="s_axi_INPUT">input_41, 0x158, 32, W, Data signal of input_41, </column>
                    <column name="s_axi_INPUT">input_42, 0x160, 32, W, Data signal of input_42, </column>
                    <column name="s_axi_OUTPUT">output_0_i, 0x10, 32, W, Data signal of output_0_i, </column>
                    <column name="s_axi_OUTPUT">output_0_o, 0x18, 32, R, Data signal of output_0_o, </column>
                    <column name="s_axi_OUTPUT">output_0_o_ctrl, 0x1c, 32, R, Control signal of output_0_o, 0=output_0_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_1_i, 0x20, 32, W, Data signal of output_1_i, </column>
                    <column name="s_axi_OUTPUT">output_1_o, 0x28, 32, R, Data signal of output_1_o, </column>
                    <column name="s_axi_OUTPUT">output_1_o_ctrl, 0x2c, 32, R, Control signal of output_1_o, 0=output_1_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_2_i, 0x30, 32, W, Data signal of output_2_i, </column>
                    <column name="s_axi_OUTPUT">output_2_o, 0x38, 32, R, Data signal of output_2_o, </column>
                    <column name="s_axi_OUTPUT">output_2_o_ctrl, 0x3c, 32, R, Control signal of output_2_o, 0=output_2_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_3_i, 0x40, 32, W, Data signal of output_3_i, </column>
                    <column name="s_axi_OUTPUT">output_3_o, 0x48, 32, R, Data signal of output_3_o, </column>
                    <column name="s_axi_OUTPUT">output_3_o_ctrl, 0x4c, 32, R, Control signal of output_3_o, 0=output_3_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_4_i, 0x50, 32, W, Data signal of output_4_i, </column>
                    <column name="s_axi_OUTPUT">output_4_o, 0x58, 32, R, Data signal of output_4_o, </column>
                    <column name="s_axi_OUTPUT">output_4_o_ctrl, 0x5c, 32, R, Control signal of output_4_o, 0=output_4_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_5_i, 0x60, 32, W, Data signal of output_5_i, </column>
                    <column name="s_axi_OUTPUT">output_5_o, 0x68, 32, R, Data signal of output_5_o, </column>
                    <column name="s_axi_OUTPUT">output_5_o_ctrl, 0x6c, 32, R, Control signal of output_5_o, 0=output_5_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_6_i, 0x70, 32, W, Data signal of output_6_i, </column>
                    <column name="s_axi_OUTPUT">output_6_o, 0x78, 32, R, Data signal of output_6_o, </column>
                    <column name="s_axi_OUTPUT">output_6_o_ctrl, 0x7c, 32, R, Control signal of output_6_o, 0=output_6_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_7_i, 0x80, 32, W, Data signal of output_7_i, </column>
                    <column name="s_axi_OUTPUT">output_7_o, 0x88, 32, R, Data signal of output_7_o, </column>
                    <column name="s_axi_OUTPUT">output_7_o_ctrl, 0x8c, 32, R, Control signal of output_7_o, 0=output_7_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_8_i, 0x90, 32, W, Data signal of output_8_i, </column>
                    <column name="s_axi_OUTPUT">output_8_o, 0x98, 32, R, Data signal of output_8_o, </column>
                    <column name="s_axi_OUTPUT">output_8_o_ctrl, 0x9c, 32, R, Control signal of output_8_o, 0=output_8_o_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_9_i, 0xa0, 32, W, Data signal of output_9_i, </column>
                    <column name="s_axi_OUTPUT">output_9_o, 0xa8, 32, R, Data signal of output_9_o, </column>
                    <column name="s_axi_OUTPUT">output_9_o_ctrl, 0xac, 32, R, Control signal of output_9_o, 0=output_9_o_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">inout, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="nn.cpp:13" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="nn.cpp:22" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="nn.cpp:27" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="nn.cpp:33" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="nn.cpp:39" status="valid" parentFunction="neural_network" variable="input" isDirective="0" options="s_axilite port=input bundle=INPUT"/>
        <Pragma type="interface" location="nn.cpp:40" status="valid" parentFunction="neural_network" variable="output" isDirective="0" options="s_axilite port=output bundle=OUTPUT"/>
        <Pragma type="interface" location="nn.cpp:41" status="valid" parentFunction="neural_network" variable="return" isDirective="0" options="s_axilite port=return bundle=CONTROL"/>
        <Pragma type="array_partition" location="nn.cpp:47" status="valid" parentFunction="neural_network" variable="input" isDirective="0" options="variable=input complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:48" status="valid" parentFunction="neural_network" variable="output" isDirective="0" options="variable=output complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:49" status="valid" parentFunction="neural_network" variable="layer1_output" isDirective="0" options="variable=layer1_output cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:50" status="valid" parentFunction="neural_network" variable="layer2_output" isDirective="0" options="variable=layer2_output complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:56" status="valid" parentFunction="neural_network" variable="layer1_weight_tile" isDirective="0" options="variable=layer1_weight_tile complete dim=2"/>
        <Pragma type="array_partition" location="nn.cpp:57" status="valid" parentFunction="neural_network" variable="layer2_weight_tile" isDirective="0" options="variable=layer2_weight_tile complete dim=2"/>
        <Pragma type="pipeline" location="nn.cpp:64" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="nn.cpp:71" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="nn.cpp:86" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="nn.cpp:93" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

