{
   "ActiveEmotionalView":"Interfaces View",
   "Default View_Layers":"/mig_7series_0_ui_clk:true|/rst_mig_7series_0_200M_peripheral_aresetn:true|/axi_ethernet_0_phy_rst_n:true|/microblaze_0_Clk:true|/axi_ethernet_0_dma_mm2s_introut:true|/axi_ethernet_0_interrupt:true|/mig_7series_0_ui_clk_sync_rst:true|/axi_ethernet_0_dma_mm2s_prmry_reset_out_n:true|/axi_uartlite_0_interrupt:true|/mdm_1_debug_sys_rst:true|/axi_ethernet_0_mac_irq:true|/axi_timer_0_interrupt:true|/axi_ethernet_0_dma_s2mm_sts_reset_out_n:true|/rst_mig_7series_0_100M_peripheral_aresetn:true|/axi_ethernet_0_dma_s2mm_prmry_reset_out_n:true|/reset_1:true|/rst_mig_7series_0_100M_bus_struct_reset:true|/rst_mig_7series_0_100M_mb_reset:true|/axi_ethernet_0_dma_s2mm_introut:true|/axi_ethernet_0_gtxclk_clk_out1:true|/axi_ethernet_0_dma_mm2s_cntrl_reset_out_n:true|/axi_dma_0_s2mm_introut:true|/axi_dma_0_mm2s_introut:true|/axi_cdma_0_cdma_introut:true|",
   "Default View_ScaleFactor":"0.502043",
   "Default View_TopLeft":"-147,-74",
   "Display-PortTypeClock":"false",
   "Display-PortTypeInterrupt":"false",
   "Display-PortTypeOthers":"false",
   "Display-PortTypeReset":"false",
   "ExpandedHierarchyInLayout":"",
   "HideNet":"/axi_ethernet_0_interrupt|/mig_7series_0_ui_clk|/axi_ethernet_0_phy_rst_n|/reset_1|/mig_7series_0_ui_clk_sync_rst|/rst_mig_7series_0_100M_peripheral_aresetn|/rst_mig_7series_0_100M_bus_struct_reset|/axi_ethernet_0_dma_s2mm_introut|/axi_uartlite_0_interrupt|/microblaze_0_Clk|/axi_ethernet_0_dma_s2mm_sts_reset_out_n|/axi_ethernet_0_dma_mm2s_prmry_reset_out_n|/axi_timer_0_interrupt|/axi_ethernet_0_dma_mm2s_introut|/rst_mig_7series_0_100M_mb_reset|/rst_mig_7series_0_200M_peripheral_aresetn|/axi_dma_0_s2mm_introut|/mdm_1_debug_sys_rst|/axi_ethernet_0_mac_irq|/axi_dma_0_mm2s_introut|/axi_ethernet_0_gtxclk_clk_out1|/axi_ethernet_0_dma_mm2s_cntrl_reset_out_n|/axi_ethernet_0_dma_s2mm_prmry_reset_out_n|",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/axi_ethernet_0_gtxclk_clk_out1:false|/mig_7series_0_ui_clk:false|/mdm_1_debug_sys_rst:false|/axi_ethernet_0_dma_mm2s_introut:false|/axi_uartlite_0_interrupt:false|/axi_ethernet_0_dma_mm2s_prmry_reset_out_n:false|/axi_ethernet_0_interrupt:false|/rst_mig_7series_0_100M_mb_reset:false|/axi_timer_0_interrupt:false|/microblaze_0_Clk:false|/rst_mig_7series_0_200M_peripheral_aresetn:false|/axi_ethernet_0_phy_rst_n:false|/rst_mig_7series_0_100M_peripheral_aresetn:false|/mig_7series_0_ui_clk_sync_rst:false|/axi_ethernet_0_dma_s2mm_sts_reset_out_n:false|/axi_ethernet_0_dma_s2mm_introut:false|/axi_ethernet_0_dma_mm2s_cntrl_reset_out_n:false|/axi_ethernet_0_dma_s2mm_prmry_reset_out_n:false|/reset_1:false|/axi_ethernet_0_mac_irq:false|/rst_mig_7series_0_100M_bus_struct_reset:false|/axi_dma_0_mm2s_introut:false|/axi_dma_0_s2mm_introut:false|/axi_cdma_0_cdma_introut:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -lvl 7 -x 2020 -y 860 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port rs232_uart -pg 1 -lvl 7 -x 2020 -y 750 -defaultsOSRD
preplace port gmii -pg 1 -lvl 7 -x 2020 -y 400 -defaultsOSRD
preplace port mdio_mdc -pg 1 -lvl 7 -x 2020 -y 380 -defaultsOSRD
preplace port gpio_rtl -pg 1 -lvl 7 -x 2020 -y 780 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 5 -x 1620 -y 860 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 840 -y 150 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1340 -y 290 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 1 -x 160 -y 410 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 2 -x 450 -y 60 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 450 -y 160 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 1340 -y 120 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1620 -y 750 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 2 -x 450 -y 410 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 5 -x 1620 -y 370 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 3 -x 840 -y 360 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 840 -y 560 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 450 -y 540 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1870 -y 590 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1620 -y 650 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1620 -y 130 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -x 1870 -y 130 -defaultsOSRD
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 130
preplace netloc axi_gpio_0_GPIO 1 5 2 1760 780 NJ
preplace netloc axi_dma_0_M_AXIS_MM2S 1 1 5 320 480 NJ 480 1090 570 NJ 570 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 3 1 1120 140n
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 750 NJ
preplace netloc microblaze_0_axi_periph_M04_AXI 1 1 4 310J 750 NJ 750 NJ 750 NJ
preplace netloc microblaze_0_axi_periph_M02_AXI 1 1 2 320 340 NJ
preplace netloc microblaze_0_interrupt 1 2 1 600J 60n
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 1190 180n
preplace netloc axi_ethernet_0_mdio 1 5 2 NJ 380 NJ
preplace netloc axis_data_fifo_0_M_AXIS 1 2 4 580 640 NJ 640 1490J 590 NJ
preplace netloc axi_ethernet_0_gmii 1 5 2 NJ 400 NJ
preplace netloc microblaze_0_ilmb_1 1 3 1 1150 130n
preplace netloc microblaze_0_intc_axi 1 1 1 300 60n
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 3 2 1180 370 NJ
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 3 2 1200 390 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 1 4 310 260 NJ 260 1130J 350 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 3 1 1110 100n
preplace netloc mig_7series_0_DDR3 1 5 2 NJ 860 NJ
preplace netloc microblaze_0_axi_periph_M06_AXI 1 1 4 300 650 NJ 650 NJ 650 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 3 1 1140 120n
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1170 160n
preplace netloc microblaze_0_M_AXI_DC 1 3 1 1100 80n
preplace netloc axi_ethernet_0_m_axis_rxs 1 2 4 600 470 NJ 470 NJ 470 1750
preplace netloc microblaze_0_M_AXI_IC 1 3 1 1090 60n
preplace netloc microblaze_0_axi_periph_M05_AXI 1 1 2 320J 470 590
preplace netloc microblaze_0_dlmb_1 1 3 1 1160 110n
preplace netloc microblaze_0_debug 1 2 1 NJ 160
preplace netloc axi_smc_M00_AXI 1 4 1 1480 110n
preplace netloc microblaze_0_axi_dp 1 0 4 20 250 NJ 250 NJ 250 1080
preplace netloc microblaze_0_axi_periph_M03_AXI 1 1 1 NJ 410
preplace netloc axi_ethernet_0_m_axis_rxd 1 2 4 590 460 NJ 460 NJ 460 1760
preplace netloc sys_diff_clock_1 1 0 5 NJ 870 NJ 870 NJ 870 NJ 870 NJ
preplace netloc axi_smc_M01_AXI 1 4 1 NJ 130
levelinfo -pg 1 0 160 450 840 1340 1620 1870 2020
pagesize -pg 1 -db -bbox -sgen -150 0 2160 930
",
   "Interfaces View_ScaleFactor":"0.507605",
   "Interfaces View_TopLeft":"-148,-345",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port ddr3_sdram -pg 1 -lvl 8 -x 2850 -y 1330 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -lvl 0 -x 0 -y 1370 -defaultsOSRD
preplace port rs232_uart -pg 1 -lvl 8 -x 2850 -y 710 -defaultsOSRD
preplace port gmii -pg 1 -lvl 8 -x 2850 -y 340 -defaultsOSRD
preplace port mdio_mdc -pg 1 -lvl 8 -x 2850 -y 360 -defaultsOSRD
preplace port gpio_rtl -pg 1 -lvl 8 -x 2850 -y 740 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace port clock100 -pg 1 -lvl 8 -x 2850 -y 690 -defaultsOSRD
preplace portBus phy_reset_out -pg 1 -lvl 8 -x 2850 -y 380 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -x 2380 -y 1380 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1490 -y 990 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 2010 -y 990 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 2 -x 610 -y 720 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 1030 -y 1110 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -x 610 -y 330 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 1030 -y 1300 -defaultsOSRD
preplace inst rst_mig_7series_0_100M -pg 1 -lvl 1 -x 220 -y 1060 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -x 2010 -y 710 -defaultsOSRD
preplace inst rst_mig_7series_0_200M -pg 1 -lvl 5 -x 2010 -y 1150 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 2380 -y 720 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 3 -x 1030 -y 760 -defaultsOSRD
preplace inst axi_ethernet_0 -pg 1 -lvl 3 -x 1030 -y 190 -defaultsOSRD
preplace inst axi_ethernet_0_dma -pg 1 -lvl 4 -x 1490 -y 180 -defaultsOSRD
preplace inst axi_ethernet_0_gtxclk -pg 1 -lvl 2 -x 610 -y 100 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1490 -y 700 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 1030 -y 550 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2680 -y 600 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 2380 -y 890 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -x 2380 -y 1050 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -x 2680 -y 1050 -defaultsOSRD
preplace netloc reset_1 1 0 6 20 1390 NJ 1390 NJ 1390 NJ 1390 NJ 1390 NJ
preplace netloc microblaze_0_intr 1 2 1 780 330n
preplace netloc microblaze_0_Clk 1 0 8 20 960 400 960 810 970 1230 890 1820 880 2240 970 2550 700 2810J
preplace netloc mig_7series_0_mmcm_locked 1 0 7 40 1220 NJ 1220 NJ 1220 NJ 1220 1790 1260 2240J 1250 2540
preplace netloc rst_mig_7series_0_100M_mb_reset 1 1 3 N 1020 890 980 1220J
preplace netloc rst_mig_7series_0_100M_bus_struct_reset 1 1 4 450 1000 NJ 1000 1180J 1100 1820J
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 6 410 1010 820 640 1250 820 1830 890 2200 810 2540
preplace netloc mdm_1_debug_sys_rst 1 0 4 30 1230 NJ 1230 NJ 1230 1170
preplace netloc mig_7series_0_ui_clk 1 1 6 420 170 840 460 NJ 460 1760 1250 2230 1260 2530
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 3 1820 1270 NJ 1270 2520
preplace netloc rst_mig_7series_0_200M_peripheral_aresetn 1 5 1 2210 1070n
preplace netloc axi_ethernet_0_phy_rst_n 1 3 5 1240J 370 NJ 370 NJ 370 NJ 370 2810J
preplace netloc axi_ethernet_0_dma_mm2s_prmry_reset_out_n 1 2 3 860 360 1210J 340 1800
preplace netloc axi_ethernet_0_dma_mm2s_cntrl_reset_out_n 1 2 3 870 370 1220J 380 1790
preplace netloc axi_ethernet_0_dma_s2mm_prmry_reset_out_n 1 2 3 880 380 1210J 390 1760
preplace netloc axi_ethernet_0_dma_s2mm_sts_reset_out_n 1 2 3 890 390 1200J 400 1750
preplace netloc axi_ethernet_0_gtxclk_clk_out1 1 2 1 850J 90n
preplace netloc axi_timer_0_interrupt 1 1 3 420 970 770J 870 1170
preplace netloc axi_ethernet_0_interrupt 1 1 3 440 180 770J 400 1170
preplace netloc axi_ethernet_0_dma_mm2s_introut 1 1 4 450 190 830J 410 NJ 410 1740
preplace netloc axi_ethernet_0_dma_s2mm_introut 1 1 4 460 200 790J 420 NJ 420 1730
preplace netloc axi_ethernet_0_mac_irq 1 1 3 440 460 770J 430 1180
preplace netloc axi_uartlite_0_interrupt 1 1 6 430 980 870J 960 1210J 880 1730J 900 2230J 800 2520
preplace netloc axi_dma_0_mm2s_introut 1 1 4 450 470 790J 440 NJ 440 1740
preplace netloc axi_dma_0_s2mm_introut 1 1 4 460 480 800J 450 NJ 450 1730
preplace netloc microblaze_0_axi_periph_M04_AXI 1 2 4 800J 880 1180J 860 NJ 860 2210
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 5 890 470 NJ 470 1750 560 NJ 560 N
preplace netloc axi_gpio_0_GPIO 1 6 2 2530 740 NJ
preplace netloc axi_uartlite_0_UART 1 6 2 NJ 710 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_SG 1 4 1 1820 80n
preplace netloc axi_ethernet_0_m_axis_rxd 1 3 1 N 130
preplace netloc sys_diff_clock_1 1 0 6 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ
preplace netloc microblaze_0_axi_periph_M03_AXI 1 2 1 890 710n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 2 1 760 80n
preplace netloc microblaze_0_axi_dp 1 1 4 460 990 NJ 990 1200J 1090 1730
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 1780 640n
preplace netloc microblaze_0_dlmb_1 1 4 1 1730 950n
preplace netloc axi_ethernet_0_m_axis_rxs 1 3 1 N 150
preplace netloc microblaze_0_axi_periph_M06_AXI 1 2 4 760J 890 1190J 870 NJ 870 N
preplace netloc microblaze_0_axi_periph_M05_AXI 1 2 2 870J 650 N
preplace netloc microblaze_0_M_AXI_DC 1 4 1 1790 640n
preplace netloc axi_ethernet_0_dma_M_AXI_S2MM 1 4 1 1810 120n
preplace netloc microblaze_0_M_AXI_IC 1 4 1 1770 620n
preplace netloc mig_7series_0_DDR3 1 6 2 NJ 1330 NJ
preplace netloc axi_ethernet_0_dma_M_AXI_MM2S 1 4 1 1830 100n
preplace netloc microblaze_0_debug 1 3 1 1250 980n
preplace netloc axi_smc_M00_AXI 1 5 1 2190 700n
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1800 660n
preplace netloc axi_ethernet_0_mdio 1 3 5 1220J 360 NJ 360 NJ 360 NJ 360 NJ
preplace netloc axi_ethernet_0_dma_M_AXIS_MM2S 1 2 3 880 10 NJ 10 1740
preplace netloc microblaze_0_interrupt 1 3 1 1240 960n
preplace netloc microblaze_0_axi_periph_M02_AXI 1 2 2 800 630 1190J
preplace netloc microblaze_0_ilmb_1 1 4 1 1730 970n
preplace netloc axis_data_fifo_0_M_AXIS 1 3 4 1210 550 NJ 550 NJ 550 2550
preplace netloc axi_ethernet_0_gmii 1 3 5 1200J 350 NJ 350 NJ 350 NJ 350 2810J
preplace netloc microblaze_0_intc_axi 1 2 1 790 660n
preplace netloc axi_ethernet_0_dma_M_AXIS_CNTRL 1 2 3 890 20 NJ 20 1730
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ 1050
preplace netloc axi_smc_M01_AXI 1 5 1 2220 720n
levelinfo -pg 1 0 220 610 1030 1490 2010 2380 2680 2850
pagesize -pg 1 -db -bbox -sgen -150 0 3040 1490
"
}
{
   "da_aeth_cnt":"1",
   "da_axi4_cnt":"25",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2",
   "da_mb_cnt":"4"
}
