--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.623(R)|      SLOW  |   -2.249(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.538(R)|      SLOW  |   -2.241(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    7.705(R)|      SLOW  |   -3.646(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
DEBUG_PIN          |        14.413(R)|      SLOW  |         9.154(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<0>     |         6.880(R)|      SLOW  |         4.380(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         8.616(R)|      SLOW  |         5.606(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |        11.141(R)|      SLOW  |         5.581(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |         9.251(R)|      SLOW  |         5.017(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |         9.251(R)|      SLOW  |         4.974(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |         9.271(R)|      SLOW  |         5.772(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |         9.652(R)|      SLOW  |         5.773(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        10.886(R)|      SLOW  |         6.744(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        10.886(R)|      SLOW  |         6.887(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |         9.220(R)|      SLOW  |         5.823(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        11.648(R)|      SLOW  |         7.191(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        11.472(R)|      SLOW  |         7.185(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |         9.480(R)|      SLOW  |         4.049(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |         8.964(R)|      SLOW  |         4.015(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |         8.962(R)|      SLOW  |         4.107(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         8.986(R)|      SLOW  |         3.750(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         9.071(R)|      SLOW  |         4.071(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |         7.676(R)|      SLOW  |         4.020(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |         8.220(R)|      SLOW  |         4.439(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |        10.635(R)|      SLOW  |         6.148(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |         8.696(R)|      SLOW  |         4.476(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |         8.529(R)|      SLOW  |         4.479(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |        10.459(R)|      SLOW  |         4.525(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |         9.160(R)|      SLOW  |         4.442(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |        10.476(R)|      SLOW  |         4.159(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |        10.628(R)|      SLOW  |         5.189(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |         9.717(R)|      SLOW  |         3.776(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |         8.705(R)|      SLOW  |         3.710(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |         8.233(R)|      SLOW  |         3.819(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |        10.211(R)|      SLOW  |         3.914(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |         9.704(R)|      SLOW  |         4.294(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |        10.198(R)|      SLOW  |         4.736(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |        10.910(R)|      SLOW  |         4.816(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |        10.910(R)|      SLOW  |         4.773(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.292(R)|      SLOW  |         3.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         9.597(R)|      SLOW  |         6.227(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         8.410(R)|      SLOW  |         5.494(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |        10.501(R)|      SLOW  |         6.753(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC     |        13.127(R)|      SLOW  |         8.284(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC     |        12.780(R)|      SLOW  |         8.083(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |        10.935(R)|      SLOW  |         6.943(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         5.935(R)|      SLOW  |         3.805(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         5.942(R)|      SLOW  |         3.842(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         5.999(R)|      SLOW  |         3.902(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         5.916(R)|      SLOW  |         3.824(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.346(R)|      SLOW  |         5.342(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.374(R)|      SLOW  |         4.078(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         7.038(R)|      SLOW  |         4.514(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         7.477(R)|      SLOW  |         4.769(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         5.827(R)|      SLOW  |         3.771(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         6.894(R)|      SLOW  |         4.406(R)|      FAST  |CLOCK_250         |   0.000|
                   |         7.024(F)|      SLOW  |         4.513(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         5.567(R)|      SLOW  |         3.591(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         6.158(R)|      SLOW  |         3.984(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         8.631(R)|      SLOW  |         5.442(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         8.953(R)|      SLOW  |         5.609(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         8.517(R)|      SLOW  |         5.358(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         6.802(R)|      SLOW  |         4.338(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         7.383(R)|      SLOW  |         4.711(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         8.129(R)|      SLOW  |         5.111(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         5.829(R)|      SLOW  |         3.764(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         6.262(R)|      SLOW  |         4.066(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.702|    2.813|         |    2.696|
RESET          |   13.076|   13.076|    6.378|    6.378|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -1.057|         |
RESET          |         |         |    1.884|    1.884|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.578|
CLOCK          |COUNT_CLK_P    |    4.536|
CLOCK          |GPIFII_PCLK    |    5.711|
CLOCK          |SYNC_CLOCK     |    5.553|
---------------+---------------+---------+


Analysis completed Fri Oct  7 15:23:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



