0.6
2019.2
Nov  6 2019
21:57:16
D:/GitHub/VBTech/VBTech/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sim_1/new/uart_tb.v,1653445618,verilog,,,D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sources_1/new/uart_tx.v;D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sources_1/new/uart_rx.v,uart_tb,,,,,,,,
D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sources_1/new/uart_rx.v,1653445704,verilog,,D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sources_1/new/uart_tx.v,1653445707,verilog,,D:/GitHub/VBTech/VBTech/project_1/project_1.srcs/sim_1/new/uart_tb.v,,uart_tx,,,,,,,,
