Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Nov 11 14:37:41 2025
| Host              : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./timing_project.rpt
| Design            : nn_classifier_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.584    -1562.167                   4710                 9875        0.002        0.000                      0                 9875       -0.290       -2.338                      33                  9830  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.584    -1562.167                   4710                 9875        0.002        0.000                      0                 9875       -0.290       -2.338                      33                  9830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4710  Failing Endpoints,  Worst Slack       -0.584ns,  Total Violation    -1562.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :           33  Failing Endpoints,  Worst Slack       -0.290ns,  Total Violation       -2.338ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 load_count_reg[9]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[258][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.281ns (19.296%)  route 1.175ns (80.704%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 2.312 - 1.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.009ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.626     1.898    ap_clk_IBUF_BUFG
    SLICE_X99Y333        FDCE                                         r  load_count_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.977 f  load_count_reg[9]_replica/Q
                         net (fo=2, routed)           0.152     2.130    load_count[9]_repN
    SLICE_X99Y333        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.218 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.660     2.877    i_memory[0][4]_i_3_n_0
    SLICE_X106Y339       LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     2.991 r  i_memory[258][4]_i_1/O
                         net (fo=10, routed)          0.363     3.355    i_memory[258][4]_i_1_n_0
    SLICE_X106Y341       FDRE                                         r  q_memory_reg[258][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.586     2.312    ap_clk_IBUF_BUFG
    SLICE_X106Y341       FDRE                                         r  q_memory_reg[258][3]/C
                         clock pessimism              0.554     2.866    
                         clock uncertainty           -0.035     2.830    
    SLICE_X106Y341       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     2.770    q_memory_reg[258][3]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                 -0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 i_memory_reg[324][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.456%)  route 0.090ns (52.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.616ns (routing 0.009ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.010ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.616     1.342    ap_clk_IBUF_BUFG
    SLICE_X88Y347        FDRE                                         r  i_memory_reg[324][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y347        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.400 r  i_memory_reg[324][1]/Q
                         net (fo=3, routed)           0.066     1.465    u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[4]_1[1]
    SLICE_X87Y347        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.488 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162[1]_i_1/O
                         net (fo=1, routed)           0.024     1.512    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer162[1]
    SLICE_X87Y347        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.737     2.009    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X87Y347        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]/C
                         clock pessimism             -0.559     1.451    
    SLICE_X87Y347        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.511    u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         1.000       -0.290     BUFGCE_HDIO_X2Y2  ap_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK



