<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// File:   cache_ctrl.svh</span>
<a name="l-12"></a><span class="c1">// Author: Florian Zaruba &lt;zarubaf@ethz.ch&gt;</span>
<a name="l-13"></a><span class="c1">// Date:   14.10.2017</span>
<a name="l-14"></a><span class="c1">//</span>
<a name="l-15"></a><span class="c1">// Copyright (C) 2017 ETH Zurich, University of Bologna</span>
<a name="l-16"></a><span class="c1">// All rights reserved.</span>
<a name="l-17"></a><span class="c1">//</span>
<a name="l-18"></a><span class="c1">// Description: Cache controller</span>
<a name="l-19"></a>
<a name="l-20"></a><span class="kn">import</span> <span class="nn">ariane_pkg::*</span><span class="p">;</span>
<a name="l-21"></a><span class="kn">import</span> <span class="nn">std_cache_pkg::*</span><span class="p">;</span>
<a name="l-22"></a>
<a name="l-23"></a><span class="k">module</span> <span class="n">cache_ctrl</span> <span class="p">#(</span>
<a name="l-24"></a>    <span class="k">parameter</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="no">CACHE_START_ADDR</span>  <span class="o">=</span> <span class="mh">64&#39;h4000</span><span class="n">_0000</span>
<a name="l-25"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-26"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">clk_i</span><span class="p">,</span>     <span class="c1">// Clock</span>
<a name="l-27"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">rst_ni</span><span class="p">,</span>    <span class="c1">// Asynchronous reset active low</span>
<a name="l-28"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">flush_i</span><span class="p">,</span>
<a name="l-29"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">bypass_i</span><span class="p">,</span>  <span class="c1">// enable cache</span>
<a name="l-30"></a>    <span class="k">output</span> <span class="k">logic</span>                                 <span class="n">busy_o</span><span class="p">,</span>
<a name="l-31"></a>    <span class="c1">// Core request ports</span>
<a name="l-32"></a>    <span class="k">input</span>  <span class="n">dcache_req_i_t</span>                        <span class="n">req_port_i</span><span class="p">,</span>
<a name="l-33"></a>    <span class="k">output</span> <span class="n">dcache_req_o_t</span>                        <span class="n">req_port_o</span><span class="p">,</span>
<a name="l-34"></a>    <span class="c1">// SRAM interface</span>
<a name="l-35"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">req_o</span><span class="p">,</span>  <span class="c1">// req is valid</span>
<a name="l-36"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">addr_o</span><span class="p">,</span> <span class="c1">// address into cache array</span>
<a name="l-37"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">gnt_i</span><span class="p">,</span>
<a name="l-38"></a>    <span class="k">output</span> <span class="n">cache_line_t</span>                          <span class="n">data_o</span><span class="p">,</span>
<a name="l-39"></a>    <span class="k">output</span> <span class="n">cl_be_t</span>                               <span class="n">be_o</span><span class="p">,</span>
<a name="l-40"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">tag_o</span><span class="p">,</span> <span class="c1">//valid one cycle later</span>
<a name="l-41"></a>    <span class="k">input</span>  <span class="n">cache_line_t</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">data_i</span><span class="p">,</span>
<a name="l-42"></a>    <span class="k">output</span> <span class="k">logic</span>                                 <span class="n">we_o</span><span class="p">,</span>
<a name="l-43"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">hit_way_i</span><span class="p">,</span>
<a name="l-44"></a>    <span class="c1">// Miss handling</span>
<a name="l-45"></a>    <span class="k">output</span> <span class="n">miss_req_t</span>                            <span class="n">miss_req_o</span><span class="p">,</span>
<a name="l-46"></a>    <span class="c1">// return</span>
<a name="l-47"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">miss_gnt_i</span><span class="p">,</span>
<a name="l-48"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">active_serving_i</span><span class="p">,</span> <span class="c1">// the miss unit is currently active for this unit, serving the miss</span>
<a name="l-49"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">critical_word_i</span><span class="p">,</span>
<a name="l-50"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">critical_word_valid_i</span><span class="p">,</span>
<a name="l-51"></a>    <span class="c1">// bypass ports</span>
<a name="l-52"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">bypass_gnt_i</span><span class="p">,</span>
<a name="l-53"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">bypass_valid_i</span><span class="p">,</span>
<a name="l-54"></a>    <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">bypass_data_i</span><span class="p">,</span>
<a name="l-55"></a>    <span class="c1">// check MSHR for aliasing</span>
<a name="l-56"></a>    <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">55</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                          <span class="n">mshr_addr_o</span><span class="p">,</span>
<a name="l-57"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">mshr_addr_matches_i</span><span class="p">,</span>
<a name="l-58"></a>    <span class="k">input</span>  <span class="k">logic</span>                                 <span class="n">mshr_index_matches_i</span>
<a name="l-59"></a><span class="p">);</span>
<a name="l-60"></a>
<a name="l-61"></a>    <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-62"></a>        <span class="no">IDLE</span><span class="p">,</span>               <span class="c1">// 0</span>
<a name="l-63"></a>        <span class="no">WAIT_TAG</span><span class="p">,</span>           <span class="c1">// 1</span>
<a name="l-64"></a>        <span class="no">WAIT_TAG_BYPASSED</span><span class="p">,</span>  <span class="c1">// 2</span>
<a name="l-65"></a>        <span class="no">STORE_REQ</span><span class="p">,</span>          <span class="c1">// 3</span>
<a name="l-66"></a>        <span class="no">WAIT_REFILL_VALID</span><span class="p">,</span>  <span class="c1">// 4</span>
<a name="l-67"></a>        <span class="no">WAIT_REFILL_GNT</span><span class="p">,</span>    <span class="c1">// 5</span>
<a name="l-68"></a>        <span class="no">WAIT_TAG_SAVED</span><span class="p">,</span>     <span class="c1">// 6</span>
<a name="l-69"></a>        <span class="no">WAIT_MSHR</span><span class="p">,</span>          <span class="c1">// 7</span>
<a name="l-70"></a>        <span class="no">WAIT_CRITICAL_WORD</span>  <span class="c1">// 8</span>
<a name="l-71"></a>    <span class="p">}</span> <span class="n">state_d</span><span class="p">,</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-72"></a>
<a name="l-73"></a>    <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-74"></a>        <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">index</span><span class="p">;</span>
<a name="l-75"></a>        <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>   <span class="n">tag</span><span class="p">;</span>
<a name="l-76"></a>        <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">be</span><span class="p">;</span>
<a name="l-77"></a>        <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">size</span><span class="p">;</span>
<a name="l-78"></a>        <span class="k">logic</span>                   <span class="n">we</span><span class="p">;</span>
<a name="l-79"></a>        <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>            <span class="n">wdata</span><span class="p">;</span>
<a name="l-80"></a>        <span class="k">logic</span>                   <span class="n">bypass</span><span class="p">;</span>
<a name="l-81"></a>    <span class="p">}</span> <span class="n">mem_req_t</span><span class="p">;</span>
<a name="l-82"></a>
<a name="l-83"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">hit_way_d</span><span class="p">,</span> <span class="n">hit_way_q</span><span class="p">;</span>
<a name="l-84"></a>
<a name="l-85"></a>    <span class="k">assign</span> <span class="n">busy_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">!=</span> <span class="no">IDLE</span><span class="p">);</span>
<a name="l-86"></a>
<a name="l-87"></a>    <span class="n">mem_req_t</span> <span class="n">mem_req_d</span><span class="p">,</span> <span class="n">mem_req_q</span><span class="p">;</span>
<a name="l-88"></a>
<a name="l-89"></a>    <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_LINE_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cl_i</span><span class="p">;</span>
<a name="l-90"></a>
<a name="l-91"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">way_select</span>
<a name="l-92"></a>        <span class="n">cl_i</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-93"></a>        <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="k">unsigned</span> <span class="n">i</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="no">DCACHE_SET_ASSOC</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
<a name="l-94"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">hit_way_i</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
<a name="l-95"></a>                <span class="n">cl_i</span> <span class="o">=</span> <span class="n">data_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
<a name="l-96"></a>
<a name="l-97"></a>        <span class="c1">// cl_i = data_i[one_hot_to_bin(hit_way_i)].data;</span>
<a name="l-98"></a>    <span class="k">end</span>
<a name="l-99"></a>
<a name="l-100"></a>    <span class="c1">// --------------</span>
<a name="l-101"></a>    <span class="c1">// Cache FSM</span>
<a name="l-102"></a>    <span class="c1">// --------------</span>
<a name="l-103"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">cache_ctrl_fsm</span>
<a name="l-104"></a>        <span class="k">automatic</span> <span class="k">logic</span> <span class="p">[</span><span class="n">$clog2</span><span class="p">(</span><span class="no">DCACHE_LINE_WIDTH</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">cl_offset</span><span class="p">;</span>
<a name="l-105"></a>        <span class="c1">// incoming cache-line -&gt; this is needed as synthesis is not supporting +: indexing in a multi-dimensional array</span>
<a name="l-106"></a>        <span class="c1">// cache-line offset -&gt; multiple of 64</span>
<a name="l-107"></a>        <span class="n">cl_offset</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="no">DCACHE_BYTE_OFFSET</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mh">6</span><span class="p">;</span> <span class="c1">// shift by 6 to the left</span>
<a name="l-108"></a>        <span class="c1">// default assignments</span>
<a name="l-109"></a>        <span class="n">state_d</span>   <span class="o">=</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-110"></a>        <span class="n">mem_req_d</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">;</span>
<a name="l-111"></a>        <span class="n">hit_way_d</span> <span class="o">=</span> <span class="n">hit_way_q</span><span class="p">;</span>
<a name="l-112"></a>        <span class="c1">// output assignments</span>
<a name="l-113"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span>    <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-114"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-115"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rdata</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-116"></a>        <span class="n">miss_req_o</span>    <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-117"></a>        <span class="n">mshr_addr_o</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-118"></a>        <span class="c1">// Memory array communication</span>
<a name="l-119"></a>        <span class="n">req_o</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-120"></a>        <span class="n">addr_o</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_index</span><span class="p">;</span>
<a name="l-121"></a>        <span class="n">data_o</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-122"></a>        <span class="n">be_o</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-123"></a>        <span class="n">tag_o</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-124"></a>        <span class="n">we_o</span>   <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-125"></a>        <span class="n">tag_o</span>  <span class="o">=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-126"></a>
<a name="l-127"></a>        <span class="k">case</span> <span class="p">(</span><span class="n">state_q</span><span class="p">)</span>
<a name="l-128"></a>
<a name="l-129"></a>            <span class="nl">IDLE:</span> <span class="k">begin</span>
<a name="l-130"></a>                <span class="c1">// a new request arrived</span>
<a name="l-131"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">flush_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-132"></a>                    <span class="c1">// request the cache line - we can do this speculatively</span>
<a name="l-133"></a>                    <span class="n">req_o</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-134"></a>
<a name="l-135"></a>                    <span class="c1">// save index, be and we</span>
<a name="l-136"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_index</span><span class="p">;</span>
<a name="l-137"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span>   <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-138"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">be</span>    <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_be</span><span class="p">;</span>
<a name="l-139"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">size</span>  <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_size</span><span class="p">;</span>
<a name="l-140"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">we</span>    <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_we</span><span class="p">;</span>
<a name="l-141"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">wdata</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_wdata</span><span class="p">;</span>
<a name="l-142"></a>
<a name="l-143"></a>                    <span class="c1">// Bypass mode, check for uncacheable address here as well</span>
<a name="l-144"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">bypass_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-145"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_we</span><span class="p">)</span> <span class="o">?</span> <span class="no">WAIT_REFILL_GNT</span> <span class="o">:</span> <span class="no">WAIT_TAG_BYPASSED</span><span class="p">;</span>
<a name="l-146"></a>                        <span class="c1">// grant this access only if it was a load</span>
<a name="l-147"></a>                        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_we</span><span class="p">)</span> <span class="o">?</span> <span class="mh">1</span><span class="mb">&#39;b0</span> <span class="o">:</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-148"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">bypass</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-149"></a>                    <span class="c1">// ------------------</span>
<a name="l-150"></a>                    <span class="c1">// Cache is enabled</span>
<a name="l-151"></a>                    <span class="c1">// ------------------</span>
<a name="l-152"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-153"></a>                        <span class="c1">// Wait that we have access on the memory array</span>
<a name="l-154"></a>                        <span class="k">if</span> <span class="p">(</span><span class="n">gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-155"></a>                            <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_TAG</span><span class="p">;</span>
<a name="l-156"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">bypass</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-157"></a>                            <span class="c1">// only for a read</span>
<a name="l-158"></a>                            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_we</span><span class="p">)</span>
<a name="l-159"></a>                                <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-160"></a>                        <span class="k">end</span>
<a name="l-161"></a>                    <span class="k">end</span>
<a name="l-162"></a>                <span class="k">end</span>
<a name="l-163"></a>            <span class="k">end</span>
<a name="l-164"></a>
<a name="l-165"></a>            <span class="c1">// cache enabled and waiting for tag</span>
<a name="l-166"></a>            <span class="no">WAIT_TAG</span><span class="p">,</span> <span class="nl">WAIT_TAG_SAVED:</span> <span class="k">begin</span>
<a name="l-167"></a>                <span class="c1">// depending on where we come from</span>
<a name="l-168"></a>                <span class="c1">// For the store case the tag comes in the same cycle</span>
<a name="l-169"></a>                <span class="n">tag_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">==</span> <span class="no">WAIT_TAG_SAVED</span> <span class="o">||</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span><span class="p">)</span> <span class="o">?</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">tag</span>
<a name="l-170"></a>                                                                    <span class="o">:</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-171"></a>                <span class="c1">// we speculatively request another transfer</span>
<a name="l-172"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">flush_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-173"></a>                    <span class="n">req_o</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-174"></a>                <span class="k">end</span>
<a name="l-175"></a>
<a name="l-176"></a>                <span class="c1">// check that the client really wants to do the request</span>
<a name="l-177"></a>                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">kill_req</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-178"></a>                    <span class="c1">// ------------</span>
<a name="l-179"></a>                    <span class="c1">// HIT CASE</span>
<a name="l-180"></a>                    <span class="c1">// ------------</span>
<a name="l-181"></a>                    <span class="k">if</span> <span class="p">(</span><span class="o">|</span><span class="n">hit_way_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-182"></a>                        <span class="c1">// we can request another cache-line if this was a load</span>
<a name="l-183"></a>                        <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">flush_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-184"></a>                            <span class="n">state_d</span>          <span class="o">=</span> <span class="no">WAIT_TAG</span><span class="p">;</span> <span class="c1">// switch back to WAIT_TAG</span>
<a name="l-185"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">index</span>  <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_index</span><span class="p">;</span>
<a name="l-186"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">be</span>     <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_be</span><span class="p">;</span>
<a name="l-187"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">size</span>   <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_size</span><span class="p">;</span>
<a name="l-188"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">we</span>     <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_we</span><span class="p">;</span>
<a name="l-189"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">wdata</span>  <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_wdata</span><span class="p">;</span>
<a name="l-190"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span>    <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-191"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">bypass</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-192"></a>
<a name="l-193"></a>                            <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="n">gnt_i</span><span class="p">;</span>
<a name="l-194"></a>
<a name="l-195"></a>                            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-196"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-197"></a>                            <span class="k">end</span>
<a name="l-198"></a>                        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-199"></a>                            <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-200"></a>                        <span class="k">end</span>
<a name="l-201"></a>
<a name="l-202"></a>                        <span class="c1">// this is timing critical</span>
<a name="l-203"></a>                        <span class="c1">// req_port_o.data_rdata = cl_i[cl_offset +: 64];</span>
<a name="l-204"></a>                        <span class="k">case</span> <span class="p">(</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="mh">3</span><span class="p">])</span>
<a name="l-205"></a>                            <span class="mh">1</span><span class="mb">&#39;b0</span><span class="o">:</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rdata</span> <span class="o">=</span> <span class="n">cl_i</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-206"></a>                            <span class="mh">1</span><span class="mb">&#39;b1</span><span class="o">:</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rdata</span> <span class="o">=</span> <span class="n">cl_i</span><span class="p">[</span><span class="mh">127</span><span class="o">:</span><span class="mh">64</span><span class="p">];</span>
<a name="l-207"></a>                        <span class="k">endcase</span>
<a name="l-208"></a>
<a name="l-209"></a>                        <span class="c1">// report data for a read</span>
<a name="l-210"></a>                        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-211"></a>                            <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-212"></a>                        <span class="c1">// else this was a store so we need an extra step to handle it</span>
<a name="l-213"></a>                        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-214"></a>                            <span class="n">state_d</span> <span class="o">=</span> <span class="no">STORE_REQ</span><span class="p">;</span>
<a name="l-215"></a>                            <span class="n">hit_way_d</span> <span class="o">=</span> <span class="n">hit_way_i</span><span class="p">;</span>
<a name="l-216"></a>                        <span class="k">end</span>
<a name="l-217"></a>                    <span class="c1">// ------------</span>
<a name="l-218"></a>                    <span class="c1">// MISS CASE</span>
<a name="l-219"></a>                    <span class="c1">// ------------</span>
<a name="l-220"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-221"></a>                        <span class="c1">// also save the tag</span>
<a name="l-222"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-223"></a>                        <span class="c1">// make a miss request</span>
<a name="l-224"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_REFILL_GNT</span><span class="p">;</span>
<a name="l-225"></a>                    <span class="k">end</span>
<a name="l-226"></a>                    <span class="c1">// ----------------------------------------------</span>
<a name="l-227"></a>                    <span class="c1">// Check MSHR - Miss Status Handling Register</span>
<a name="l-228"></a>                    <span class="c1">// ----------------------------------------------</span>
<a name="l-229"></a>                    <span class="n">mshr_addr_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">tag_o</span><span class="p">,</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">};</span>
<a name="l-230"></a>                    <span class="c1">// 1. We&#39;ve got a match on MSHR and while are going down the</span>
<a name="l-231"></a>                    <span class="c1">//    store path. This means that the miss controller is</span>
<a name="l-232"></a>                    <span class="c1">//    currently evicting our cache-line. As the store is</span>
<a name="l-233"></a>                    <span class="c1">//    non-atomic we need to constantly check whether we are</span>
<a name="l-234"></a>                    <span class="c1">//    matching the address the miss handler is serving.</span>
<a name="l-235"></a>                    <span class="c1">//    Furthermore we need to check for the whole index</span>
<a name="l-236"></a>                    <span class="c1">//    because a completely different memory line could alias</span>
<a name="l-237"></a>                    <span class="c1">//    with the cache-line we are evicting.</span>
<a name="l-238"></a>                    <span class="c1">// 2. The second case is where we are currently loading and</span>
<a name="l-239"></a>                    <span class="c1">//    the address matches the exact CL the miss controller</span>
<a name="l-240"></a>                    <span class="c1">//    is currently serving. That means we need to wait for</span>
<a name="l-241"></a>                    <span class="c1">//    the miss controller to finish its request before we</span>
<a name="l-242"></a>                    <span class="c1">//    can continue to serve this CL. Otherwise we will fetch</span>
<a name="l-243"></a>                    <span class="c1">//    the cache-line again and potentially loosing any</span>
<a name="l-244"></a>                    <span class="c1">//    content we&#39;ve written so far. This as a consequence</span>
<a name="l-245"></a>                    <span class="c1">//    means we can&#39;t have hit on the CL which mean the</span>
<a name="l-246"></a>                    <span class="c1">//    req_port_o.data_rvalid will be de-asserted.</span>
<a name="l-247"></a>                    <span class="k">if</span> <span class="p">((</span><span class="n">mshr_index_matches_i</span> <span class="o">&amp;&amp;</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span><span class="p">)</span> <span class="o">||</span> <span class="n">mshr_addr_matches_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-248"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_MSHR</span><span class="p">;</span>
<a name="l-249"></a>                        <span class="c1">// save tag if we didn&#39;t already save it e.g.: we are not in in the Tag saved state</span>
<a name="l-250"></a>                        <span class="k">if</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">!=</span> <span class="no">WAIT_TAG_SAVED</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-251"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-252"></a>                        <span class="k">end</span>
<a name="l-253"></a>                    <span class="k">end</span>
<a name="l-254"></a>
<a name="l-255"></a>                    <span class="c1">// -------------------------</span>
<a name="l-256"></a>                    <span class="c1">// Check for cache-ability</span>
<a name="l-257"></a>                    <span class="c1">// -------------------------</span>
<a name="l-258"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">tag_o</span> <span class="o">&lt;</span> <span class="no">CACHE_START_ADDR</span><span class="p">[</span><span class="no">DCACHE_TAG_WIDTH</span><span class="o">+</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-259"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-260"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">bypass</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-261"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_REFILL_GNT</span><span class="p">;</span>
<a name="l-262"></a>                    <span class="k">end</span>
<a name="l-263"></a>                <span class="k">end</span>
<a name="l-264"></a>            <span class="k">end</span>
<a name="l-265"></a>
<a name="l-266"></a>            <span class="c1">// ~&gt; we are here as we need a second round of memory access for a store</span>
<a name="l-267"></a>            <span class="nl">STORE_REQ:</span> <span class="k">begin</span>
<a name="l-268"></a>                <span class="c1">// check if the MSHR still doesn&#39;t match</span>
<a name="l-269"></a>                <span class="n">mshr_addr_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">tag</span><span class="p">,</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">};</span>
<a name="l-270"></a>
<a name="l-271"></a>                <span class="c1">// We need to re-check for MSHR aliasing here as the store requires at least</span>
<a name="l-272"></a>                <span class="c1">// two memory look-ups on a single-ported SRAM and therefore is non-atomic</span>
<a name="l-273"></a>                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mshr_index_matches_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-274"></a>                    <span class="c1">// store data, write dirty bit</span>
<a name="l-275"></a>                    <span class="n">req_o</span>      <span class="o">=</span> <span class="n">hit_way_q</span><span class="p">;</span>
<a name="l-276"></a>                    <span class="n">addr_o</span>     <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">;</span>
<a name="l-277"></a>                    <span class="n">we_o</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-278"></a>
<a name="l-279"></a>                    <span class="n">be_o</span><span class="p">.</span><span class="n">vldrty</span> <span class="o">=</span> <span class="n">hit_way_q</span><span class="p">;</span>
<a name="l-280"></a>
<a name="l-281"></a>                    <span class="c1">// set the correct byte enable</span>
<a name="l-282"></a>                    <span class="n">be_o</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="n">cl_offset</span><span class="o">&gt;&gt;</span><span class="mh">3</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">]</span>  <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">be</span><span class="p">;</span>
<a name="l-283"></a>                    <span class="n">data_o</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="n">cl_offset</span>  <span class="o">+:</span> <span class="mh">64</span><span class="p">]</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">wdata</span><span class="p">;</span>
<a name="l-284"></a>                    <span class="c1">// ~&gt; change the state</span>
<a name="l-285"></a>                    <span class="n">data_o</span><span class="p">.</span><span class="n">dirty</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-286"></a>                    <span class="n">data_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-287"></a>
<a name="l-288"></a>                    <span class="c1">// got a grant ~&gt; this is finished now</span>
<a name="l-289"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-290"></a>                        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-291"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-292"></a>                    <span class="k">end</span>
<a name="l-293"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-294"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_MSHR</span><span class="p">;</span>
<a name="l-295"></a>                <span class="k">end</span>
<a name="l-296"></a>            <span class="k">end</span> <span class="c1">// case: STORE_REQ</span>
<a name="l-297"></a>
<a name="l-298"></a>            <span class="c1">// we&#39;ve got a match on MSHR ~&gt; miss unit is currently serving a request</span>
<a name="l-299"></a>            <span class="nl">WAIT_MSHR:</span> <span class="k">begin</span>
<a name="l-300"></a>                <span class="n">mshr_addr_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">tag</span><span class="p">,</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">};</span>
<a name="l-301"></a>                <span class="c1">// we can start a new request</span>
<a name="l-302"></a>                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mshr_index_matches_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-303"></a>                    <span class="n">req_o</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-304"></a>
<a name="l-305"></a>                    <span class="n">addr_o</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">;</span>
<a name="l-306"></a>
<a name="l-307"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">gnt_i</span><span class="p">)</span> <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_TAG_SAVED</span><span class="p">;</span>
<a name="l-308"></a>                <span class="k">end</span>
<a name="l-309"></a>            <span class="k">end</span>
<a name="l-310"></a>
<a name="l-311"></a>            <span class="c1">// its for sure a miss</span>
<a name="l-312"></a>            <span class="nl">WAIT_TAG_BYPASSED:</span> <span class="k">begin</span>
<a name="l-313"></a>                <span class="c1">// the request was killed</span>
<a name="l-314"></a>                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">kill_req</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-315"></a>                    <span class="c1">// save tag</span>
<a name="l-316"></a>                    <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-317"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_REFILL_GNT</span><span class="p">;</span>
<a name="l-318"></a>                <span class="k">end</span>
<a name="l-319"></a>            <span class="k">end</span>
<a name="l-320"></a>
<a name="l-321"></a>            <span class="c1">// ~&gt; wait for grant from miss unit</span>
<a name="l-322"></a>            <span class="nl">WAIT_REFILL_GNT:</span> <span class="k">begin</span>
<a name="l-323"></a>
<a name="l-324"></a>                <span class="n">mshr_addr_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">tag</span><span class="p">,</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">};</span>
<a name="l-325"></a>
<a name="l-326"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">valid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-327"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">bypass</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">bypass</span><span class="p">;</span>
<a name="l-328"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="p">{</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">tag</span><span class="p">,</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">index</span><span class="p">};</span>
<a name="l-329"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">be</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">be</span><span class="p">;</span>
<a name="l-330"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">size</span><span class="p">;</span>
<a name="l-331"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">we</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span><span class="p">;</span>
<a name="l-332"></a>                <span class="n">miss_req_o</span><span class="p">.</span><span class="n">wdata</span> <span class="o">=</span> <span class="n">mem_req_q</span><span class="p">.</span><span class="n">wdata</span><span class="p">;</span>
<a name="l-333"></a>
<a name="l-334"></a>                <span class="c1">// got a grant so go to valid</span>
<a name="l-335"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">bypass_gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-336"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_REFILL_VALID</span><span class="p">;</span>
<a name="l-337"></a>                    <span class="c1">// if this was a write we still need to give a grant to the store unit</span>
<a name="l-338"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span><span class="p">)</span>
<a name="l-339"></a>                        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-340"></a>                <span class="k">end</span>
<a name="l-341"></a>
<a name="l-342"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">miss_gnt_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">mem_req_q</span><span class="p">.</span><span class="n">we</span><span class="p">)</span>
<a name="l-343"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_CRITICAL_WORD</span><span class="p">;</span>
<a name="l-344"></a>                <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">miss_gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-345"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-346"></a>                    <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-347"></a>                <span class="k">end</span>
<a name="l-348"></a>
<a name="l-349"></a>                <span class="c1">// it can be the case that the miss unit is currently serving a</span>
<a name="l-350"></a>                <span class="c1">// request which matches ours</span>
<a name="l-351"></a>                <span class="c1">// so we need to check the MSHR for matching continuously</span>
<a name="l-352"></a>                <span class="c1">// if the MSHR matches we need to go to a different state -&gt; we should never get a matching MSHR and a high miss_gnt_i</span>
<a name="l-353"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">mshr_addr_matches_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">active_serving_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-354"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_MSHR</span><span class="p">;</span>
<a name="l-355"></a>                <span class="k">end</span>
<a name="l-356"></a>            <span class="k">end</span>
<a name="l-357"></a>
<a name="l-358"></a>            <span class="c1">// ~&gt; wait for critical word to arrive</span>
<a name="l-359"></a>            <span class="nl">WAIT_CRITICAL_WORD:</span> <span class="k">begin</span>
<a name="l-360"></a>                <span class="c1">// speculatively request another word</span>
<a name="l-361"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-362"></a>                    <span class="c1">// request the cache line</span>
<a name="l-363"></a>                    <span class="n">req_o</span> <span class="o">=</span> <span class="m">&#39;1</span><span class="p">;</span>
<a name="l-364"></a>                <span class="k">end</span>
<a name="l-365"></a>
<a name="l-366"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">critical_word_valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-367"></a>                    <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-368"></a>                    <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rdata</span> <span class="o">=</span> <span class="n">critical_word_i</span><span class="p">;</span>
<a name="l-369"></a>                    <span class="c1">// we can make another request</span>
<a name="l-370"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-371"></a>                        <span class="c1">// save index, be and we</span>
<a name="l-372"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">index</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_index</span><span class="p">;</span>
<a name="l-373"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">be</span>    <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_be</span><span class="p">;</span>
<a name="l-374"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">size</span>  <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_size</span><span class="p">;</span>
<a name="l-375"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">we</span>    <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_we</span><span class="p">;</span>
<a name="l-376"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">wdata</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_wdata</span><span class="p">;</span>
<a name="l-377"></a>                        <span class="n">mem_req_d</span><span class="p">.</span><span class="n">tag</span>   <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">;</span>
<a name="l-378"></a>
<a name="l-379"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-380"></a>
<a name="l-381"></a>                        <span class="c1">// Wait until we have access on the memory array</span>
<a name="l-382"></a>                        <span class="k">if</span> <span class="p">(</span><span class="n">gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-383"></a>                            <span class="n">state_d</span> <span class="o">=</span> <span class="no">WAIT_TAG</span><span class="p">;</span>
<a name="l-384"></a>                            <span class="n">mem_req_d</span><span class="p">.</span><span class="n">bypass</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-385"></a>                            <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-386"></a>                        <span class="k">end</span>
<a name="l-387"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-388"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-389"></a>                    <span class="k">end</span>
<a name="l-390"></a>                <span class="k">end</span>
<a name="l-391"></a>            <span class="k">end</span>
<a name="l-392"></a>            <span class="c1">// ~&gt; wait until the bypass request is valid</span>
<a name="l-393"></a>            <span class="nl">WAIT_REFILL_VALID:</span> <span class="k">begin</span>
<a name="l-394"></a>                <span class="c1">// got a valid answer</span>
<a name="l-395"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">bypass_valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-396"></a>                    <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rdata</span> <span class="o">=</span> <span class="n">bypass_data_i</span><span class="p">;</span>
<a name="l-397"></a>                    <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-398"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-399"></a>                <span class="k">end</span>
<a name="l-400"></a>            <span class="k">end</span>
<a name="l-401"></a>        <span class="k">endcase</span>
<a name="l-402"></a>
<a name="l-403"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">kill_req</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-404"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-405"></a>            <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-406"></a>        <span class="k">end</span>
<a name="l-407"></a>    <span class="k">end</span>
<a name="l-408"></a>
<a name="l-409"></a>    <span class="c1">// --------------</span>
<a name="l-410"></a>    <span class="c1">// Registers</span>
<a name="l-411"></a>    <span class="c1">// --------------</span>
<a name="l-412"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-413"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-414"></a>            <span class="n">state_q</span>       <span class="o">&lt;=</span> <span class="no">IDLE</span><span class="p">;</span>
<a name="l-415"></a>            <span class="n">mem_req_q</span>     <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-416"></a>            <span class="n">hit_way_q</span>     <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-417"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-418"></a>            <span class="n">state_q</span>   <span class="o">&lt;=</span> <span class="n">state_d</span><span class="p">;</span>
<a name="l-419"></a>            <span class="n">mem_req_q</span> <span class="o">&lt;=</span> <span class="n">mem_req_d</span><span class="p">;</span>
<a name="l-420"></a>            <span class="n">hit_way_q</span> <span class="o">&lt;=</span> <span class="n">hit_way_d</span><span class="p">;</span>
<a name="l-421"></a>        <span class="k">end</span>
<a name="l-422"></a>    <span class="k">end</span>
<a name="l-423"></a>
<a name="l-424"></a>    <span class="c1">//pragma translate_off</span>
<a name="l-425"></a>    <span class="no">`ifndef</span> <span class="no">VERILATOR</span>
<a name="l-426"></a>        <span class="k">initial</span> <span class="k">begin</span>
<a name="l-427"></a>            <span class="k">assert</span> <span class="p">(</span><span class="no">DCACHE_LINE_WIDTH</span> <span class="o">==</span> <span class="mh">128</span><span class="p">)</span> <span class="k">else</span> <span class="n">$error</span> <span class="p">(</span><span class="s">&quot;Cacheline width has to be 128 for the moment. But only small changes required in data select logic&quot;</span><span class="p">);</span>
<a name="l-428"></a>        <span class="k">end</span>
<a name="l-429"></a>        <span class="c1">// if the full MSHR address matches so should also match the partial one</span>
<a name="l-430"></a>        <span class="nl">partial_full_mshr_match:</span> <span class="k">assert</span> <span class="k">property</span><span class="p">(@(</span><span class="k">posedge</span>  <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">mshr_addr_matches_i</span> <span class="o">-&gt;</span> <span class="n">mshr_index_matches_i</span><span class="p">)</span>   <span class="k">else</span> <span class="n">$fatal</span> <span class="p">(</span><span class="mh">1</span><span class="p">,</span> <span class="s">&quot;partial mshr index doesn&#39;t match&quot;</span><span class="p">);</span>
<a name="l-431"></a>        <span class="c1">// there should never be a valid answer when the MSHR matches and we are not being served</span>
<a name="l-432"></a>        <span class="nl">no_valid_on_mshr_match:</span> <span class="k">assert</span> <span class="k">property</span><span class="p">(@(</span><span class="k">posedge</span>  <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="p">(</span><span class="n">mshr_addr_matches_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">active_serving_i</span><span class="p">)</span><span class="o">-&gt;</span> <span class="o">!</span><span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">||</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">kill_req</span><span class="p">)</span> <span class="k">else</span> <span class="n">$fatal</span> <span class="p">(</span><span class="mh">1</span><span class="p">,</span> <span class="s">&quot;rvalid_o should not be set on MSHR match&quot;</span><span class="p">);</span>
<a name="l-433"></a>    <span class="no">`endif</span>
<a name="l-434"></a>    <span class="c1">//pragma translate_on</span>
<a name="l-435"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>