Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:14:33 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop_submodules/resulttransmit/post_route_timing.rpt
| Design       : resulttransmit
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
valid01d_reg/C                 valid01d_reg/D                 8.663         
valid10d_reg/C                 valid10d_reg/D                 8.869         
valid10d_reg/C                 hit10bl_reg/D                  8.880         
hit01al_reg/C                  hit01al_reg/D                  8.923         
valid01d_reg/C                 hit01bl_reg/D                  8.946         
valid10d_reg/C                 hit10cl_reg/D                  8.995         
pending10_reg/C                pending10_reg/D                9.012         
pending01_reg/C                pending01_reg/D                9.014         
valid01d_reg/C                 hit01al_reg/CE                 9.039         
valid01d_reg/C                 hit01bl_reg/CE                 9.039         
valid01d_reg/C                 hit01cl_reg/CE                 9.060         
valid10d_reg/C                 hit10al_reg/CE                 9.091         
valid10d_reg/C                 hit10cl_reg/CE                 9.091         
hit01cl_reg/C                  hit01cl_reg/D                  9.135         
hit10al_reg/C                  hit10al_reg/D                  9.137         
valid10d_reg/C                 hit10bl_reg/CE                 9.185         



