<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\cz80\cz80.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\cz80\cz80_alu.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\cz80\cz80_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\cz80\cz80_mcode.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\cz80\cz80_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\dvi_tx\dvi_tx.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\gowin_clkdiv\gowin_clkdiv.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\gowin_rpll\gowin_rpll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\gpio\ip_gpio.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\ram\ip_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\rom\ip_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\sdram\ip_sdram_tangnano20k_c.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\tangnano20k_hdmi_labo.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\video\ip_line_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\video\ip_palette.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo1\src\video\ip_video.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 30 07:11:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangnano20k_hdmi_labo</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.671s, Elapsed time = 0h 0m 0.602s, Peak memory usage = 442.172MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.477s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.094s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.23s, Peak memory usage = 442.172MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.17s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 442.172MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.319s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.098s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 16s, Elapsed time = 0h 0m 16s, Peak memory usage = 442.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.24s, Peak memory usage = 442.172MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.171s, Peak memory usage = 442.172MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 18s, Elapsed time = 0h 0m 18s, Peak memory usage = 442.172MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>731</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>74</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>383</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2383</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>255</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>737</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1391</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>179</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>179</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>15</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2577(2398 LUT, 179 ALU) / 20736</td>
<td>13%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>731 / 15915</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>731 / 15915</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 46</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>65.758(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/f_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/f_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/f_7_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_z80/u_cz80/f_7_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s22/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s22/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s18/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s18/O</td>
</tr>
<tr>
<td>3.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s16/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n99_s16/O</td>
</tr>
<tr>
<td>3.590</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s11/I3</td>
</tr>
<tr>
<td>3.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s11/F</td>
</tr>
<tr>
<td>4.435</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s5/I1</td>
</tr>
<tr>
<td>4.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s5/F</td>
</tr>
<tr>
<td>5.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s5/I3</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s5/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/F</td>
</tr>
<tr>
<td>7.338</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/I2</td>
</tr>
<tr>
<td>7.791</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/F</td>
</tr>
<tr>
<td>8.265</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n93_s0/I1</td>
</tr>
<tr>
<td>9.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/n93_s0/COUT</td>
</tr>
<tr>
<td>9.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/n94_s0/CIN</td>
</tr>
<tr>
<td>9.797</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>u_z80/u_cz80/n94_s0/COUT</td>
</tr>
<tr>
<td>10.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s15/I2</td>
</tr>
<tr>
<td>10.724</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s15/F</td>
</tr>
<tr>
<td>11.198</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s11/I1</td>
</tr>
<tr>
<td>11.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_z80/u_cz80/n1365_s11/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_6_s5/I3</td>
</tr>
<tr>
<td>12.598</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_z80/u_cz80/f_6_s5/F</td>
</tr>
<tr>
<td>13.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_1_s8/I1</td>
</tr>
<tr>
<td>13.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/f_1_s8/F</td>
</tr>
<tr>
<td>14.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1553_s5/I3</td>
</tr>
<tr>
<td>14.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1553_s5/F</td>
</tr>
<tr>
<td>14.946</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1553_s4/I2</td>
</tr>
<tr>
<td>15.399</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1553_s4/F</td>
</tr>
<tr>
<td>15.873</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/f_1_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/f_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.882, 45.361%; route: 8.058, 53.110%; tC2Q: 0.232, 1.529%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/f_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/f_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/f_7_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_z80/u_cz80/f_7_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s22/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s22/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s18/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s18/O</td>
</tr>
<tr>
<td>3.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s16/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n99_s16/O</td>
</tr>
<tr>
<td>3.590</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s11/I3</td>
</tr>
<tr>
<td>3.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s11/F</td>
</tr>
<tr>
<td>4.435</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s5/I1</td>
</tr>
<tr>
<td>4.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s5/F</td>
</tr>
<tr>
<td>5.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s5/I3</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s5/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/F</td>
</tr>
<tr>
<td>7.338</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/I2</td>
</tr>
<tr>
<td>7.791</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/F</td>
</tr>
<tr>
<td>8.265</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n93_s0/I1</td>
</tr>
<tr>
<td>9.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/n93_s0/COUT</td>
</tr>
<tr>
<td>9.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/n94_s0/CIN</td>
</tr>
<tr>
<td>9.797</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>u_z80/u_cz80/n94_s0/COUT</td>
</tr>
<tr>
<td>10.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s15/I2</td>
</tr>
<tr>
<td>10.724</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s15/F</td>
</tr>
<tr>
<td>11.198</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s11/I1</td>
</tr>
<tr>
<td>11.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_z80/u_cz80/n1365_s11/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_6_s5/I3</td>
</tr>
<tr>
<td>12.598</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_z80/u_cz80/f_6_s5/F</td>
</tr>
<tr>
<td>13.072</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_1_s8/I1</td>
</tr>
<tr>
<td>13.627</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_z80/u_cz80/f_1_s8/F</td>
</tr>
<tr>
<td>14.101</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1550_s7/I3</td>
</tr>
<tr>
<td>14.472</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1550_s7/F</td>
</tr>
<tr>
<td>14.946</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1550_s6/I2</td>
</tr>
<tr>
<td>15.399</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1550_s6/F</td>
</tr>
<tr>
<td>15.873</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/f_4_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/f_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.882, 45.361%; route: 8.058, 53.110%; tC2Q: 0.232, 1.529%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.134</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/f_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/f_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/f_7_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>u_z80/u_cz80/f_7_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s22/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s22/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s18/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s18/O</td>
</tr>
<tr>
<td>3.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/n99_s16/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_z80/u_cz80/u_mcode/n99_s16/O</td>
</tr>
<tr>
<td>3.590</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s11/I3</td>
</tr>
<tr>
<td>3.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s11/F</td>
</tr>
<tr>
<td>4.435</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s5/I1</td>
</tr>
<tr>
<td>4.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_0_s5/F</td>
</tr>
<tr>
<td>5.464</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s5/I3</td>
</tr>
<tr>
<td>5.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s5/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s2/F</td>
</tr>
<tr>
<td>7.338</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/I2</td>
</tr>
<tr>
<td>7.791</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_2_s/F</td>
</tr>
<tr>
<td>8.265</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_z80/u_cz80/n93_s0/I1</td>
</tr>
<tr>
<td>9.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_z80/u_cz80/n93_s0/COUT</td>
</tr>
<tr>
<td>9.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_z80/u_cz80/n94_s0/CIN</td>
</tr>
<tr>
<td>9.797</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>u_z80/u_cz80/n94_s0/COUT</td>
</tr>
<tr>
<td>10.271</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s15/I2</td>
</tr>
<tr>
<td>10.724</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s15/F</td>
</tr>
<tr>
<td>11.198</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1365_s11/I1</td>
</tr>
<tr>
<td>11.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_z80/u_cz80/n1365_s11/F</td>
</tr>
<tr>
<td>12.227</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s17/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s17/F</td>
</tr>
<tr>
<td>13.154</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s14/I2</td>
</tr>
<tr>
<td>13.607</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s14/F</td>
</tr>
<tr>
<td>14.081</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s6/I3</td>
</tr>
<tr>
<td>14.452</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s6/F</td>
</tr>
<tr>
<td>14.926</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s3/I2</td>
</tr>
<tr>
<td>15.379</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/n1552_s3/F</td>
</tr>
<tr>
<td>15.853</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/f_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.809</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>14.169</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/f_2_s0/CLK</td>
</tr>
<tr>
<td>14.134</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/u_cz80/f_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.862, 45.288%; route: 8.058, 53.181%; tC2Q: 0.232, 1.531%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_wr_n_i_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_2_s6/I0</td>
</tr>
<tr>
<td>2.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s15/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s15/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s9/I0</td>
</tr>
<tr>
<td>4.973</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s9/F</td>
</tr>
<tr>
<td>5.447</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/I2</td>
</tr>
<tr>
<td>5.900</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/F</td>
</tr>
<tr>
<td>6.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s22/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_z80/n279_s22/F</td>
</tr>
<tr>
<td>7.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n201_s3/I0</td>
</tr>
<tr>
<td>7.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n201_s3/F</td>
</tr>
<tr>
<td>8.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_wr_n_i_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.075</td>
<td>0.341</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.549</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_wr_n_i_s1/CLK</td>
</tr>
<tr>
<td>7.514</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/ff_wr_n_i_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.631, 47.433%; route: 3.792, 49.536%; tC2Q: 0.232, 3.031%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.514</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s2/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_z80/u_cz80/u_mcode/tstates_Z_1_s2/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_2_s6/I0</td>
</tr>
<tr>
<td>2.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s15/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s15/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s9/I0</td>
</tr>
<tr>
<td>4.973</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s9/F</td>
</tr>
<tr>
<td>5.447</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/I2</td>
</tr>
<tr>
<td>5.900</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s6/F</td>
</tr>
<tr>
<td>6.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/n279_s22/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_z80/n279_s22/F</td>
</tr>
<tr>
<td>7.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/d_Z_7_s/I2</td>
</tr>
<tr>
<td>7.818</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_z80/d_Z_7_s/F</td>
</tr>
<tr>
<td>8.292</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_dinst_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.075</td>
<td>0.341</td>
<td>tCL</td>
<td>FF</td>
<td>740</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.549</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_z80/ff_dinst_7_s0/CLK</td>
</tr>
<tr>
<td>7.514</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_z80/ff_dinst_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.567, 46.990%; route: 3.792, 49.954%; tC2Q: 0.232, 3.056%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
