{
    "title": "NOP instruction",
    "link": "https://reverseengineering.stackexchange.com/questions/2304/nop-instruction",
    "content": "<div class=\"s-prose js-post-body\" itemprop=\"text\">\n<p>I have recently learned that <code>nop</code> instruction is actually <code>xchg eax, eax</code>... what it does is basically exchanges <code>eax</code> with itself. </p>\n<p>As far as CPU goes, does the exchange actually happen?</p>\n</div>",
    "votes": "8",
    "answers": 2,
    "views": "5k",
    "tags": [
        "assembly",
        "x86"
    ],
    "user": "Cream Cracker",
    "time": "Jun 20, 2013 at 21:29",
    "comments": [
        {
            "user": "DCoder",
            "text": "<span class=\"comment-copy\"><a href=\"http://www.pagetable.com/?p=6\" rel=\"nofollow noreferrer\">At one time it did, and it was no longer a NOP</a>.</span>",
            "time": null
        },
        {
            "user": "Cream Cracker",
            "text": "<span class=\"comment-copy\">@DCoder What do you mean?</span>",
            "time": null
        },
        {
            "user": "DCoder",
            "text": "<span class=\"comment-copy\">Read the page I linked to. There was a bug in some AMD's x64 processors where <code>xchg EAX, EAX</code> was actually executed... <a href=\"http://stackoverflow.com/questions/11177137/why-do-most-x64-instructions-zero-the-upper-part-of-a-32-bit-register\">Most 32 bit instructions in x64 mode zero out the upper 332 bits of their operands</a> , and this instruction did too.</span>",
            "time": null
        },
        {
            "user": "Cream Cracker",
            "text": "<span class=\"comment-copy\">@DCoder What about 32bit. Is it still relevant?</span>",
            "time": null
        },
        {
            "user": "peter ferrie",
            "text": "<span class=\"comment-copy\">it doesn't have any effect on 32-bit.</span>",
            "time": null
        }
    ],
    "answers_data": [
        {
            "content": "<div class=\"s-prose js-post-body\" itemprop=\"text\">\n<p>There are several instructions, which could be used depending on the compiler. <code>xchg eax, eax</code> is byte code 90. It is a legit instruction, which takes up a single processing cycle. In addition, there are several other instructions, which could be used in place of <code>xchg eax, eax</code>: </p>\n<pre><code>lea eax, [eax + 0x00]    byte code 8D 40 00\nmov eax, eax             byte code 89 C0\n</code></pre>\n<p>Since all of those instructions are different length, compiler chooses one of the most appropriate versions depending on alignment requirements. </p>\n<p>Regarding compilers' choices, a few pointers:</p>\n<ul>\n<li><p>GAS (GNU Assembler, used by GCC) x86 NOP operations can be found in function <a href=\"https://github.com/bminor/binutils-gdb/blob/master/gas/config/tc-i386.c\" rel=\"nofollow noreferrer\">i386_align_code()</a></p></li>\n<li><p>similarly, for LLVM it is in <a href=\"http://llvm.org/doxygen/X86AsmBackend_8cpp_source.html\" rel=\"nofollow noreferrer\">X86AsmBackend::writeNopData()</a> </p></li>\n</ul>\n</div>",
            "votes": "8",
            "user": "j04n",
            "time": "Feb 9, 2018 at 20:08",
            "is_accepted": true,
            "comments": [
                {
                    "user": "peter ferrie",
                    "text": "<span class=\"comment-copy\">but they are probably less \"NOP-like\" than the xchg is.  Besides which, the documented multi-byte NOP is the \"0f 1f /0\" set.</span>",
                    "time": null
                },
                {
                    "user": "ahmd0",
                    "text": "<span class=\"comment-copy\">The only other <code>nop</code> instruction is <code>0F 1F /0</code> which is <code>NOP r/m16</code> and <code>NOP r/m32</code> on supported CPUs. It may take anywhere from 3 to 9 bytes in x86-64, as per <a href=\"https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf\" rel=\"nofollow noreferrer\">Intel doc</a> (page 4-163). So even though you can use <code>mov eax, eax</code> and others an an alternative, it has a downside vs. real <code>nop</code> in that it blocks CPU pipeline and lacks other hardware optimizations that are implemented in the <code>nop</code> instruction.</span>",
                    "time": null
                }
            ]
        },
        {
            "content": "<div class=\"s-prose js-post-body\" itemprop=\"text\">\n<p>The short answer is \"Yes.\"  In fact, if you experiment by generating machine language op codes directly you will discover that there is a whole range of operations that are effectively NOPs, all of which take a single processor cycle to execute.</p>\n<p>While they are not technically \"Documented,\" you will find that very close to the 0x90,</p>\n<ul>\n<li><code>XCHG EAX, EAX</code></li>\n<li><code>XCHG EBX, EBX</code></li>\n<li><code>XCHG ECX, ECX</code></li>\n<li><code>XCHG EDX, EDX</code></li>\n</ul>\n</div>",
            "votes": "2",
            "user": "Evan Carroll",
            "time": "Feb 6, 2018 at 6:42",
            "is_accepted": false,
            "comments": [
                {
                    "user": "Evan Carroll",
                    "text": "<span class=\"comment-copy\">I don't think this is is true. I think the non-EAX take more cycles (3 and not 1) and I think all the XCHG versions actually 0 the higher order 32 bits on a x86_64. <a href=\"https://stackoverflow.com/a/25053039/124486\">stackoverflow.com/a/25053039/124486</a></span>",
                    "time": null
                }
            ]
        }
    ]
}