 ==  Bambu executed with: bambu -O1 -freorder-blocks -fschedule-insns -fno-tree-ccp -fno-tree-dominator-opts -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_DECIMAL/bellmanford/includes/values_10 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/bellmanford/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    __uint32_to_float32if
    __float32_addif
    __float32_ltif
    __float32_geif
    bellmanford
    make_oriented
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function __float32_addif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.74 seconds


  Module allocation information for function __float32_ltif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Module allocation information for function __uint32_to_float32if:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.07 seconds


  Module allocation information for function __float32_geif:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.04 seconds


  Scheduling Information of function __float32_addif:
    Number of control steps: 10
    Minimum slack: 0.011999998999998707
    Estimated max frequency (MHz): 200.48115473125873
  Time to perform scheduling: 0.61 seconds


  State Transition Graph Information of function __float32_addif:
    Number of states: 8
    Minimum number of cycles: 8
    Maximum number of cycles 8
    Done port is registered
  Time to perform creation of STG: 0.04 seconds


  Scheduling Information of function __float32_geif:
    Number of control steps: 5
    Minimum slack: 1.6583499990000004
    Estimated max frequency (MHz): 299.25336277011257
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function __float32_geif:
    Number of states: 3
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __float32_ltif:
    Number of control steps: 5
    Minimum slack: 1.9285999989999976
    Estimated max frequency (MHz): 325.58442393514838
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function __float32_ltif:
    Number of states: 4
    Minimum number of cycles: 3
    Maximum number of cycles 3
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function __uint32_to_float32if:
    Number of control steps: 4
    Minimum slack: 1.1015999899999986
    Estimated max frequency (MHz): 256.5154928778075
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function __uint32_to_float32if:
    Number of states: 2
    Minimum number of cycles: 2
    Maximum number of cycles 2
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function __float32_addif:
    Bound operations:203/349
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_geif:
    Bound operations:22/22
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __float32_ltif:
    Bound operations:24/34
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function __uint32_to_float32if:
    Bound operations:43/45
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function __float32_addif:
    Number of storage values inserted: 92
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_addif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.01 seconds


  Register binding information for function __float32_addif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds


  Module binding information for function __float32_addif:
    Number of modules instantiated: 349
    Number of possible conflicts for possible false paths introduced by resource sharing: 21
    Estimated resources area (no Muxes and address logic): 2035
    Estimated area of MUX21: 0
    Total estimated area: 2035
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.05 seconds


  Storage Value Information of function __float32_geif:
    Number of storage values inserted: 3
  Time to compute storage value information: 0.00 seconds


  Module binding information for function __float32_geif:
    Number of modules instantiated: 22
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 78
    Estimated area of MUX21: 0
    Total estimated area: 78
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __float32_ltif:
    Number of storage values inserted: 7
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __float32_ltif:
    Register allocation algorithm obtains an optimal result: 7 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function __float32_ltif:
    Register allocation algorithm obtains an optimal result: 7 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function __float32_ltif:
    Number of modules instantiated: 34
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 170
    Estimated area of MUX21: 0
    Total estimated area: 170
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Storage Value Information of function __uint32_to_float32if:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __uint32_to_float32if:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Register binding information for function __uint32_to_float32if:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds


  Module binding information for function __uint32_to_float32if:
    Number of modules instantiated: 45
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 231
    Estimated area of MUX21: 0
    Total estimated area: 231
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function __float32_addif:
    Register allocation algorithm obtains a sub-optimal result: 92 registers(LB:62)
  Time to perform register binding: 0.02 seconds

  Total number of flip-flops in function __float32_addif: 624

  Register binding information for function __float32_geif:
    Register allocation algorithm obtains an optimal result: 3 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_geif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function __float32_geif: 34
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float32_geif: function pipelining may come for free

  Register binding information for function __float32_ltif:
    Register allocation algorithm obtains an optimal result: 7 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function __float32_ltif:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function __float32_ltif: 69
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __float32_ltif: function pipelining may come for free

  Module allocation information for function make_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.10 seconds


  Scheduling Information of function make_oriented:
    Number of control steps: 25
    Minimum slack: 0.0050000000000044453
    Estimated max frequency (MHz): 200.20020020020038
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function make_oriented:
    Number of states: 23
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function make_oriented:
    Bound operations:66/101
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function make_oriented:
    Number of storage values inserted: 29
  Time to compute storage value information: 0.00 seconds


  Register binding information for function __uint32_to_float32if:
    Register allocation algorithm obtains an optimal result: 4 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function __uint32_to_float32if: 41
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function __uint32_to_float32if: function pipelining may come for free

  Module allocation information for function bellmanford:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.09 seconds


  Scheduling Information of function bellmanford:
    Number of control steps: 27
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.03 seconds


  State Transition Graph Information of function bellmanford:
    Number of states: 26
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function bellmanford:
    Bound operations:109/137
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function bellmanford:
    Number of storage values inserted: 37
  Time to compute storage value information: 0.00 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 30 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 31 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 31 registers(LB:17)
  Time to perform register binding: 0.01 seconds


  Module binding information for function bellmanford:
    Number of modules instantiated: 129
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7271
    Estimated area of MUX21: 132
    Total estimated area: 7403
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.02 seconds


  Register binding information for function bellmanford:
    Register allocation algorithm obtains a sub-optimal result: 31 registers(LB:17)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function bellmanford:
    Number of allocated multiplexers (2-to-1 equivalent): 15
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function bellmanford: 309

  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:20)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:20)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:20)
  Time to perform register binding: 0.00 seconds


  Module binding information for function make_oriented:
    Number of modules instantiated: 95
    Number of possible conflicts for possible false paths introduced by resource sharing: 2
    Estimated resources area (no Muxes and address logic): 4249
    Estimated area of MUX21: 165
    Total estimated area: 4414
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 25 registers(LB:20)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function make_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 12
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_oriented: 149

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 5
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 5
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:5/5
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 5
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 4000
    Estimated area of MUX21: 0
    Total estimated area: 4000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_DECIMAL/bellmanford/files/values_10/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 303 cycles
  Number of executions     : 1
  Average execution        : 303 cycles
