Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 13 22:26:51 2020
| Host         : 51NH7Y2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WRAPPER_timing_summary_routed.rpt -pb WRAPPER_timing_summary_routed.pb -rpx WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : WRAPPER
| Device       : 7z010i-clg225
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (108)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (108)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: _rst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[1]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[2]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[3]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[3]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[3]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
 1953113.375         0.000                      0                   55         0.140         0.000                      0                   55    976561.375         0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 976561.976}           1953125.000     0.001           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin    1953113.375         0.000                      0                   32         0.140         0.000                      0                   32    976561.375         0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock                WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------                -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin         1953115.250         0.000                      0                   23         0.777         0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  1953113.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   976561.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1953113.375ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.683ns  (logic 4.534ns (38.810%)  route 7.149ns (61.190%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.677    13.311    count[2]
    SLICE_X42Y15         LUT5 (Prop_lut5_I0_O)        0.152    13.463 r  row_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.550    14.013    row_reg[6]_LDC_i_2_n_0
    SLICE_X42Y15         LDCE (SetClr_ldce_CLR_Q)     1.122    15.135 f  row_reg[6]_LDC/Q
                         net (fo=1, routed)           0.796    15.931    row_reg[6]_LDC_n_0
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124    16.055 r  row[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.524    16.579    row[6]_INST_0_i_1_n_0
    SLICE_X41Y15         FDCE                                         r  row_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570 1953129.500    clk_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  row_reg[6]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X41Y15         FDCE (Setup_fdce_C_D)       -0.067 1953129.875    row_reg[6]_C
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                              1953113.375    

Slack (MET) :             1953113.500ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 4.534ns (39.391%)  route 6.976ns (60.609%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.677    13.311    count[2]
    SLICE_X42Y15         LUT5 (Prop_lut5_I0_O)        0.152    13.463 r  row_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.550    14.013    row_reg[6]_LDC_i_2_n_0
    SLICE_X42Y15         LDCE (SetClr_ldce_CLR_Q)     1.122    15.135 f  row_reg[6]_LDC/Q
                         net (fo=1, routed)           0.796    15.931    row_reg[6]_LDC_n_0
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.124    16.055 r  row[6]_INST_0_i_1/O
                         net (fo=3, routed)           0.352    16.406    row[6]_INST_0_i_1_n_0
    SLICE_X42Y16         FDPE                                         r  row_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569 1953129.500    clk_IBUF_BUFG
    SLICE_X42Y16         FDPE                                         r  row_reg[6]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X42Y16         FDPE (Setup_fdpe_C_D)       -0.031 1953130.000    row_reg[6]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -16.406    
  -------------------------------------------------------------------
                         slack                              1953113.500    

Slack (MET) :             1953113.625ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 4.497ns (39.331%)  route 6.937ns (60.669%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.457    13.091    count[2]
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.150    13.241 r  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.359    13.600    row_reg[5]_LDC_i_2_n_0
    SLICE_X43Y16         LDCE (SetClr_ldce_CLR_Q)     1.087    14.687 f  row_reg[5]_LDC/Q
                         net (fo=1, routed)           0.856    15.543    row_reg[5]_LDC_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.667 r  row[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.662    16.330    row[5]_INST_0_i_1_n_0
    SLICE_X43Y14         FDPE                                         r  row_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y14         FDPE                                         r  row_reg[5]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y14         FDPE (Setup_fdpe_C_D)       -0.067 1953129.875    row_reg[5]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -16.330    
  -------------------------------------------------------------------
                         slack                              1953113.625    

Slack (MET) :             1953113.875ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 4.497ns (40.244%)  route 6.677ns (59.756%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.457    13.091    count[2]
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.150    13.241 r  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.359    13.600    row_reg[5]_LDC_i_2_n_0
    SLICE_X43Y16         LDCE (SetClr_ldce_CLR_Q)     1.087    14.687 f  row_reg[5]_LDC/Q
                         net (fo=1, routed)           0.856    15.543    row_reg[5]_LDC_n_0
    SLICE_X43Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.667 r  row[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.403    16.070    row[5]_INST_0_i_1_n_0
    SLICE_X43Y15         FDCE                                         r  row_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  row_reg[5]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)       -0.067 1953129.875    row_reg[5]_C
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -16.070    
  -------------------------------------------------------------------
                         slack                              1953113.875    

Slack (MET) :             1953114.125ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.846ns  (logic 4.499ns (41.482%)  route 6.347ns (58.518%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.358    12.992    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I3_O)        0.152    13.144 r  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.542    13.686    row_reg[0]_LDC_i_2_n_0
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     1.087    14.773 f  row_reg[0]_LDC/Q
                         net (fo=1, routed)           0.493    15.266    row_reg[0]_LDC_n_0
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.390 r  row[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.352    15.742    row[0]_INST_0_i_1_n_0
    SLICE_X43Y9          FDPE                                         r  row_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.574 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y9          FDPE                                         r  row_reg[0]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y9          FDPE (Setup_fdpe_C_D)       -0.067 1953129.875    row_reg[0]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                              1953114.125    

Slack (MET) :             1953114.125ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 4.505ns (41.446%)  route 6.364ns (58.554%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.357    12.991    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I0_O)        0.152    13.143 r  row_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.407    13.550    row_reg[1]_LDC_i_2_n_0
    SLICE_X43Y12         LDCE (SetClr_ldce_CLR_Q)     1.093    14.643 f  row_reg[1]_LDC/Q
                         net (fo=1, routed)           0.798    15.441    row_reg[1]_LDC_n_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    15.565 r  row[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.200    15.766    row[1]_INST_0_i_1_n_0
    SLICE_X42Y11         FDPE                                         r  row_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.573 1953129.500    clk_IBUF_BUFG
    SLICE_X42Y11         FDPE                                         r  row_reg[1]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X42Y11         FDPE (Setup_fdpe_C_D)       -0.031 1953130.000    row_reg[1]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                              1953114.125    

Slack (MET) :             1953114.125ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 4.269ns (39.437%)  route 6.556ns (60.563%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          0.977    12.611    count[2]
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    12.735 r  row_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.537    13.272    row_reg[4]_LDC_i_2_n_0
    SLICE_X41Y13         LDCE (SetClr_ldce_CLR_Q)     0.885    14.157 f  row_reg[4]_LDC/Q
                         net (fo=1, routed)           0.498    14.655    row_reg[4]_LDC_n_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.124    14.779 r  row[4]_INST_0_i_1/O
                         net (fo=3, routed)           0.942    15.721    row[4]_INST_0_i_1_n_0
    SLICE_X40Y13         FDCE                                         r  row_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571 1953129.500    clk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  row_reg[4]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)       -0.067 1953129.875    row_reg[4]_C
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -15.721    
  -------------------------------------------------------------------
                         slack                              1953114.125    

Slack (MET) :             1953114.125ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.851ns  (logic 4.282ns (39.462%)  route 6.569ns (60.538%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.609    13.243    count[2]
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.367 r  row_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.537    13.904    row_reg[7]_LDC_i_2_n_0
    SLICE_X38Y15         LDCE (SetClr_ldce_CLR_Q)     0.898    14.802 f  row_reg[7]_LDC/Q
                         net (fo=1, routed)           0.265    15.067    row_reg[7]_LDC_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.191 r  row[7]_INST_0_i_1/O
                         net (fo=3, routed)           0.556    15.747    row[7]_INST_0_i_1_n_0
    SLICE_X40Y15         FDPE                                         r  row_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570 1953129.500    clk_IBUF_BUFG
    SLICE_X40Y15         FDPE                                         r  row_reg[7]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X40Y15         FDPE (Setup_fdpe_C_D)       -0.067 1953129.875    row_reg[7]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                              1953114.125    

Slack (MET) :             1953114.250ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.706ns  (logic 4.499ns (42.024%)  route 6.207ns (57.976%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.358    12.992    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I3_O)        0.152    13.144 r  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.542    13.686    row_reg[0]_LDC_i_2_n_0
    SLICE_X43Y10         LDCE (SetClr_ldce_CLR_Q)     1.087    14.773 f  row_reg[0]_LDC/Q
                         net (fo=1, routed)           0.493    15.266    row_reg[0]_LDC_n_0
    SLICE_X43Y10         LUT3 (Prop_lut3_I1_O)        0.124    15.390 r  row[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.212    15.602    row[0]_INST_0_i_1_n_0
    SLICE_X42Y10         FDCE                                         r  row_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.574 1953129.500    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  row_reg[0]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X42Y10         FDCE (Setup_fdce_C_D)       -0.031 1953130.000    row_reg[0]_C
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -15.602    
  -------------------------------------------------------------------
                         slack                              1953114.250    

Slack (MET) :             1953114.250ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.669ns  (logic 4.505ns (42.225%)  route 6.164ns (57.775%))
  Logic Levels:           10  (LDCE=3 LUT3=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.357    12.991    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I0_O)        0.152    13.143 r  row_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.407    13.550    row_reg[1]_LDC_i_2_n_0
    SLICE_X43Y12         LDCE (SetClr_ldce_CLR_Q)     1.093    14.643 f  row_reg[1]_LDC/Q
                         net (fo=1, routed)           0.798    15.441    row_reg[1]_LDC_n_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I1_O)        0.124    15.565 r  row[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.000    15.565    row[1]_INST_0_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  row_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.573 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y11         FDCE                                         r  row_reg[1]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y11         FDCE (Setup_fdce_C_D)        0.029 1953130.000    row_reg[1]_C
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -15.565    
  -------------------------------------------------------------------
                         slack                              1953114.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 row_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.442    clk_IBUF_BUFG
    SLICE_X43Y13         FDPE                                         r  row_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  row_reg[3]_P/Q
                         net (fo=1, routed)           0.087     1.670    row_reg[3]_P_n_0
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.715 r  row[3]_INST_0_i_1/O
                         net (fo=3, routed)           0.000     1.715    row[3]_INST_0_i_1_n_0
    SLICE_X42Y13         FDCE                                         r  row_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.958    clk_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  row_reg[3]_C/C
                         clock pessimism             -0.503     1.455    
    SLICE_X42Y13         FDCE (Hold_fdce_C_D)         0.120     1.575    row_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 data_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.446    clk_IBUF_BUFG
    SLICE_X43Y6          FDCE                                         r  data_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  data_reg[0]_C/Q
                         net (fo=2, routed)           0.070     1.657    data_reg[0]_C_n_0
    SLICE_X43Y6          FDCE                                         r  data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.963    clk_IBUF_BUFG
    SLICE_X43Y6          FDCE                                         r  data_reg[0]_C/C
                         clock pessimism             -0.517     1.446    
    SLICE_X43Y6          FDCE (Hold_fdce_C_D)         0.070     1.516    data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 data_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.446    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  data_reg[3]_C/Q
                         net (fo=2, routed)           0.068     1.678    data_reg[3]_C_n_0
    SLICE_X42Y6          FDCE                                         r  data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.963    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[3]_C/C
                         clock pessimism             -0.517     1.446    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.063     1.509    data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 data_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.446    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  data_reg[4]_C/Q
                         net (fo=2, routed)           0.068     1.678    data_reg[4]_C_n_0
    SLICE_X42Y6          FDCE                                         r  data_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.963    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[4]_C/C
                         clock pessimism             -0.517     1.446    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.063     1.509    data_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.446    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  data_reg[1]_C/Q
                         net (fo=2, routed)           0.068     1.678    data_reg[1]_C_n_0
    SLICE_X42Y6          FDCE                                         r  data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.963    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[1]_C/C
                         clock pessimism             -0.517     1.446    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.059     1.505    data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  data_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  data_reg[5]_C/Q
                         net (fo=2, routed)           0.068     1.677    data_reg[5]_C_n_0
    SLICE_X42Y7          FDCE                                         r  data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  data_reg[5]_C/C
                         clock pessimism             -0.517     1.445    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.059     1.504    data_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  data_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  data_reg[7]_C/Q
                         net (fo=2, routed)           0.068     1.677    data_reg[7]_C_n_0
    SLICE_X42Y9          FDCE                                         r  data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  data_reg[7]_C/C
                         clock pessimism             -0.517     1.445    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.059     1.504    data_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.446    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  data_reg[2]_C/Q
                         net (fo=2, routed)           0.068     1.678    data_reg[2]_C_n_0
    SLICE_X42Y6          FDCE                                         r  data_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.963    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[2]_C/C
                         clock pessimism             -0.517     1.446    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.052     1.498    data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  data_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  data_reg[6]_C/Q
                         net (fo=2, routed)           0.068     1.677    data_reg[6]_C_n_0
    SLICE_X42Y7          FDCE                                         r  data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  data_reg[6]_C/C
                         clock pessimism             -0.517     1.445    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.052     1.497    data_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 row_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.444    clk_IBUF_BUFG
    SLICE_X42Y11         FDPE                                         r  row_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  row_reg[1]_P/Q
                         net (fo=1, routed)           0.082     1.690    row_reg[1]_P_n_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.045     1.735 r  row[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.000     1.735    row[1]_INST_0_i_1_n_0
    SLICE_X43Y11         FDCE                                         r  row_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.961    clk_IBUF_BUFG
    SLICE_X43Y11         FDCE                                         r  row_reg[1]_C/C
                         clock pessimism             -0.504     1.457    
    SLICE_X43Y11         FDCE (Hold_fdce_C_D)         0.091     1.548    row_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 976562.000 }
Period(ns):         1953125.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1953125.000  1953122.788  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X38Y13   count_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X38Y14   count_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X39Y12   count_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X41Y12   count_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X38Y12   count_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X37Y12   count_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X40Y14   count_reg[3]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X37Y14   count_reg[3]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X43Y6    data_reg[0]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X38Y13   count_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X38Y13   count_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X38Y14   count_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X38Y14   count_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X39Y12   count_reg[1]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X39Y12   count_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X41Y12   count_reg[1]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X41Y12   count_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X38Y12   count_reg[2]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X38Y12   count_reg[2]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.918   976561.394   SLICE_X38Y13   count_reg[0]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.918   976561.394   SLICE_X38Y14   count_reg[0]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.918   976561.394   SLICE_X39Y12   count_reg[1]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.918   976561.394   SLICE_X41Y12   count_reg[1]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.918   976561.394   SLICE_X38Y12   count_reg[2]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.918   976561.394   SLICE_X37Y12   count_reg[2]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.918   976561.394   SLICE_X40Y14   count_reg[3]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.918   976561.394   SLICE_X37Y14   count_reg[3]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.918   976561.394   SLICE_X43Y6    data_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.918   976561.394   SLICE_X42Y6    data_reg[1]_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  1953115.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1953115.250ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 3.260ns (35.121%)  route 6.022ns (64.879%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.457    13.091    count[2]
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.215 f  row_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.963    14.178    row_reg[5]_LDC_i_1_n_0
    SLICE_X43Y14         FDPE                                         f  row_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y14         FDPE                                         r  row_reg[5]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y14         FDPE (Recov_fdpe_C_PRE)     -0.359 1953129.625    row_reg[5]_P
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                              1953115.250    

Slack (MET) :             1953115.250ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 3.288ns (36.098%)  route 5.820ns (63.902%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.677    13.311    count[2]
    SLICE_X42Y15         LUT5 (Prop_lut5_I0_O)        0.152    13.463 f  row_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.542    14.005    row_reg[6]_LDC_i_2_n_0
    SLICE_X41Y15         FDCE                                         f  row_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570 1953129.500    clk_IBUF_BUFG
    SLICE_X41Y15         FDCE                                         r  row_reg[6]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X41Y15         FDCE (Recov_fdce_C_CLR)     -0.629 1953129.375    row_reg[6]_C
  -------------------------------------------------------------------
                         required time                      1953129.250    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                              1953115.250    

Slack (MET) :             1953115.375ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 3.260ns (35.608%)  route 5.895ns (64.392%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.357    12.991    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I0_O)        0.124    13.115 f  row_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.936    14.051    row_reg[1]_LDC_i_1_n_0
    SLICE_X42Y11         FDPE                                         f  row_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.573 1953129.500    clk_IBUF_BUFG
    SLICE_X42Y11         FDPE                                         r  row_reg[1]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X42Y11         FDPE (Recov_fdpe_C_PRE)     -0.361 1953129.625    row_reg[1]_P
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -14.051    
  -------------------------------------------------------------------
                         slack                              1953115.375    

Slack (MET) :             1953115.375ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 3.286ns (36.569%)  route 5.700ns (63.431%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.457    13.091    count[2]
    SLICE_X43Y15         LUT5 (Prop_lut5_I1_O)        0.150    13.241 f  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.641    13.882    row_reg[5]_LDC_i_2_n_0
    SLICE_X43Y15         FDCE                                         f  row_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.570 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  row_reg[5]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y15         FDCE (Recov_fdce_C_CLR)     -0.607 1953129.375    row_reg[5]_C
  -------------------------------------------------------------------
                         required time                      1953129.250    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                              1953115.375    

Slack (MET) :             1953115.500ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 3.288ns (36.146%)  route 5.808ns (63.853%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.190    12.825    count[2]
    SLICE_X39Y13         LUT4 (Prop_lut4_I2_O)        0.152    12.977 f  count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           1.016    13.992    count_reg[2]_LDC_i_1_n_0
    SLICE_X37Y12         FDPE                                         f  count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571 1953129.500    clk_IBUF_BUFG
    SLICE_X37Y12         FDPE                                         r  count_reg[2]_P/C
                         clock pessimism              0.491 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X37Y12         FDPE (Recov_fdpe_C_PRE)     -0.567 1953129.375    count_reg[2]_P
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                              1953115.500    

Slack (MET) :             1953115.500ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 3.288ns (37.390%)  route 5.506ns (62.610%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.357    12.991    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I0_O)        0.152    13.143 f  row_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.546    13.690    row_reg[1]_LDC_i_2_n_0
    SLICE_X43Y11         FDCE                                         f  row_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.573 1953129.500    clk_IBUF_BUFG
    SLICE_X43Y11         FDCE                                         r  row_reg[1]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X43Y11         FDCE (Recov_fdce_C_CLR)     -0.613 1953129.375    row_reg[1]_C
  -------------------------------------------------------------------
                         required time                      1953129.250    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                              1953115.500    

Slack (MET) :             1953115.500ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 3.260ns (35.935%)  route 5.812ns (64.065%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.677    13.311    count[2]
    SLICE_X42Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.435 f  row_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.533    13.968    row_reg[6]_LDC_i_1_n_0
    SLICE_X42Y16         FDPE                                         f  row_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569 1953129.500    clk_IBUF_BUFG
    SLICE_X42Y16         FDPE                                         r  row_reg[6]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X42Y16         FDPE (Recov_fdpe_C_PRE)     -0.361 1953129.625    row_reg[6]_P
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                              1953115.500    

Slack (MET) :             1953115.625ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 3.286ns (36.665%)  route 5.676ns (63.335%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.433    13.067    count[2]
    SLICE_X41Y14         LUT5 (Prop_lut5_I0_O)        0.150    13.217 f  row_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.641    13.858    row_reg[4]_LDC_i_1_n_0
    SLICE_X41Y14         FDPE                                         f  row_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571 1953129.500    clk_IBUF_BUFG
    SLICE_X41Y14         FDPE                                         r  row_reg[4]_P/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X41Y14         FDPE (Recov_fdpe_C_PRE)     -0.561 1953129.500    row_reg[4]_P
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -13.858    
  -------------------------------------------------------------------
                         slack                              1953115.625    

Slack (MET) :             1953115.625ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 3.260ns (36.190%)  route 5.748ns (63.810%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.609    13.243    count[2]
    SLICE_X39Y15         LUT5 (Prop_lut5_I0_O)        0.124    13.367 f  row_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.537    13.904    row_reg[7]_LDC_i_2_n_0
    SLICE_X39Y15         FDCE                                         f  row_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569 1953129.500    clk_IBUF_BUFG
    SLICE_X39Y15         FDCE                                         r  row_reg[7]_C/C
                         clock pessimism              0.491 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X39Y15         FDCE (Recov_fdce_C_CLR)     -0.405 1953129.625    row_reg[7]_C
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                              1953115.625    

Slack (MET) :             1953115.625ns  (required time - arrival time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 3.288ns (37.406%)  route 5.502ns (62.594%))
  Logic Levels:           8  (LDCE=2 LUT3=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 1953129.375 - 1953125.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.747     4.896    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDPE (Prop_fdpe_C_Q)         0.518     5.414 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.594     6.008    count_reg[0]_P_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.132 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.682     6.814    count[0]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.150     6.964 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.525     7.490    count_reg[1]_LDC_i_2_n_0
    SLICE_X40Y12         LDCE (SetClr_ldce_CLR_Q)     1.087     8.577 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.502     9.078    count_reg[1]_LDC_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124     9.202 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.498     9.700    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.124     9.824 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.536    10.360    count_reg[2]_LDC_i_2_n_0
    SLICE_X36Y12         LDCE (SetClr_ldce_CLR_Q)     0.885    11.245 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.265    11.510    count_reg[2]_LDC_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124    11.634 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.358    12.992    count[2]
    SLICE_X43Y12         LUT5 (Prop_lut5_I3_O)        0.152    13.144 f  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.542    13.686    row_reg[0]_LDC_i_2_n_0
    SLICE_X42Y10         FDCE                                         f  row_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    K11                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838 1953125.875 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953127.750    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1953127.875 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.574 1953129.500    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  row_reg[0]_C/C
                         clock pessimism              0.454 1953130.000    
                         clock uncertainty           -0.035 1953130.000    
    SLICE_X42Y10         FDCE (Recov_fdce_C_CLR)     -0.521 1953129.500    row_reg[0]_C
  -------------------------------------------------------------------
                         required time                      1953129.375    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                              1953115.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.231ns (31.108%)  route 0.512ns (68.892%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.443    clk_IBUF_BUFG
    SLICE_X41Y12         FDPE                                         r  count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  count_reg[1]_P/Q
                         net (fo=1, routed)           0.098     1.681    count_reg[1]_P_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.230     1.956    count[1]
    SLICE_X39Y12         LUT4 (Prop_lut4_I1_O)        0.045     2.001 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.185    count_reg[2]_LDC_i_2_n_0
    SLICE_X38Y12         FDCE                                         f  count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.957    clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  count_reg[2]_C/C
                         clock pessimism             -0.481     1.476    
    SLICE_X38Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.409    count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[7]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.705%)  route 0.521ns (69.295%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.442    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  count_reg[3]_C/Q
                         net (fo=1, routed)           0.168     1.751    count_reg[3]_C_n_0
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.796 f  count[3]_C_i_1/O
                         net (fo=22, routed)          0.171     1.967    count[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I3_O)        0.045     2.012 f  row_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.182     2.194    row_reg[7]_LDC_i_2_n_0
    SLICE_X39Y15         FDCE                                         f  row_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.955    clk_IBUF_BUFG
    SLICE_X39Y15         FDCE                                         r  row_reg[7]_C/C
                         clock pessimism             -0.481     1.474    
    SLICE_X39Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    row_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.231ns (29.860%)  route 0.543ns (70.140%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.443    clk_IBUF_BUFG
    SLICE_X41Y12         FDPE                                         r  count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  count_reg[1]_P/Q
                         net (fo=1, routed)           0.098     1.681    count_reg[1]_P_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.273     1.999    count[1]
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.045     2.044 f  count_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.172     2.216    count_reg[3]_LDC_i_1_n_0
    SLICE_X37Y14         FDPE                                         f  count_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.956    clk_IBUF_BUFG
    SLICE_X37Y14         FDPE                                         r  count_reg[3]_P/C
                         clock pessimism             -0.481     1.475    
    SLICE_X37Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     1.380    count_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.231ns (28.817%)  route 0.571ns (71.183%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.443    clk_IBUF_BUFG
    SLICE_X41Y12         FDPE                                         r  count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  count_reg[1]_P/Q
                         net (fo=1, routed)           0.098     1.681    count_reg[1]_P_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.726 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.273     1.999    count[1]
    SLICE_X39Y13         LUT5 (Prop_lut5_I3_O)        0.045     2.044 f  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.200     2.244    count_reg[0]_LDC_i_2_n_0
    SLICE_X38Y13         FDCE                                         f  count_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.956    clk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  count_reg[0]_C/C
                         clock pessimism             -0.481     1.475    
    SLICE_X38Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    count_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.234ns (31.264%)  route 0.514ns (68.736%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.441    clk_IBUF_BUFG
    SLICE_X39Y12         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  count_reg[1]_C/Q
                         net (fo=1, routed)           0.118     1.700    count_reg[1]_C_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.745 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.204     1.949    count[1]
    SLICE_X43Y12         LUT5 (Prop_lut5_I1_O)        0.048     1.997 f  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.192     2.189    row_reg[0]_LDC_i_2_n_0
    SLICE_X42Y10         FDCE                                         f  row_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.961    clk_IBUF_BUFG
    SLICE_X42Y10         FDCE                                         r  row_reg[0]_C/C
                         clock pessimism             -0.481     1.480    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.129     1.351    row_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.231ns (28.988%)  route 0.566ns (71.012%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.441    clk_IBUF_BUFG
    SLICE_X39Y12         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  count_reg[1]_C/Q
                         net (fo=1, routed)           0.118     1.700    count_reg[1]_C_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.745 f  count[1]_C_i_1/O
                         net (fo=26, routed)          0.204     1.949    count[1]
    SLICE_X43Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.994 f  row_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.243     2.237    row_reg[0]_LDC_i_1_n_0
    SLICE_X43Y9          FDPE                                         f  row_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X43Y9          FDPE                                         r  row_reg[0]_P/C
                         clock pessimism             -0.481     1.481    
    SLICE_X43Y9          FDPE (Remov_fdpe_C_PRE)     -0.095     1.386    row_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.231ns (28.377%)  route 0.583ns (71.623%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.441    clk_IBUF_BUFG
    SLICE_X39Y12         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  count_reg[1]_C/Q
                         net (fo=1, routed)           0.118     1.700    count_reg[1]_C_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.745 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.278     2.023    count[1]
    SLICE_X41Y13         LUT5 (Prop_lut5_I2_O)        0.045     2.068 f  row_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.186     2.255    row_reg[4]_LDC_i_2_n_0
    SLICE_X40Y13         FDCE                                         f  row_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.958    clk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  row_reg[4]_C/C
                         clock pessimism             -0.481     1.477    
    SLICE_X40Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    row_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.232ns (30.533%)  route 0.528ns (69.467%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.441    clk_IBUF_BUFG
    SLICE_X39Y12         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  count_reg[1]_C/Q
                         net (fo=1, routed)           0.118     1.700    count_reg[1]_C_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I2_O)        0.045     1.745 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.215     1.960    count[1]
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.046     2.006 f  count_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.194     2.200    count_reg[1]_LDC_i_1_n_0
    SLICE_X41Y12         FDPE                                         f  count_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.959    clk_IBUF_BUFG
    SLICE_X41Y12         FDPE                                         r  count_reg[1]_P/C
                         clock pessimism             -0.481     1.478    
    SLICE_X41Y12         FDPE (Remov_fdpe_C_PRE)     -0.157     1.321    count_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.234ns (29.043%)  route 0.572ns (70.957%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.442    clk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.168     1.751    count_reg[3]_C_n_0
    SLICE_X39Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.796 r  count[3]_C_i_1/O
                         net (fo=22, routed)          0.270     2.066    count[3]
    SLICE_X39Y13         LUT5 (Prop_lut5_I3_O)        0.048     2.114 f  count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.133     2.247    count_reg[0]_LDC_i_1_n_0
    SLICE_X38Y14         FDPE                                         f  count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.956    clk_IBUF_BUFG
    SLICE_X38Y14         FDPE                                         r  count_reg[0]_P/C
                         clock pessimism             -0.481     1.475    
    SLICE_X38Y14         FDPE (Remov_fdpe_C_PRE)     -0.133     1.342    count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 count_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.197%)  route 0.618ns (72.803%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.443    clk_IBUF_BUFG
    SLICE_X41Y12         FDPE                                         r  count_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.584 f  count_reg[1]_P/Q
                         net (fo=1, routed)           0.098     1.681    count_reg[1]_P_n_0
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.045     1.726 f  count[1]_C_i_1/O
                         net (fo=26, routed)          0.215     1.942    count[1]
    SLICE_X40Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.987 f  row_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.305     2.292    row_reg[2]_LDC_i_2_n_0
    SLICE_X39Y11         FDCE                                         f  row_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.959    clk_IBUF_BUFG
    SLICE_X39Y11         FDCE                                         r  row_reg[2]_C/C
                         clock pessimism             -0.481     1.478    
    SLICE_X39Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    row_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.906    





