
ubuntu-preinstalled/lessecho:     file format elf32-littlearm


Disassembly of section .init:

00000548 <.init>:
 548:	push	{r3, lr}
 54c:	bl	a34 <abort@plt+0x43c>
 550:	pop	{r3, pc}

Disassembly of section .plt:

00000554 <strcmp@plt-0x14>:
 554:	push	{lr}		; (str lr, [sp, #-4]!)
 558:	ldr	lr, [pc, #4]	; 564 <strcmp@plt-0x4>
 55c:	add	lr, pc, lr
 560:	ldr	pc, [lr, #8]!
 564:	andeq	r0, r1, r8, lsr sl

00000568 <strcmp@plt>:
 568:	add	ip, pc, #0, 12
 56c:	add	ip, ip, #16, 20	; 0x10000
 570:	ldr	pc, [ip, #2616]!	; 0xa38

00000574 <__cxa_finalize@plt>:
 574:	add	ip, pc, #0, 12
 578:	add	ip, ip, #16, 20	; 0x10000
 57c:	ldr	pc, [ip, #2608]!	; 0xa30

00000580 <__stack_chk_fail@plt>:
 580:	add	ip, pc, #0, 12
 584:	add	ip, ip, #16, 20	; 0x10000
 588:	ldr	pc, [ip, #2600]!	; 0xa28

0000058c <fwrite@plt>:
 58c:	add	ip, pc, #0, 12
 590:	add	ip, ip, #16, 20	; 0x10000
 594:	ldr	pc, [ip, #2592]!	; 0xa20

00000598 <puts@plt>:
 598:	add	ip, pc, #0, 12
 59c:	add	ip, ip, #16, 20	; 0x10000
 5a0:	ldr	pc, [ip, #2584]!	; 0xa18

000005a4 <__libc_start_main@plt>:
 5a4:	add	ip, pc, #0, 12
 5a8:	add	ip, ip, #16, 20	; 0x10000
 5ac:	ldr	pc, [ip, #2576]!	; 0xa10

000005b0 <__gmon_start__@plt>:
 5b0:	add	ip, pc, #0, 12
 5b4:	add	ip, ip, #16, 20	; 0x10000
 5b8:	ldr	pc, [ip, #2568]!	; 0xa08

000005bc <exit@plt>:
 5bc:	add	ip, pc, #0, 12
 5c0:	add	ip, ip, #16, 20	; 0x10000
 5c4:	ldr	pc, [ip, #2560]!	; 0xa00

000005c8 <strchr@plt>:
 5c8:	add	ip, pc, #0, 12
 5cc:	add	ip, ip, #16, 20	; 0x10000
 5d0:	ldr	pc, [ip, #2552]!	; 0x9f8

000005d4 <putchar@plt>:
 5d4:	add	ip, pc, #0, 12
 5d8:	add	ip, ip, #16, 20	; 0x10000
 5dc:	ldr	pc, [ip, #2544]!	; 0x9f0

000005e0 <__printf_chk@plt>:
 5e0:	add	ip, pc, #0, 12
 5e4:	add	ip, ip, #16, 20	; 0x10000
 5e8:	ldr	pc, [ip, #2536]!	; 0x9e8

000005ec <__fprintf_chk@plt>:
 5ec:	add	ip, pc, #0, 12
 5f0:	add	ip, ip, #16, 20	; 0x10000
 5f4:	ldr	pc, [ip, #2528]!	; 0x9e0

000005f8 <abort@plt>:
 5f8:	add	ip, pc, #0, 12
 5fc:	add	ip, ip, #16, 20	; 0x10000
 600:	ldr	pc, [ip, #2520]!	; 0x9d8

Disassembly of section .text:

00000604 <.text>:
 604:	blmi	ff55315c <abort@plt+0xff552b64>
 608:	push	{r1, r3, r4, r5, r6, sl, lr}
 60c:			; <UNDEFINED> instruction: 0xf1004ff0
 610:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
 614:	svceq	0x0000f1ba
 618:	movthi	pc, #18655	; 0x48df	; <UNPREDICTABLE>
 61c:	ldmdavs	fp, {r0, r1, r3, r7, ip, sp, pc}
 620:			; <UNDEFINED> instruction: 0xf04f9309
 624:	ldrbtmi	r0, [r8], #768	; 0x300
 628:	sbcshi	pc, r4, r0, asr #6
 62c:	stcne	8, cr6, [lr, #-304]	; 0xfffffed0
 630:	blcs	b5e6c4 <abort@plt+0xb5e0cc>
 634:	rschi	pc, r2, r0, asr #32
 638:	msrls	CPSR_f, #14614528	; 0xdf0000
 63c:	ldrbtmi	r4, [r9], #4042	; 0xfca
 640:			; <UNDEFINED> instruction: 0xf109447f
 644:	stmdavc	r3!, {r2, r8, sl}^
 648:	blcs	10cf304 <abort@plt+0x10ced0c>
 64c:	teqhi	lr, r0, lsl #4	; <UNPREDICTABLE>
 650:			; <UNDEFINED> instruction: 0xf013e8df
 654:	teqeq	ip, sp, asr #1
 658:	teqeq	ip, ip, lsr r1
 65c:	teqeq	ip, ip, lsr r1
 660:	teqeq	ip, ip, lsr r1
 664:	teqeq	ip, ip, lsr r1
 668:	teqeq	ip, ip, lsr r1
 66c:	teqeq	ip, ip, lsr r1
 670:	teqeq	ip, ip, lsr r1
 674:	teqeq	ip, ip, lsr r1
 678:	ldrheq	r0, [ip, -r6]!
 67c:	teqeq	ip, ip, lsr r1
 680:	teqeq	ip, ip, lsr r1
 684:	teqeq	ip, ip, lsr r1
 688:	teqeq	ip, ip, lsr r1
 68c:	teqeq	ip, ip, lsr r1
 690:	teqeq	ip, ip, lsr r1
 694:	teqeq	ip, ip, lsr r1
 698:	teqeq	ip, ip, lsr r1
 69c:	teqeq	ip, ip, lsr r1
 6a0:	teqeq	ip, ip, lsr r1
 6a4:	teqeq	ip, ip, lsr r1
 6a8:	teqeq	ip, ip, lsr r1
 6ac:	teqeq	ip, ip, lsr r1
 6b0:	teqeq	ip, ip, lsr r1
 6b4:	teqeq	ip, ip, lsr r1
 6b8:	teqeq	ip, ip, lsr r1
 6bc:	ldrheq	r0, [ip, -r1]!
 6c0:	addseq	r0, sp, ip, lsr #1
 6c4:	rsbseq	r0, lr, pc, lsl #1
 6c8:	teqeq	ip, ip, lsr r1
 6cc:	teqeq	ip, ip, lsr r1
 6d0:	teqeq	ip, ip, lsr r1
 6d4:	subseq	r0, lr, r0, ror r0
 6d8:	subeq	r0, r4, r9, asr r0
 6dc:	stmdbge	r5, {r1, sl, ip, sp}
 6e0:			; <UNDEFINED> instruction: 0xf0004620
 6e4:	blmi	fe87ef70 <abort@plt+0xfe87e978>
 6e8:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
 6ec:	subsvc	r4, r8, r1, lsr #5
 6f0:	msrhi	CPSR_fsx, r0
 6f4:	beq	7cde4 <abort@plt+0x7c7ec>
 6f8:			; <UNDEFINED> instruction: 0xf856d06c
 6fc:	stmdavc	r3!, {r2, r8, r9, sl, fp, lr}
 700:	adcle	r2, r0, sp, lsr #22
 704:	blmi	fe6b88f4 <abort@plt+0xfe6b82fc>
 708:	ldrbtmi	r7, [fp], #-2210	; 0xfffff75e
 70c:	ubfx	r7, sl, #0, #18
 710:	stmdbge	r5, {r1, sl, ip, sp}
 714:			; <UNDEFINED> instruction: 0xf0004620
 718:	ldmvs	fp!, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
 71c:	ldmne	r9!, {r0, r2, r9, fp, ip, pc}^
 720:	adcmi	r3, r2, #67108864	; 0x4000000
 724:	movwvc	r6, #32955	; 0x80bb
 728:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
 72c:	andcs	r4, r0, #989855744	; 0x3b000000
 730:	bfi	r7, sl, #6, #26
 734:	andcs	r4, r0, pc, lsl #19
 738:	mulgt	r2, r4, r8
 73c:	stmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
 740:	movwcc	r1, #6348	; 0x18cc
 744:	addvs	r1, fp, sl, asr #17
 748:	andgt	pc, ip, r4, lsl #17
 74c:	bfi	r7, r0, #6, #12
 750:	stmdbge	r5, {r1, sl, ip, sp}
 754:			; <UNDEFINED> instruction: 0xf0004620
 758:	blmi	fe1feefc <abort@plt+0xfe1fe904>
 75c:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
 760:	andsvs	r4, sp, r1, lsr #5
 764:	andeq	pc, r4, r9, lsl #17
 768:	stmmi	r4, {r2, r6, r7, r8, ip, lr, pc}
 76c:			; <UNDEFINED> instruction: 0xf0004478
 770:	stmibmi	r3, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
 774:	ldrbtmi	r3, [r9], #-1026	; 0xfffffbfe
 778:			; <UNDEFINED> instruction: 0xf7ff4620
 77c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 780:	blmi	fe034d80 <abort@plt+0xfe034788>
 784:	ldrbtmi	r4, [fp], #-2688	; 0xfffff580
 788:	andsvs	r4, sl, sl, ror r4
 78c:	strcc	lr, [r2], #-1970	; 0xfffff84e
 790:	strtmi	sl, [r0], -r5, lsl #18
 794:			; <UNDEFINED> instruction: 0xf9c8f000
 798:	stmdbls	r5, {r2, r3, r4, r5, r6, r8, r9, fp, lr}
 79c:	adcmi	r4, r1, #2063597568	; 0x7b000000
 7a0:			; <UNDEFINED> instruction: 0xd1a77018
 7a4:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
 7a8:			; <UNDEFINED> instruction: 0xf9a8f000
 7ac:	stmiavc	r2!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}
 7b0:	andsvc	r4, sl, fp, ror r4
 7b4:	blmi	1e3a634 <abort@plt+0x1e3a03c>
 7b8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 7bc:			; <UNDEFINED> instruction: 0xe799601a
 7c0:	subcs	r4, lr, #120832	; 0x1d800
 7c4:	tstcs	r1, r6, ror r8
 7c8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
 7cc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 7d0:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
 7d4:	blmi	18531a8 <abort@plt+0x1852bb0>
 7d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 7dc:	blls	25a84c <abort@plt+0x25a254>
 7e0:			; <UNDEFINED> instruction: 0xf040405a
 7e4:	andcs	r8, r0, fp, lsr #1
 7e8:	pop	{r0, r1, r3, ip, sp, pc}
 7ec:	stmiavc	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 7f0:	cmnle	pc, r0, lsl #22
 7f4:	beq	7cee4 <abort@plt+0x7c8ec>
 7f8:	strcc	sp, [r4], -ip, ror #1
 7fc:	ldrdhi	pc, [r8, pc]!	; <UNPREDICTABLE>
 800:	ldrbcc	pc, [pc, #266]!	; 912 <abort@plt+0x31a>	; <UNPREDICTABLE>
 804:	ldrdlt	pc, [r4, pc]!	; <UNPREDICTABLE>
 808:			; <UNDEFINED> instruction: 0xf8df1f33
 80c:	ldrbtmi	sl, [r8], #420	; 0x1a4
 810:			; <UNDEFINED> instruction: 0xf1089302
 814:	blmi	19c284c <abort@plt+0x19c2254>
 818:	ldrbtmi	r4, [sl], #1275	; 0x4fb
 81c:	movwls	r4, #13435	; 0x347b
 820:			; <UNDEFINED> instruction: 0xf8539b02
 824:	strls	r7, [r5, -r4, lsl #30]
 828:	movwls	r7, #10297	; 0x2839
 82c:			; <UNDEFINED> instruction: 0xf8dfb361
 830:	ldrtmi	r9, [lr], -r8, lsl #3
 834:			; <UNDEFINED> instruction: 0xf10944f9
 838:	and	r0, r3, ip, lsl #8
 83c:	strls	r3, [r5], -r1, lsl #12
 840:	movwlt	r7, #38961	; 0x9831
 844:			; <UNDEFINED> instruction: 0xf7ff4620
 848:	stmdacs	r0, {r6, r7, r9, sl, fp, sp, lr, pc}
 84c:			; <UNDEFINED> instruction: 0xf8d9d0f6
 850:	stmdblt	r3!, {ip, sp}
 854:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
 858:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
 85c:	mrrcmi	9, 12, fp, r8, cr3	; <UNPREDICTABLE>
 860:	ldmdbmi	r8, {r0, r1, r3, r4, r5, r9, sl, lr}^
 864:	ldrbtmi	r2, [ip], #-1
 868:	stmdavc	r2!, {r0, r3, r4, r5, r6, sl, lr}^
 86c:	strls	r7, [r0], #-2084	; 0xfffff7dc
 870:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
 874:	eorcs	fp, r0, r5, lsr r3
 878:			; <UNDEFINED> instruction: 0xf7ff3d01
 87c:	strb	lr, [pc, ip, lsr #29]
 880:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
 884:			; <UNDEFINED> instruction: 0xe735601c
 888:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
 88c:	mvnle	r2, r0, lsl #22
 890:	ldmdavc	r9!, {r0, r2, r8, r9, sl, ip, pc}
 894:	rscle	r2, sp, r0, lsl #18
 898:			; <UNDEFINED> instruction: 0xf7ff4640
 89c:			; <UNDEFINED> instruction: 0xb128ee96
 8a0:	ldrdcs	pc, [r0], -fp
 8a4:	andcs	r4, r1, r1, asr r6
 8a8:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
 8ac:	ldmdavc	r8, {r0, r2, r8, r9, fp, ip, pc}
 8b0:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
 8b4:	mrrcne	11, 0, r9, sl, cr5
 8b8:	ldmdavc	r9, {r0, r2, r9, ip, pc}^
 8bc:	mvnle	r2, r0, lsl #18
 8c0:	bicsle	r2, r8, r0, lsl #26
 8c4:			; <UNDEFINED> instruction: 0xf7ff200a
 8c8:	str	lr, [r3, r6, lsl #29]
 8cc:	ldrbtmi	r4, [r8], #-2111	; 0xfffff7c1
 8d0:			; <UNDEFINED> instruction: 0xf914f000
 8d4:	strcc	r4, [r2], #-2366	; 0xfffff6c2
 8d8:			; <UNDEFINED> instruction: 0x46204479
 8dc:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 8e0:	ldmdbmi	ip!, {r7, r8, ip, sp, pc}
 8e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
 8e8:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
 8ec:	blmi	aef5f4 <abort@plt+0xaeeffc>
 8f0:	ldmdami	r9!, {r1, r2, r3, r6, r9, sp}
 8f4:			; <UNDEFINED> instruction: 0xf8582101
 8f8:	ldrbtmi	r3, [r8], #-3
 8fc:			; <UNDEFINED> instruction: 0xf7ff681b
 900:	strb	lr, [r7, -r6, asr #28]!
 904:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
 908:	stmdbcs	r0, {r1, sp, lr, pc}
 90c:	svcge	0x0062f43f
 910:	svcne	0x0001f812
 914:	mvnsle	r2, r0, lsr #18
 918:	ldrmi	sl, [r3], -r6, lsl #16
 91c:	and	r4, r3, r2, lsl #12
 920:	andle	r2, r6, r4, lsr #18
 924:	blne	7e934 <abort@plt+0x7e33c>
 928:	svcne	0x0001f813
 92c:	svceq	0x00dff011
 930:	movwcs	sp, #502	; 0x1f6
 934:			; <UNDEFINED> instruction: 0xf7ff7013
 938:	smlaldx	lr, fp, r0, lr
 93c:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 940:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
 944:			; <UNDEFINED> instruction: 0xf8daf000
 948:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
 94c:			; <UNDEFINED> instruction: 0xf8d6f000
 950:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
 954:			; <UNDEFINED> instruction: 0xf8d2f000
 958:	muleq	r1, r0, r9
 95c:	andeq	r0, r0, ip, asr #32
 960:	andeq	r0, r1, r2, ror r9
 964:	ldrdeq	r0, [r1], -r6
 968:	ldrdeq	r0, [r1], -r4
 96c:	andeq	r0, r1, sl, lsl r9
 970:	strdeq	r0, [r1], -sl
 974:	ldrdeq	r0, [r1], -r8
 978:	andeq	r0, r1, sl, lsr #17
 97c:	andeq	r0, r0, r0, ror #9
 980:	ldrdeq	r0, [r0], -r2
 984:	andeq	r0, r1, r2, lsl #17
 988:	andeq	r0, r0, r8, ror #10
 98c:	andeq	r0, r1, r8, ror #16
 990:	andeq	r0, r0, sl, lsl #9
 994:	andeq	r0, r1, r4, asr r8
 998:	andeq	r0, r1, sl, asr r8
 99c:	andeq	r0, r0, r0, asr r0
 9a0:	andeq	r0, r0, r8, asr #9
 9a4:	andeq	r0, r1, r0, asr #15
 9a8:	andeq	r0, r1, r6, lsl #16
 9ac:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
 9b0:	andeq	r0, r0, r2, lsl r5
 9b4:	strdeq	r0, [r1], -r8
 9b8:	andeq	r0, r1, r0, ror #15
 9bc:			; <UNDEFINED> instruction: 0x000107b2
 9c0:	muleq	r1, lr, r7
 9c4:			; <UNDEFINED> instruction: 0x000004bc
 9c8:	andeq	r0, r1, r6, lsl #15
 9cc:	andeq	r0, r0, lr, lsr r4
 9d0:	andeq	r0, r0, ip, lsl #8
 9d4:	andeq	r0, r0, r6, lsl #8
 9d8:	muleq	r0, sl, r3
 9dc:	andeq	r0, r0, r6, lsl r3
 9e0:			; <UNDEFINED> instruction: 0x000003b2
 9e4:	andeq	r0, r0, r2, lsr r3
 9e8:	andeq	r0, r0, r2, lsl r3
 9ec:	bleq	3cb30 <abort@plt+0x3c538>
 9f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 9f4:	strbtmi	fp, [sl], -r2, lsl #24
 9f8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 9fc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a00:	ldrmi	sl, [sl], #776	; 0x308
 a04:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a08:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a0c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a10:			; <UNDEFINED> instruction: 0xf85a4b06
 a14:	stmdami	r6, {r0, r1, ip, sp}
 a18:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a1c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
 a20:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
 a24:	andeq	r0, r1, r8, ror r5
 a28:	andeq	r0, r0, r0, asr #32
 a2c:	andeq	r0, r0, r8, asr r0
 a30:	andeq	r0, r0, ip, asr r0
 a34:	ldr	r3, [pc, #20]	; a50 <abort@plt+0x458>
 a38:	ldr	r2, [pc, #20]	; a54 <abort@plt+0x45c>
 a3c:	add	r3, pc, r3
 a40:	ldr	r2, [r3, r2]
 a44:	cmp	r2, #0
 a48:	bxeq	lr
 a4c:	b	5b0 <__gmon_start__@plt>
 a50:	andeq	r0, r1, r8, asr r5
 a54:	andeq	r0, r0, r4, asr r0
 a58:	blmi	1d2a78 <abort@plt+0x1d2480>
 a5c:	bmi	1d1c44 <abort@plt+0x1d164c>
 a60:	addmi	r4, r3, #2063597568	; 0x7b000000
 a64:	andle	r4, r3, sl, ror r4
 a68:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a6c:	ldrmi	fp, [r8, -r3, lsl #2]
 a70:	svclt	0x00004770
 a74:			; <UNDEFINED> instruction: 0x000105b4
 a78:			; <UNDEFINED> instruction: 0x000105b0
 a7c:	andeq	r0, r1, r4, lsr r5
 a80:	andeq	r0, r0, r8, asr #32
 a84:	stmdbmi	r9, {r3, fp, lr}
 a88:	bmi	251c70 <abort@plt+0x251678>
 a8c:	bne	251c78 <abort@plt+0x251680>
 a90:	svceq	0x00cb447a
 a94:			; <UNDEFINED> instruction: 0x01a1eb03
 a98:	andle	r1, r3, r9, asr #32
 a9c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 aa0:	ldrmi	fp, [r8, -r3, lsl #2]
 aa4:	svclt	0x00004770
 aa8:	andeq	r0, r1, r8, lsl #11
 aac:	andeq	r0, r1, r4, lsl #11
 ab0:	andeq	r0, r1, r8, lsl #10
 ab4:	andeq	r0, r0, r0, rrx
 ab8:	blmi	2adee0 <abort@plt+0x2ad8e8>
 abc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 ac0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 ac4:	blmi	26f078 <abort@plt+0x26ea80>
 ac8:	ldrdlt	r5, [r3, -r3]!
 acc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 ad0:			; <UNDEFINED> instruction: 0xf7ff6818
 ad4:			; <UNDEFINED> instruction: 0xf7ffed50
 ad8:	blmi	1c09dc <abort@plt+0x1c03e4>
 adc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 ae0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 ae4:	andeq	r0, r1, r2, asr r5
 ae8:	ldrdeq	r0, [r1], -r8
 aec:	andeq	r0, r0, r4, asr #32
 af0:	andeq	r0, r1, r2, lsr r5
 af4:	andeq	r0, r1, r2, lsr r5
 af8:	svclt	0x0000e7c4
 afc:	tstcs	r1, r7, lsl #24
 b00:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
 b04:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
 b08:	strtmi	r4, [r0], -r3, lsl #12
 b0c:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
 b10:			; <UNDEFINED> instruction: 0xf7ff6800
 b14:	andcs	lr, r1, ip, ror #26
 b18:	ldcl	7, cr15, [r0, #-1020]	; 0xfffffc04
 b1c:	muleq	r1, r6, r4
 b20:	andeq	r0, r0, r0, asr r0
 b24:	andeq	r0, r0, sl, lsl #2
 b28:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
 b2c:	svclt	0x00182b20
 b30:	tstle	r5, r9, lsl #22
 b34:	svccc	0x0001f810
 b38:	svclt	0x00182b09
 b3c:	rscsle	r2, r9, r0, lsr #22
 b40:	svclt	0x00042b2d
 b44:			; <UNDEFINED> instruction: 0xf04f3001
 b48:	andle	r0, r4, r1, lsl #24
 b4c:			; <UNDEFINED> instruction: 0xf04f2b2b
 b50:	svclt	0x00080c00
 b54:	stmdavc	r2, {r0, ip, sp}
 b58:	svclt	0x00182a30
 b5c:	eorle	r2, fp, sl, lsl #12
 b60:	and	r2, r3, r0, lsl #8
 b64:	strcc	pc, [r6], #-2820	; 0xfffff4fc
 b68:	svccs	0x0001f810
 b6c:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
 b70:	strbeq	pc, [r1, -r2, lsr #3]!	; <UNPREDICTABLE>
 b74:	sfmcs	f3, 1, [r9, #-884]	; 0xfffffc8c
 b78:	svccs	0x0005d90a
 b7c:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
 b80:	strbeq	pc, [r1, #-418]	; 0xfffffe5e	; <UNPREDICTABLE>
 b84:			; <UNDEFINED> instruction: 0xf1a2bf98
 b88:	stmdble	r1, {r0, r1, r2, r4, r6, r8, r9}
 b8c:	stmdale	r1, {r0, r2, r8, sl, fp, sp}
 b90:	blle	ff9d1664 <abort@plt+0xff9d106c>
 b94:	svclt	0x00182a20
 b98:	tstle	r5, r9, lsl #20
 b9c:	svccc	0x0001f810
 ba0:	svclt	0x00182b09
 ba4:	rscsle	r2, r9, r0, lsr #22
 ba8:			; <UNDEFINED> instruction: 0xf1bc6008
 bac:	andle	r0, r0, r0, lsl #30
 bb0:	strtmi	r4, [r0], -r4, ror #4
 bb4:			; <UNDEFINED> instruction: 0x4770bcf0
 bb8:	bcs	1e1ecc8 <abort@plt+0x1e1e6d0>
 bbc:	andcc	fp, r1, r5, lsl pc
 bc0:	strcs	r7, [r8], -r2, lsl #17
 bc4:	svclt	0x00083002
 bc8:	bfi	r2, r0, (invalid: 12:9)
 bcc:	mvnsmi	lr, #737280	; 0xb4000
 bd0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 bd4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 bd8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 bdc:	ldc	7, cr15, [r4], #1020	; 0x3fc
 be0:	blne	1d91ddc <abort@plt+0x1d917e4>
 be4:	strhle	r1, [sl], -r6
 be8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 bec:	svccc	0x0004f855
 bf0:	strbmi	r3, [sl], -r1, lsl #8
 bf4:	ldrtmi	r4, [r8], -r1, asr #12
 bf8:	adcmi	r4, r6, #152, 14	; 0x2600000
 bfc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 c00:	svclt	0x000083f8
 c04:			; <UNDEFINED> instruction: 0x000102ba
 c08:			; <UNDEFINED> instruction: 0x000102b0
 c0c:	svclt	0x00004770

Disassembly of section .fini:

00000c10 <.fini>:
 c10:	push	{r3, lr}
 c14:	pop	{r3, pc}
