// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Thu Nov  7 18:37:41 2024
// Host        : THX_HP running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_hls_0_0_sim_netlist.v
// Design      : design_1_sobel_hls_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_hls_0_0,sobel_hls,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "sobel_hls,Vivado 2023.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    S_AXIS_TVALID,
    S_AXIS_TREADY,
    S_AXIS_TDATA,
    S_AXIS_TLAST,
    S_AXIS_TKEEP,
    S_AXIS_TSTRB,
    M_AXIS_TVALID,
    M_AXIS_TREADY,
    M_AXIS_TDATA,
    M_AXIS_TLAST,
    M_AXIS_TKEEP,
    M_AXIS_TSTRB);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input S_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output S_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [31:0]S_AXIS_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TLAST" *) input [0:0]S_AXIS_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TKEEP" *) input [3:0]S_AXIS_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input [3:0]S_AXIS_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) output M_AXIS_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input M_AXIS_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]M_AXIS_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TLAST" *) output [0:0]M_AXIS_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TKEEP" *) output [3:0]M_AXIS_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) output [3:0]M_AXIS_TSTRB;

  wire \<const0> ;
  wire [7:0]\^M_AXIS_TDATA ;
  wire [0:0]M_AXIS_TLAST;
  wire M_AXIS_TREADY;
  wire M_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire S_AXIS_TREADY;
  wire S_AXIS_TVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:8]NLW_inst_M_AXIS_TDATA_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXIS_TKEEP_UNCONNECTED;
  wire [3:0]NLW_inst_M_AXIS_TSTRB_UNCONNECTED;

  assign M_AXIS_TDATA[31] = \<const0> ;
  assign M_AXIS_TDATA[30] = \<const0> ;
  assign M_AXIS_TDATA[29] = \<const0> ;
  assign M_AXIS_TDATA[28] = \<const0> ;
  assign M_AXIS_TDATA[27] = \<const0> ;
  assign M_AXIS_TDATA[26] = \<const0> ;
  assign M_AXIS_TDATA[25] = \<const0> ;
  assign M_AXIS_TDATA[24] = \<const0> ;
  assign M_AXIS_TDATA[23] = \<const0> ;
  assign M_AXIS_TDATA[22] = \<const0> ;
  assign M_AXIS_TDATA[21] = \<const0> ;
  assign M_AXIS_TDATA[20] = \<const0> ;
  assign M_AXIS_TDATA[19] = \<const0> ;
  assign M_AXIS_TDATA[18] = \<const0> ;
  assign M_AXIS_TDATA[17] = \<const0> ;
  assign M_AXIS_TDATA[16] = \<const0> ;
  assign M_AXIS_TDATA[15] = \<const0> ;
  assign M_AXIS_TDATA[14] = \<const0> ;
  assign M_AXIS_TDATA[13] = \<const0> ;
  assign M_AXIS_TDATA[12] = \<const0> ;
  assign M_AXIS_TDATA[11] = \<const0> ;
  assign M_AXIS_TDATA[10] = \<const0> ;
  assign M_AXIS_TDATA[9] = \<const0> ;
  assign M_AXIS_TDATA[8] = \<const0> ;
  assign M_AXIS_TDATA[7:0] = \^M_AXIS_TDATA [7:0];
  assign M_AXIS_TKEEP[3] = \<const0> ;
  assign M_AXIS_TKEEP[2] = \<const0> ;
  assign M_AXIS_TKEEP[1] = \<const0> ;
  assign M_AXIS_TKEEP[0] = \<const0> ;
  assign M_AXIS_TSTRB[3] = \<const0> ;
  assign M_AXIS_TSTRB[2] = \<const0> ;
  assign M_AXIS_TSTRB[1] = \<const0> ;
  assign M_AXIS_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "8'b00000001" *) 
  (* ap_ST_fsm_state2 = "8'b00000010" *) 
  (* ap_ST_fsm_state3 = "8'b00000100" *) 
  (* ap_ST_fsm_state4 = "8'b00001000" *) 
  (* ap_ST_fsm_state5 = "8'b00010000" *) 
  (* ap_ST_fsm_state6 = "8'b00100000" *) 
  (* ap_ST_fsm_state7 = "8'b01000000" *) 
  (* ap_ST_fsm_state8 = "8'b10000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls inst
       (.M_AXIS_TDATA({NLW_inst_M_AXIS_TDATA_UNCONNECTED[31:8],\^M_AXIS_TDATA }),
        .M_AXIS_TKEEP(NLW_inst_M_AXIS_TKEEP_UNCONNECTED[3:0]),
        .M_AXIS_TLAST(M_AXIS_TLAST),
        .M_AXIS_TREADY(M_AXIS_TREADY),
        .M_AXIS_TSTRB(NLW_inst_M_AXIS_TSTRB_UNCONNECTED[3:0]),
        .M_AXIS_TVALID(M_AXIS_TVALID),
        .S_AXIS_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S_AXIS_TDATA[7:0]}),
        .S_AXIS_TKEEP({1'b0,1'b0,1'b0,1'b0}),
        .S_AXIS_TLAST(1'b0),
        .S_AXIS_TREADY(S_AXIS_TREADY),
        .S_AXIS_TSTRB({1'b0,1'b0,1'b0,1'b0}),
        .S_AXIS_TVALID(S_AXIS_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n));
endmodule

(* ap_ST_fsm_state1 = "8'b00000001" *) (* ap_ST_fsm_state2 = "8'b00000010" *) (* ap_ST_fsm_state3 = "8'b00000100" *) 
(* ap_ST_fsm_state4 = "8'b00001000" *) (* ap_ST_fsm_state5 = "8'b00010000" *) (* ap_ST_fsm_state6 = "8'b00100000" *) 
(* ap_ST_fsm_state7 = "8'b01000000" *) (* ap_ST_fsm_state8 = "8'b10000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls
   (ap_clk,
    ap_rst_n,
    S_AXIS_TDATA,
    S_AXIS_TVALID,
    S_AXIS_TREADY,
    S_AXIS_TKEEP,
    S_AXIS_TSTRB,
    S_AXIS_TLAST,
    M_AXIS_TDATA,
    M_AXIS_TVALID,
    M_AXIS_TREADY,
    M_AXIS_TKEEP,
    M_AXIS_TSTRB,
    M_AXIS_TLAST);
  input ap_clk;
  input ap_rst_n;
  input [31:0]S_AXIS_TDATA;
  input S_AXIS_TVALID;
  output S_AXIS_TREADY;
  input [3:0]S_AXIS_TKEEP;
  input [3:0]S_AXIS_TSTRB;
  input [0:0]S_AXIS_TLAST;
  output [31:0]M_AXIS_TDATA;
  output M_AXIS_TVALID;
  input M_AXIS_TREADY;
  output [3:0]M_AXIS_TKEEP;
  output [3:0]M_AXIS_TSTRB;
  output [0:0]M_AXIS_TLAST;

  wire \<const0> ;
  wire [7:0]\^M_AXIS_TDATA ;
  wire [0:0]M_AXIS_TLAST;
  wire M_AXIS_TREADY;
  wire M_AXIS_TREADY_int_regslice;
  wire M_AXIS_TVALID;
  wire [31:0]S_AXIS_TDATA;
  wire [7:0]S_AXIS_TDATA_int_regslice;
  wire S_AXIS_TREADY;
  wire S_AXIS_TVALID;
  wire S_AXIS_TVALID_int_regslice;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [5:5]ap_NS_fsm;
  wire [7:0]ap_NS_fsm__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire frame_10_ce1;
  wire frame_10_ce2;
  wire [7:0]frame_10_q0;
  wire [7:0]frame_10_q1;
  wire [7:0]frame_10_q2;
  wire frame_10_we0;
  wire frame_11_ce0;
  wire frame_11_ce1;
  wire frame_11_ce2;
  wire [7:0]frame_11_q0;
  wire [7:0]frame_11_q1;
  wire [7:0]frame_11_q2;
  wire frame_11_we0;
  wire frame_12_ce1;
  wire frame_12_ce2;
  wire [7:0]frame_12_q0;
  wire [7:0]frame_12_q1;
  wire [7:0]frame_12_q2;
  wire frame_12_we0;
  wire frame_13_ce1;
  wire frame_13_ce2;
  wire [7:0]frame_13_q0;
  wire [7:0]frame_13_q1;
  wire [7:0]frame_13_q2;
  wire frame_13_we0;
  wire frame_14_ce0;
  wire frame_14_ce1;
  wire frame_14_ce2;
  wire [7:0]frame_14_q0;
  wire [7:0]frame_14_q1;
  wire [7:0]frame_14_q2;
  wire frame_14_we0;
  wire frame_15_ce1;
  wire frame_15_ce2;
  wire [7:0]frame_15_q0;
  wire [7:0]frame_15_q1;
  wire [7:0]frame_15_q2;
  wire frame_15_we0;
  wire frame_16_ce1;
  wire frame_16_ce2;
  wire [7:0]frame_16_q0;
  wire [7:0]frame_16_q1;
  wire [7:0]frame_16_q2;
  wire frame_16_we0;
  wire frame_17_ce0;
  wire frame_17_ce1;
  wire frame_17_ce2;
  wire [7:0]frame_17_q0;
  wire [7:0]frame_17_q1;
  wire [7:0]frame_17_q2;
  wire frame_17_we0;
  wire frame_18_ce1;
  wire frame_18_ce2;
  wire [7:0]frame_18_q0;
  wire [7:0]frame_18_q1;
  wire [7:0]frame_18_q2;
  wire frame_18_we0;
  wire frame_19_ce1;
  wire frame_19_ce2;
  wire [7:0]frame_19_q0;
  wire [7:0]frame_19_q1;
  wire [7:0]frame_19_q2;
  wire frame_19_we0;
  wire [10:4]frame_1_address0;
  wire frame_1_ce1;
  wire frame_1_ce2;
  wire [7:0]frame_1_q0;
  wire [7:0]frame_1_q1;
  wire [7:0]frame_1_q2;
  wire frame_1_we0;
  wire frame_20_ce0;
  wire frame_20_ce1;
  wire frame_20_ce2;
  wire [7:0]frame_20_q0;
  wire [7:0]frame_20_q1;
  wire [7:0]frame_20_q2;
  wire frame_20_we0;
  wire frame_21_ce1;
  wire frame_21_ce2;
  wire [7:0]frame_21_q0;
  wire [7:0]frame_21_q1;
  wire [7:0]frame_21_q2;
  wire frame_21_we0;
  wire frame_22_ce1;
  wire frame_22_ce2;
  wire [7:0]frame_22_q0;
  wire [7:0]frame_22_q1;
  wire [7:0]frame_22_q2;
  wire frame_22_we0;
  wire frame_23_ce0;
  wire frame_23_ce1;
  wire frame_23_ce2;
  wire [7:0]frame_23_q0;
  wire [7:0]frame_23_q1;
  wire [7:0]frame_23_q2;
  wire frame_23_we0;
  wire frame_24_ce1;
  wire frame_24_ce2;
  wire [7:0]frame_24_q0;
  wire [7:0]frame_24_q1;
  wire [7:0]frame_24_q2;
  wire frame_24_we0;
  wire frame_25_ce1;
  wire frame_25_ce2;
  wire [7:0]frame_25_q0;
  wire [7:0]frame_25_q1;
  wire [7:0]frame_25_q2;
  wire frame_25_we0;
  wire frame_26_ce0;
  wire frame_26_ce1;
  wire frame_26_ce2;
  wire [7:0]frame_26_q0;
  wire [7:0]frame_26_q1;
  wire [7:0]frame_26_q2;
  wire frame_26_we0;
  wire frame_27_ce1;
  wire frame_27_ce2;
  wire [7:0]frame_27_q0;
  wire [7:0]frame_27_q1;
  wire [7:0]frame_27_q2;
  wire frame_27_we0;
  wire frame_28_ce1;
  wire frame_28_ce2;
  wire [7:0]frame_28_q0;
  wire [7:0]frame_28_q1;
  wire [7:0]frame_28_q2;
  wire frame_28_we0;
  wire frame_29_ce0;
  wire frame_29_ce1;
  wire frame_29_ce2;
  wire [7:0]frame_29_q0;
  wire [7:0]frame_29_q1;
  wire [7:0]frame_29_q2;
  wire frame_29_we0;
  wire [10:0]frame_2_address0;
  wire frame_2_ce0;
  wire frame_2_ce1;
  wire frame_2_ce2;
  wire [7:0]frame_2_q0;
  wire [7:0]frame_2_q1;
  wire [7:0]frame_2_q2;
  wire frame_2_we0;
  wire frame_30_ce1;
  wire frame_30_ce2;
  wire [7:0]frame_30_q0;
  wire [7:0]frame_30_q1;
  wire [7:0]frame_30_q2;
  wire frame_30_we0;
  wire frame_31_ce1;
  wire frame_31_ce2;
  wire [7:0]frame_31_q0;
  wire [7:0]frame_31_q1;
  wire [7:0]frame_31_q2;
  wire frame_31_we0;
  wire frame_32_ce0;
  wire frame_32_ce1;
  wire frame_32_ce2;
  wire [7:0]frame_32_q0;
  wire [7:0]frame_32_q1;
  wire [7:0]frame_32_q2;
  wire frame_32_we0;
  wire frame_33_ce1;
  wire frame_33_ce2;
  wire [7:0]frame_33_q0;
  wire [7:0]frame_33_q1;
  wire [7:0]frame_33_q2;
  wire frame_33_we0;
  wire frame_34_ce1;
  wire frame_34_ce2;
  wire [7:0]frame_34_q0;
  wire [7:0]frame_34_q1;
  wire [7:0]frame_34_q2;
  wire frame_34_we0;
  wire frame_35_ce0;
  wire frame_35_ce1;
  wire frame_35_ce2;
  wire [7:0]frame_35_q0;
  wire [7:0]frame_35_q1;
  wire [7:0]frame_35_q2;
  wire frame_35_we0;
  wire frame_36_ce1;
  wire frame_36_ce2;
  wire [7:0]frame_36_q0;
  wire [7:0]frame_36_q1;
  wire [7:0]frame_36_q2;
  wire frame_36_we0;
  wire frame_37_ce1;
  wire frame_37_ce2;
  wire [7:0]frame_37_q0;
  wire [7:0]frame_37_q1;
  wire [7:0]frame_37_q2;
  wire frame_37_we0;
  wire frame_38_ce0;
  wire frame_38_ce1;
  wire frame_38_ce2;
  wire [7:0]frame_38_q0;
  wire [7:0]frame_38_q1;
  wire [7:0]frame_38_q2;
  wire frame_38_we0;
  wire frame_39_ce1;
  wire frame_39_ce2;
  wire [7:0]frame_39_q0;
  wire [7:0]frame_39_q1;
  wire [7:0]frame_39_q2;
  wire frame_39_we0;
  wire frame_3_ce1;
  wire frame_3_ce2;
  wire [7:0]frame_3_q0;
  wire [7:0]frame_3_q1;
  wire [7:0]frame_3_q2;
  wire frame_3_we0;
  wire frame_40_ce1;
  wire frame_40_ce2;
  wire [7:0]frame_40_q0;
  wire [7:0]frame_40_q1;
  wire [7:0]frame_40_q2;
  wire frame_40_we0;
  wire frame_41_ce0;
  wire frame_41_ce1;
  wire frame_41_ce2;
  wire [7:0]frame_41_q0;
  wire [7:0]frame_41_q1;
  wire [7:0]frame_41_q2;
  wire frame_41_we0;
  wire frame_42_ce1;
  wire frame_42_ce2;
  wire [7:0]frame_42_q0;
  wire [7:0]frame_42_q1;
  wire [7:0]frame_42_q2;
  wire frame_42_we0;
  wire frame_43_ce1;
  wire frame_43_ce2;
  wire [7:0]frame_43_q0;
  wire [7:0]frame_43_q1;
  wire [7:0]frame_43_q2;
  wire frame_43_we0;
  wire frame_44_ce0;
  wire frame_44_ce1;
  wire frame_44_ce2;
  wire [7:0]frame_44_q0;
  wire [7:0]frame_44_q1;
  wire [7:0]frame_44_q2;
  wire frame_44_we0;
  wire frame_45_ce1;
  wire frame_45_ce2;
  wire [7:0]frame_45_q0;
  wire [7:0]frame_45_q1;
  wire [7:0]frame_45_q2;
  wire frame_45_we0;
  wire frame_46_ce1;
  wire frame_46_ce2;
  wire [7:0]frame_46_q0;
  wire [7:0]frame_46_q1;
  wire [7:0]frame_46_q2;
  wire frame_46_we0;
  wire frame_47_ce0;
  wire frame_47_ce1;
  wire frame_47_ce2;
  wire [7:0]frame_47_q0;
  wire [7:0]frame_47_q1;
  wire [7:0]frame_47_q2;
  wire frame_47_we0;
  wire frame_4_ce1;
  wire frame_4_ce2;
  wire [7:0]frame_4_q0;
  wire [7:0]frame_4_q1;
  wire [7:0]frame_4_q2;
  wire frame_4_we0;
  wire frame_5_ce0;
  wire frame_5_ce1;
  wire frame_5_ce2;
  wire [7:0]frame_5_q0;
  wire [7:0]frame_5_q1;
  wire [7:0]frame_5_q2;
  wire frame_5_we0;
  wire frame_6_ce1;
  wire frame_6_ce2;
  wire [7:0]frame_6_q0;
  wire [7:0]frame_6_q1;
  wire [7:0]frame_6_q2;
  wire frame_6_we0;
  wire frame_7_ce1;
  wire frame_7_ce2;
  wire [7:0]frame_7_q0;
  wire [7:0]frame_7_q1;
  wire [7:0]frame_7_q2;
  wire frame_7_we0;
  wire frame_8_ce0;
  wire frame_8_ce1;
  wire frame_8_ce2;
  wire [7:0]frame_8_q0;
  wire [7:0]frame_8_q1;
  wire [7:0]frame_8_q2;
  wire frame_8_we0;
  wire frame_9_ce1;
  wire frame_9_ce2;
  wire [7:0]frame_9_q0;
  wire [7:0]frame_9_q1;
  wire [7:0]frame_9_q2;
  wire frame_9_we0;
  wire [10:4]frame_address0;
  wire frame_ce1;
  wire frame_ce2;
  wire [7:0]frame_q0;
  wire [7:0]frame_q1;
  wire [7:0]frame_q2;
  wire frame_we0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  wire [7:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_43;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_62;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_95;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1;
  wire [10:4]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1;
  wire [10:4]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1;
  wire [10:4]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_169;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_170;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197;
  wire [11:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0;
  wire [7:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0;
  wire [7:0]grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_3;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_4;
  wire [7:0]output_10_q0;
  wire output_10_we0;
  wire [7:0]output_11_q0;
  wire output_11_we0;
  wire [7:0]output_12_q0;
  wire output_12_we0;
  wire [7:0]output_13_q0;
  wire output_13_we0;
  wire [7:0]output_14_q0;
  wire output_14_we0;
  wire [7:0]output_15_q0;
  wire output_15_we0;
  wire [7:0]output_1_q0;
  wire output_1_we0;
  wire [7:0]output_2_q0;
  wire output_2_we0;
  wire [7:0]output_3_q0;
  wire output_3_we0;
  wire [7:0]output_4_q0;
  wire output_4_we0;
  wire [7:0]output_5_q0;
  wire output_5_we0;
  wire [7:0]output_6_q0;
  wire output_6_we0;
  wire [7:0]output_7_q0;
  wire output_7_we0;
  wire [7:0]output_8_q0;
  wire output_8_we0;
  wire [7:0]output_9_q0;
  wire output_9_we0;
  wire [11:0]output_address0;
  wire output_ce0;
  wire [7:0]output_q0;
  wire output_we0;

  assign M_AXIS_TDATA[31] = \<const0> ;
  assign M_AXIS_TDATA[30] = \<const0> ;
  assign M_AXIS_TDATA[29] = \<const0> ;
  assign M_AXIS_TDATA[28] = \<const0> ;
  assign M_AXIS_TDATA[27] = \<const0> ;
  assign M_AXIS_TDATA[26] = \<const0> ;
  assign M_AXIS_TDATA[25] = \<const0> ;
  assign M_AXIS_TDATA[24] = \<const0> ;
  assign M_AXIS_TDATA[23] = \<const0> ;
  assign M_AXIS_TDATA[22] = \<const0> ;
  assign M_AXIS_TDATA[21] = \<const0> ;
  assign M_AXIS_TDATA[20] = \<const0> ;
  assign M_AXIS_TDATA[19] = \<const0> ;
  assign M_AXIS_TDATA[18] = \<const0> ;
  assign M_AXIS_TDATA[17] = \<const0> ;
  assign M_AXIS_TDATA[16] = \<const0> ;
  assign M_AXIS_TDATA[15] = \<const0> ;
  assign M_AXIS_TDATA[14] = \<const0> ;
  assign M_AXIS_TDATA[13] = \<const0> ;
  assign M_AXIS_TDATA[12] = \<const0> ;
  assign M_AXIS_TDATA[11] = \<const0> ;
  assign M_AXIS_TDATA[10] = \<const0> ;
  assign M_AXIS_TDATA[9] = \<const0> ;
  assign M_AXIS_TDATA[8] = \<const0> ;
  assign M_AXIS_TDATA[7:0] = \^M_AXIS_TDATA [7:0];
  assign M_AXIS_TKEEP[3] = \<const0> ;
  assign M_AXIS_TKEEP[2] = \<const0> ;
  assign M_AXIS_TKEEP[1] = \<const0> ;
  assign M_AXIS_TKEEP[0] = \<const0> ;
  assign M_AXIS_TSTRB[3] = \<const0> ;
  assign M_AXIS_TSTRB[2] = \<const0> ;
  assign M_AXIS_TSTRB[1] = \<const0> ;
  assign M_AXIS_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[0] ),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W frame_10_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_11_ce0),
        .ce1(frame_10_ce1),
        .ce2(frame_10_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .q0(frame_10_q0),
        .q1(frame_10_q1),
        .q2(frame_10_q2),
        .ram1_reg_bram_0_0(frame_2_address0[3:0]),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_10_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0 frame_11_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_11_ce0),
        .ce1(frame_11_ce1),
        .ce2(frame_11_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_11_q0),
        .q1(frame_11_q1),
        .q2(frame_11_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_11_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1 frame_12_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_14_ce0),
        .ce1(frame_12_ce1),
        .ce2(frame_12_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .q0(frame_12_q0),
        .q1(frame_12_q1),
        .q2(frame_12_q2),
        .ram1_reg_bram_0_0(frame_2_address0[3:0]),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_12_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2 frame_13_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_14_ce0),
        .ce1(frame_13_ce1),
        .ce2(frame_13_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .q0(frame_13_q0),
        .q1(frame_13_q1),
        .q2(frame_13_q2),
        .ram1_reg_bram_0_0(frame_2_address0[3:0]),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_13_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3 frame_14_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_14_ce0),
        .ce1(frame_14_ce1),
        .ce2(frame_14_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_14_q0),
        .q1(frame_14_q1),
        .q2(frame_14_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_14_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4 frame_15_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_17_ce0),
        .ce1(frame_15_ce1),
        .ce2(frame_15_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_15_q0),
        .q1(frame_15_q1),
        .q2(frame_15_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_15_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5 frame_16_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_17_ce0),
        .ce1(frame_16_ce1),
        .ce2(frame_16_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_16_q0),
        .q1(frame_16_q1),
        .q2(frame_16_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_16_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6 frame_17_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_17_ce0),
        .ce1(frame_17_ce1),
        .ce2(frame_17_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_17_q0),
        .q1(frame_17_q1),
        .q2(frame_17_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_17_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7 frame_18_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_20_ce0),
        .ce1(frame_18_ce1),
        .ce2(frame_18_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_18_q0),
        .q1(frame_18_q1),
        .q2(frame_18_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_18_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8 frame_19_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_20_ce0),
        .ce1(frame_19_ce1),
        .ce2(frame_19_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_19_q0),
        .q1(frame_19_q1),
        .q2(frame_19_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_19_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9 frame_1_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_2_ce0),
        .ce1(frame_1_ce1),
        .ce2(frame_1_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_1_q0),
        .q1(frame_1_q1),
        .q2(frame_1_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10 frame_20_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_20_ce0),
        .ce1(frame_20_ce1),
        .ce2(frame_20_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_20_q0),
        .q1(frame_20_q1),
        .q2(frame_20_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_20_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11 frame_21_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_23_ce0),
        .ce1(frame_21_ce1),
        .ce2(frame_21_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_21_q0),
        .q1(frame_21_q1),
        .q2(frame_21_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_21_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12 frame_22_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_23_ce0),
        .ce1(frame_22_ce1),
        .ce2(frame_22_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_22_q0),
        .q1(frame_22_q1),
        .q2(frame_22_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_22_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13 frame_23_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_23_ce0),
        .ce1(frame_23_ce1),
        .ce2(frame_23_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_23_q0),
        .q1(frame_23_q1),
        .q2(frame_23_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_23_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14 frame_24_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_26_ce0),
        .ce1(frame_24_ce1),
        .ce2(frame_24_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_24_q0),
        .q1(frame_24_q1),
        .q2(frame_24_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_24_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15 frame_25_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_26_ce0),
        .ce1(frame_25_ce1),
        .ce2(frame_25_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_25_q0),
        .q1(frame_25_q1),
        .q2(frame_25_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_25_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16 frame_26_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_26_ce0),
        .ce1(frame_26_ce1),
        .ce2(frame_26_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_26_q0),
        .q1(frame_26_q1),
        .q2(frame_26_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_26_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17 frame_27_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_29_ce0),
        .ce1(frame_27_ce1),
        .ce2(frame_27_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_27_q0),
        .q1(frame_27_q1),
        .q2(frame_27_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_27_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18 frame_28_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_29_ce0),
        .ce1(frame_28_ce1),
        .ce2(frame_28_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_28_q0),
        .q1(frame_28_q1),
        .q2(frame_28_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_28_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19 frame_29_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_29_ce0),
        .ce1(frame_29_ce1),
        .ce2(frame_29_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_29_q0),
        .q1(frame_29_q1),
        .q2(frame_29_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_29_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20 frame_2_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_2_ce0),
        .ce1(frame_2_ce1),
        .ce2(frame_2_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_2_q0),
        .q1(frame_2_q1),
        .q2(frame_2_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_2_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21 frame_30_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_32_ce0),
        .ce1(frame_30_ce1),
        .ce2(frame_30_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_30_q0),
        .q1(frame_30_q1),
        .q2(frame_30_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_30_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22 frame_31_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_32_ce0),
        .ce1(frame_31_ce1),
        .ce2(frame_31_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_31_q0),
        .q1(frame_31_q1),
        .q2(frame_31_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_31_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23 frame_32_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_32_ce0),
        .ce1(frame_32_ce1),
        .ce2(frame_32_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_32_q0),
        .q1(frame_32_q1),
        .q2(frame_32_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_32_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24 frame_33_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_35_ce0),
        .ce1(frame_33_ce1),
        .ce2(frame_33_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_33_q0),
        .q1(frame_33_q1),
        .q2(frame_33_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_33_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25 frame_34_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_35_ce0),
        .ce1(frame_34_ce1),
        .ce2(frame_34_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_34_q0),
        .q1(frame_34_q1),
        .q2(frame_34_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_34_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26 frame_35_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_35_ce0),
        .ce1(frame_35_ce1),
        .ce2(frame_35_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_35_q0),
        .q1(frame_35_q1),
        .q2(frame_35_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_35_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27 frame_36_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_38_ce0),
        .ce1(frame_36_ce1),
        .ce2(frame_36_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_36_q0),
        .q1(frame_36_q1),
        .q2(frame_36_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_36_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28 frame_37_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_38_ce0),
        .ce1(frame_37_ce1),
        .ce2(frame_37_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_37_q0),
        .q1(frame_37_q1),
        .q2(frame_37_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_37_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29 frame_38_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_38_ce0),
        .ce1(frame_38_ce1),
        .ce2(frame_38_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_38_q0),
        .q1(frame_38_q1),
        .q2(frame_38_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_38_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30 frame_39_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_41_ce0),
        .ce1(frame_39_ce1),
        .ce2(frame_39_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_39_q0),
        .q1(frame_39_q1),
        .q2(frame_39_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_39_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31 frame_3_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_5_ce0),
        .ce1(frame_3_ce1),
        .ce2(frame_3_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_3_q0),
        .q1(frame_3_q1),
        .q2(frame_3_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_3_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32 frame_40_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_41_ce0),
        .ce1(frame_40_ce1),
        .ce2(frame_40_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_40_q0),
        .q1(frame_40_q1),
        .q2(frame_40_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_40_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33 frame_41_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_41_ce0),
        .ce1(frame_41_ce1),
        .ce2(frame_41_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_41_q0),
        .q1(frame_41_q1),
        .q2(frame_41_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_41_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34 frame_42_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_44_ce0),
        .ce1(frame_42_ce1),
        .ce2(frame_42_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_42_q0),
        .q1(frame_42_q1),
        .q2(frame_42_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_42_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35 frame_43_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_44_ce0),
        .ce1(frame_43_ce1),
        .ce2(frame_43_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_43_q0),
        .q1(frame_43_q1),
        .q2(frame_43_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_43_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36 frame_44_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_44_ce0),
        .ce1(frame_44_ce1),
        .ce2(frame_44_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_44_q0),
        .q1(frame_44_q1),
        .q2(frame_44_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_44_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37 frame_45_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_47_ce0),
        .ce1(frame_45_ce1),
        .ce2(frame_45_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_45_q0),
        .q1(frame_45_q1),
        .q2(frame_45_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_45_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38 frame_46_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_47_ce0),
        .ce1(frame_46_ce1),
        .ce2(frame_46_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .q0(frame_46_q0),
        .q1(frame_46_q1),
        .q2(frame_46_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_46_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39 frame_47_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_47_ce0),
        .ce1(frame_47_ce1),
        .ce2(frame_47_ce2),
        .d0({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .frame_2_address0(frame_2_address0[10:4]),
        .q0(frame_47_q0),
        .q1(frame_47_q1),
        .q2(frame_47_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .ram1_reg_bram_0_1({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}),
        .we0(frame_47_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40 frame_4_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_5_ce0),
        .ce1(frame_4_ce1),
        .ce2(frame_4_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_4_q0),
        .q1(frame_4_q1),
        .q2(frame_4_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_4_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41 frame_5_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_5_ce0),
        .ce1(frame_5_ce1),
        .ce2(frame_5_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_5_q0),
        .q1(frame_5_q1),
        .q2(frame_5_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_5_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42 frame_6_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_8_ce0),
        .ce1(frame_6_ce1),
        .ce2(frame_6_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_6_q0),
        .q1(frame_6_q1),
        .q2(frame_6_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_6_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43 frame_7_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .ap_clk(ap_clk),
        .ce0(frame_8_ce0),
        .ce1(frame_7_ce1),
        .ce2(frame_7_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_7_q0),
        .q1(frame_7_q1),
        .q2(frame_7_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_7_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44 frame_8_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .ap_clk(ap_clk),
        .ce0(frame_8_ce0),
        .ce1(frame_8_ce1),
        .ce2(frame_8_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0),
        .q0(frame_8_q0),
        .q1(frame_8_q1),
        .q2(frame_8_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_8_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45 frame_9_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_11_ce0),
        .ce1(frame_9_ce1),
        .ce2(frame_9_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_9_q0),
        .q1(frame_9_q1),
        .q2(frame_9_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_9_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46 frame_U
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .address0(frame_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .ap_clk(ap_clk),
        .ce0(frame_2_ce0),
        .ce1(frame_ce1),
        .ce2(frame_ce2),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .frame_2_address0(frame_2_address0[3:0]),
        .q0(frame_q0),
        .q1(frame_q1),
        .q2(frame_q2),
        .ram1_reg_bram_0_0({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .we0(frame_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312
       (.D(ap_NS_fsm__0[3:2]),
        .DINADIN({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_27,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_28,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_29,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_30,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_31,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_32,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_33,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_34}),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_0_[1] ,\ap_CS_fsm_reg_n_0_[0] }),
        .S_AXIS_TDATA_int_regslice(S_AXIS_TDATA_int_regslice),
        .S_AXIS_TVALID_int_regslice(S_AXIS_TVALID_int_regslice),
        .\ap_CS_fsm_reg[2] (grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_62),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13_reg_0(frame_44_we0),
        .ap_enable_reg_pp0_iter13_reg_1(frame_35_we0),
        .ap_enable_reg_pp0_iter13_reg_10(frame_8_we0),
        .ap_enable_reg_pp0_iter13_reg_11(frame_17_we0),
        .ap_enable_reg_pp0_iter13_reg_12(frame_14_we0),
        .ap_enable_reg_pp0_iter13_reg_13(frame_5_we0),
        .ap_enable_reg_pp0_iter13_reg_14(frame_2_we0),
        .ap_enable_reg_pp0_iter13_reg_2(frame_32_we0),
        .ap_enable_reg_pp0_iter13_reg_3(frame_41_we0),
        .ap_enable_reg_pp0_iter13_reg_4(frame_38_we0),
        .ap_enable_reg_pp0_iter13_reg_5(frame_29_we0),
        .ap_enable_reg_pp0_iter13_reg_6(frame_26_we0),
        .ap_enable_reg_pp0_iter13_reg_7(frame_23_we0),
        .ap_enable_reg_pp0_iter13_reg_8(frame_20_we0),
        .ap_enable_reg_pp0_iter13_reg_9(frame_11_we0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_43),
        .ap_enable_reg_pp0_iter1_reg_1(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_95),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 (frame_46_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 (frame_43_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 (frame_10_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 (frame_7_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 (frame_16_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 (frame_13_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 (frame_4_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 (frame_1_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 (frame_45_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 (frame_42_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 (frame_33_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 (frame_30_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 (frame_34_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 (frame_39_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 (frame_36_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 (frame_27_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 (frame_24_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 (frame_21_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 (frame_18_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 (frame_9_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 (frame_6_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 (frame_15_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 (frame_12_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 (frame_31_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 (frame_3_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31 (frame_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 (frame_40_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 (frame_37_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 (frame_28_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 (frame_25_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 (frame_22_we0),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 (frame_19_we0),
        .\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 ({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_19,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_20,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_21,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_22,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_23,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_24,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_25,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_26}),
        .\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 ({grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_35,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_36,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_37,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_38,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_39,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_40,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_41,grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_42}),
        .we0(frame_47_we0));
  FDRE #(
    .INIT(1'b0)) 
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_95),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372
       (.ADDRARDADDR({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_161,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_162,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_163,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_164}),
        .D({ap_NS_fsm,ap_NS_fsm__0[4]}),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .Q({ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .WEA(output_15_we0),
        .address0(frame_1_address0),
        .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1),
        .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
        .\ap_CS_fsm_reg[4] (output_14_we0),
        .\ap_CS_fsm_reg[4]_0 (output_13_we0),
        .\ap_CS_fsm_reg[4]_1 (output_12_we0),
        .\ap_CS_fsm_reg[4]_10 (output_3_we0),
        .\ap_CS_fsm_reg[4]_100 (frame_25_ce2),
        .\ap_CS_fsm_reg[4]_101 (frame_26_ce2),
        .\ap_CS_fsm_reg[4]_102 (frame_28_ce2),
        .\ap_CS_fsm_reg[4]_103 (frame_29_ce2),
        .\ap_CS_fsm_reg[4]_104 (frame_31_ce2),
        .\ap_CS_fsm_reg[4]_105 (frame_32_ce2),
        .\ap_CS_fsm_reg[4]_106 (frame_34_ce2),
        .\ap_CS_fsm_reg[4]_107 (frame_35_ce2),
        .\ap_CS_fsm_reg[4]_108 (frame_13_ce2),
        .\ap_CS_fsm_reg[4]_109 (frame_14_ce2),
        .\ap_CS_fsm_reg[4]_11 (output_2_we0),
        .\ap_CS_fsm_reg[4]_110 (frame_16_ce2),
        .\ap_CS_fsm_reg[4]_111 (frame_17_ce2),
        .\ap_CS_fsm_reg[4]_112 (frame_19_ce2),
        .\ap_CS_fsm_reg[4]_113 (frame_20_ce2),
        .\ap_CS_fsm_reg[4]_114 (frame_22_ce2),
        .\ap_CS_fsm_reg[4]_115 (frame_23_ce2),
        .\ap_CS_fsm_reg[4]_116 (frame_1_ce2),
        .\ap_CS_fsm_reg[4]_117 (frame_2_ce2),
        .\ap_CS_fsm_reg[4]_118 (frame_4_ce2),
        .\ap_CS_fsm_reg[4]_119 (frame_5_ce2),
        .\ap_CS_fsm_reg[4]_12 (output_1_we0),
        .\ap_CS_fsm_reg[4]_120 (frame_7_ce2),
        .\ap_CS_fsm_reg[4]_121 (frame_8_ce2),
        .\ap_CS_fsm_reg[4]_122 (frame_10_ce2),
        .\ap_CS_fsm_reg[4]_123 (frame_11_ce2),
        .\ap_CS_fsm_reg[4]_13 (output_we0),
        .\ap_CS_fsm_reg[4]_14 (frame_44_ce1),
        .\ap_CS_fsm_reg[4]_15 (frame_41_ce1),
        .\ap_CS_fsm_reg[4]_16 (frame_38_ce1),
        .\ap_CS_fsm_reg[4]_17 (frame_35_ce1),
        .\ap_CS_fsm_reg[4]_18 (frame_32_ce1),
        .\ap_CS_fsm_reg[4]_19 (frame_29_ce1),
        .\ap_CS_fsm_reg[4]_2 (output_11_we0),
        .\ap_CS_fsm_reg[4]_20 (frame_26_ce1),
        .\ap_CS_fsm_reg[4]_21 (frame_23_ce1),
        .\ap_CS_fsm_reg[4]_22 (frame_20_ce1),
        .\ap_CS_fsm_reg[4]_23 (frame_17_ce1),
        .\ap_CS_fsm_reg[4]_24 (frame_14_ce1),
        .\ap_CS_fsm_reg[4]_25 (frame_11_ce1),
        .\ap_CS_fsm_reg[4]_26 (frame_8_ce1),
        .\ap_CS_fsm_reg[4]_27 (frame_5_ce1),
        .\ap_CS_fsm_reg[4]_28 (frame_2_ce1),
        .\ap_CS_fsm_reg[4]_29 (frame_45_ce1),
        .\ap_CS_fsm_reg[4]_3 (output_10_we0),
        .\ap_CS_fsm_reg[4]_30 (frame_42_ce1),
        .\ap_CS_fsm_reg[4]_31 (frame_39_ce1),
        .\ap_CS_fsm_reg[4]_32 (frame_36_ce1),
        .\ap_CS_fsm_reg[4]_33 (frame_33_ce1),
        .\ap_CS_fsm_reg[4]_34 (frame_30_ce1),
        .\ap_CS_fsm_reg[4]_35 (frame_27_ce1),
        .\ap_CS_fsm_reg[4]_36 (frame_24_ce1),
        .\ap_CS_fsm_reg[4]_37 (frame_21_ce1),
        .\ap_CS_fsm_reg[4]_38 (frame_18_ce1),
        .\ap_CS_fsm_reg[4]_39 (frame_15_ce1),
        .\ap_CS_fsm_reg[4]_4 (output_9_we0),
        .\ap_CS_fsm_reg[4]_40 (frame_12_ce1),
        .\ap_CS_fsm_reg[4]_41 (frame_9_ce1),
        .\ap_CS_fsm_reg[4]_42 (frame_6_ce1),
        .\ap_CS_fsm_reg[4]_43 (frame_3_ce1),
        .\ap_CS_fsm_reg[4]_44 (frame_ce1),
        .\ap_CS_fsm_reg[4]_45 (frame_44_ce0),
        .\ap_CS_fsm_reg[4]_46 (frame_41_ce0),
        .\ap_CS_fsm_reg[4]_47 (frame_38_ce0),
        .\ap_CS_fsm_reg[4]_48 (frame_35_ce0),
        .\ap_CS_fsm_reg[4]_49 (frame_32_ce0),
        .\ap_CS_fsm_reg[4]_5 (output_8_we0),
        .\ap_CS_fsm_reg[4]_50 (frame_29_ce0),
        .\ap_CS_fsm_reg[4]_51 (frame_26_ce0),
        .\ap_CS_fsm_reg[4]_52 (frame_23_ce0),
        .\ap_CS_fsm_reg[4]_53 (frame_20_ce0),
        .\ap_CS_fsm_reg[4]_54 (frame_17_ce0),
        .\ap_CS_fsm_reg[4]_55 (frame_14_ce0),
        .\ap_CS_fsm_reg[4]_56 (frame_11_ce0),
        .\ap_CS_fsm_reg[4]_57 (frame_8_ce0),
        .\ap_CS_fsm_reg[4]_58 (frame_5_ce0),
        .\ap_CS_fsm_reg[4]_59 (frame_2_ce0),
        .\ap_CS_fsm_reg[4]_6 (output_6_we0),
        .\ap_CS_fsm_reg[4]_60 (frame_46_ce1),
        .\ap_CS_fsm_reg[4]_61 (frame_43_ce1),
        .\ap_CS_fsm_reg[4]_62 (frame_42_ce2),
        .\ap_CS_fsm_reg[4]_63 (frame_40_ce1),
        .\ap_CS_fsm_reg[4]_64 (frame_39_ce2),
        .\ap_CS_fsm_reg[4]_65 (frame_37_ce1),
        .\ap_CS_fsm_reg[4]_66 (frame_36_ce2),
        .\ap_CS_fsm_reg[4]_67 (frame_34_ce1),
        .\ap_CS_fsm_reg[4]_68 (frame_33_ce2),
        .\ap_CS_fsm_reg[4]_69 (frame_31_ce1),
        .\ap_CS_fsm_reg[4]_7 (output_5_we0),
        .\ap_CS_fsm_reg[4]_70 (frame_30_ce2),
        .\ap_CS_fsm_reg[4]_71 (frame_28_ce1),
        .\ap_CS_fsm_reg[4]_72 (frame_27_ce2),
        .\ap_CS_fsm_reg[4]_73 (frame_25_ce1),
        .\ap_CS_fsm_reg[4]_74 (frame_24_ce2),
        .\ap_CS_fsm_reg[4]_75 (frame_22_ce1),
        .\ap_CS_fsm_reg[4]_76 (frame_21_ce2),
        .\ap_CS_fsm_reg[4]_77 (frame_19_ce1),
        .\ap_CS_fsm_reg[4]_78 (frame_18_ce2),
        .\ap_CS_fsm_reg[4]_79 (frame_16_ce1),
        .\ap_CS_fsm_reg[4]_8 (output_4_we0),
        .\ap_CS_fsm_reg[4]_80 (frame_15_ce2),
        .\ap_CS_fsm_reg[4]_81 (frame_13_ce1),
        .\ap_CS_fsm_reg[4]_82 (frame_12_ce2),
        .\ap_CS_fsm_reg[4]_83 (frame_10_ce1),
        .\ap_CS_fsm_reg[4]_84 (frame_9_ce2),
        .\ap_CS_fsm_reg[4]_85 (frame_7_ce1),
        .\ap_CS_fsm_reg[4]_86 (frame_6_ce2),
        .\ap_CS_fsm_reg[4]_87 (frame_4_ce1),
        .\ap_CS_fsm_reg[4]_88 (frame_3_ce2),
        .\ap_CS_fsm_reg[4]_89 (frame_1_ce1),
        .\ap_CS_fsm_reg[4]_9 (output_7_we0),
        .\ap_CS_fsm_reg[4]_90 (frame_ce2),
        .\ap_CS_fsm_reg[4]_91 (frame_address0),
        .\ap_CS_fsm_reg[4]_92 (frame_37_ce2),
        .\ap_CS_fsm_reg[4]_93 (frame_38_ce2),
        .\ap_CS_fsm_reg[4]_94 (frame_40_ce2),
        .\ap_CS_fsm_reg[4]_95 (frame_41_ce2),
        .\ap_CS_fsm_reg[4]_96 (frame_43_ce2),
        .\ap_CS_fsm_reg[4]_97 (frame_44_ce2),
        .\ap_CS_fsm_reg[4]_98 (frame_46_ce2),
        .\ap_CS_fsm_reg[4]_99 (frame_47_ce2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(frame_47_ce0),
        .ce1(frame_47_ce1),
        .ce2(frame_45_ce2),
        .frame_2_address0(frame_2_address0),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_169),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_170),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_3),
        .output_r_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0),
        .output_r_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0),
        .q0(frame_1_q0),
        .q1(frame_1_q1),
        .q2(frame_1_q2),
        .ram0_reg_bram_0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_62),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1),
        .\tmp_147_reg_10233_reg[3]_i_758 (frame_37_q2),
        .\tmp_147_reg_10233_reg[3]_i_758_0 (frame_36_q2),
        .\tmp_147_reg_10233_reg[3]_i_758_1 (frame_38_q2),
        .\tmp_147_reg_10233_reg[3]_i_758_2 (frame_40_q2),
        .\tmp_147_reg_10233_reg[3]_i_758_3 (frame_39_q2),
        .\tmp_147_reg_10233_reg[3]_i_758_4 (frame_41_q2),
        .\tmp_147_reg_10233_reg[3]_i_759 (frame_43_q2),
        .\tmp_147_reg_10233_reg[3]_i_759_0 (frame_42_q2),
        .\tmp_147_reg_10233_reg[3]_i_759_1 (frame_44_q2),
        .\tmp_147_reg_10233_reg[3]_i_759_2 (frame_46_q2),
        .\tmp_147_reg_10233_reg[3]_i_759_3 (frame_45_q2),
        .\tmp_147_reg_10233_reg[3]_i_759_4 (frame_47_q2),
        .\tmp_147_reg_10233_reg[3]_i_760 (frame_25_q2),
        .\tmp_147_reg_10233_reg[3]_i_760_0 (frame_24_q2),
        .\tmp_147_reg_10233_reg[3]_i_760_1 (frame_26_q2),
        .\tmp_147_reg_10233_reg[3]_i_760_2 (frame_28_q2),
        .\tmp_147_reg_10233_reg[3]_i_760_3 (frame_27_q2),
        .\tmp_147_reg_10233_reg[3]_i_760_4 (frame_29_q2),
        .\tmp_147_reg_10233_reg[3]_i_761 (frame_31_q2),
        .\tmp_147_reg_10233_reg[3]_i_761_0 (frame_30_q2),
        .\tmp_147_reg_10233_reg[3]_i_761_1 (frame_32_q2),
        .\tmp_147_reg_10233_reg[3]_i_761_2 (frame_34_q2),
        .\tmp_147_reg_10233_reg[3]_i_761_3 (frame_33_q2),
        .\tmp_147_reg_10233_reg[3]_i_761_4 (frame_35_q2),
        .\tmp_147_reg_10233_reg[3]_i_762 (frame_13_q2),
        .\tmp_147_reg_10233_reg[3]_i_762_0 (frame_12_q2),
        .\tmp_147_reg_10233_reg[3]_i_762_1 (frame_14_q2),
        .\tmp_147_reg_10233_reg[3]_i_762_2 (frame_16_q2),
        .\tmp_147_reg_10233_reg[3]_i_762_3 (frame_15_q2),
        .\tmp_147_reg_10233_reg[3]_i_762_4 (frame_17_q2),
        .\tmp_147_reg_10233_reg[3]_i_763 (frame_19_q2),
        .\tmp_147_reg_10233_reg[3]_i_763_0 (frame_18_q2),
        .\tmp_147_reg_10233_reg[3]_i_763_1 (frame_20_q2),
        .\tmp_147_reg_10233_reg[3]_i_763_2 (frame_22_q2),
        .\tmp_147_reg_10233_reg[3]_i_763_3 (frame_21_q2),
        .\tmp_147_reg_10233_reg[3]_i_763_4 (frame_23_q2),
        .\tmp_147_reg_10233_reg[3]_i_764 (frame_q2),
        .\tmp_147_reg_10233_reg[3]_i_764_0 (frame_2_q2),
        .\tmp_147_reg_10233_reg[3]_i_764_1 (frame_4_q2),
        .\tmp_147_reg_10233_reg[3]_i_764_2 (frame_3_q2),
        .\tmp_147_reg_10233_reg[3]_i_764_3 (frame_5_q2),
        .\tmp_147_reg_10233_reg[3]_i_765 (frame_7_q2),
        .\tmp_147_reg_10233_reg[3]_i_765_0 (frame_6_q2),
        .\tmp_147_reg_10233_reg[3]_i_765_1 (frame_8_q2),
        .\tmp_147_reg_10233_reg[3]_i_765_2 (frame_10_q2),
        .\tmp_147_reg_10233_reg[3]_i_765_3 (frame_9_q2),
        .\tmp_147_reg_10233_reg[3]_i_765_4 (frame_11_q2),
        .\tmp_147_reg_10233_reg[3]_i_766 (frame_37_q0),
        .\tmp_147_reg_10233_reg[3]_i_766_0 (frame_36_q0),
        .\tmp_147_reg_10233_reg[3]_i_766_1 (frame_38_q0),
        .\tmp_147_reg_10233_reg[3]_i_766_2 (frame_40_q0),
        .\tmp_147_reg_10233_reg[3]_i_766_3 (frame_39_q0),
        .\tmp_147_reg_10233_reg[3]_i_766_4 (frame_41_q0),
        .\tmp_147_reg_10233_reg[3]_i_767 (frame_43_q0),
        .\tmp_147_reg_10233_reg[3]_i_767_0 (frame_42_q0),
        .\tmp_147_reg_10233_reg[3]_i_767_1 (frame_44_q0),
        .\tmp_147_reg_10233_reg[3]_i_767_2 (frame_46_q0),
        .\tmp_147_reg_10233_reg[3]_i_767_3 (frame_45_q0),
        .\tmp_147_reg_10233_reg[3]_i_767_4 (frame_47_q0),
        .\tmp_147_reg_10233_reg[3]_i_768 (frame_25_q0),
        .\tmp_147_reg_10233_reg[3]_i_768_0 (frame_24_q0),
        .\tmp_147_reg_10233_reg[3]_i_768_1 (frame_26_q0),
        .\tmp_147_reg_10233_reg[3]_i_768_2 (frame_28_q0),
        .\tmp_147_reg_10233_reg[3]_i_768_3 (frame_27_q0),
        .\tmp_147_reg_10233_reg[3]_i_768_4 (frame_29_q0),
        .\tmp_147_reg_10233_reg[3]_i_769 (frame_31_q0),
        .\tmp_147_reg_10233_reg[3]_i_769_0 (frame_30_q0),
        .\tmp_147_reg_10233_reg[3]_i_769_1 (frame_32_q0),
        .\tmp_147_reg_10233_reg[3]_i_769_2 (frame_34_q0),
        .\tmp_147_reg_10233_reg[3]_i_769_3 (frame_33_q0),
        .\tmp_147_reg_10233_reg[3]_i_769_4 (frame_35_q0),
        .\tmp_147_reg_10233_reg[3]_i_770 (frame_16_q0),
        .\tmp_147_reg_10233_reg[3]_i_770_0 (frame_15_q0),
        .\tmp_147_reg_10233_reg[3]_i_770_1 (frame_17_q0),
        .\tmp_147_reg_10233_reg[3]_i_771 (frame_19_q0),
        .\tmp_147_reg_10233_reg[3]_i_771_0 (frame_18_q0),
        .\tmp_147_reg_10233_reg[3]_i_771_1 (frame_20_q0),
        .\tmp_147_reg_10233_reg[3]_i_771_2 (frame_22_q0),
        .\tmp_147_reg_10233_reg[3]_i_771_3 (frame_21_q0),
        .\tmp_147_reg_10233_reg[3]_i_771_4 (frame_23_q0),
        .\tmp_147_reg_10233_reg[3]_i_806 (frame_37_q1),
        .\tmp_147_reg_10233_reg[3]_i_806_0 (frame_36_q1),
        .\tmp_147_reg_10233_reg[3]_i_806_1 (frame_38_q1),
        .\tmp_147_reg_10233_reg[3]_i_806_2 (frame_40_q1),
        .\tmp_147_reg_10233_reg[3]_i_806_3 (frame_39_q1),
        .\tmp_147_reg_10233_reg[3]_i_806_4 (frame_41_q1),
        .\tmp_147_reg_10233_reg[3]_i_807 (frame_43_q1),
        .\tmp_147_reg_10233_reg[3]_i_807_0 (frame_42_q1),
        .\tmp_147_reg_10233_reg[3]_i_807_1 (frame_44_q1),
        .\tmp_147_reg_10233_reg[3]_i_807_2 (frame_46_q1),
        .\tmp_147_reg_10233_reg[3]_i_807_3 (frame_45_q1),
        .\tmp_147_reg_10233_reg[3]_i_807_4 (frame_47_q1),
        .\tmp_147_reg_10233_reg[3]_i_808 (frame_25_q1),
        .\tmp_147_reg_10233_reg[3]_i_808_0 (frame_24_q1),
        .\tmp_147_reg_10233_reg[3]_i_808_1 (frame_26_q1),
        .\tmp_147_reg_10233_reg[3]_i_808_2 (frame_28_q1),
        .\tmp_147_reg_10233_reg[3]_i_808_3 (frame_27_q1),
        .\tmp_147_reg_10233_reg[3]_i_808_4 (frame_29_q1),
        .\tmp_147_reg_10233_reg[3]_i_809 (frame_31_q1),
        .\tmp_147_reg_10233_reg[3]_i_809_0 (frame_30_q1),
        .\tmp_147_reg_10233_reg[3]_i_809_1 (frame_32_q1),
        .\tmp_147_reg_10233_reg[3]_i_809_2 (frame_34_q1),
        .\tmp_147_reg_10233_reg[3]_i_809_3 (frame_33_q1),
        .\tmp_147_reg_10233_reg[3]_i_809_4 (frame_35_q1),
        .\tmp_147_reg_10233_reg[3]_i_810 (frame_13_q1),
        .\tmp_147_reg_10233_reg[3]_i_810_0 (frame_12_q1),
        .\tmp_147_reg_10233_reg[3]_i_810_1 (frame_14_q1),
        .\tmp_147_reg_10233_reg[3]_i_810_2 (frame_16_q1),
        .\tmp_147_reg_10233_reg[3]_i_810_3 (frame_15_q1),
        .\tmp_147_reg_10233_reg[3]_i_810_4 (frame_17_q1),
        .\tmp_147_reg_10233_reg[3]_i_811 (frame_19_q1),
        .\tmp_147_reg_10233_reg[3]_i_811_0 (frame_18_q1),
        .\tmp_147_reg_10233_reg[3]_i_811_1 (frame_20_q1),
        .\tmp_147_reg_10233_reg[3]_i_811_2 (frame_22_q1),
        .\tmp_147_reg_10233_reg[3]_i_811_3 (frame_21_q1),
        .\tmp_147_reg_10233_reg[3]_i_811_4 (frame_23_q1),
        .\tmp_147_reg_10233_reg[3]_i_812 (frame_q1),
        .\tmp_147_reg_10233_reg[3]_i_812_0 (frame_2_q1),
        .\tmp_147_reg_10233_reg[3]_i_812_1 (frame_4_q1),
        .\tmp_147_reg_10233_reg[3]_i_812_2 (frame_3_q1),
        .\tmp_147_reg_10233_reg[3]_i_812_3 (frame_5_q1),
        .\tmp_147_reg_10233_reg[3]_i_813 (frame_7_q1),
        .\tmp_147_reg_10233_reg[3]_i_813_0 (frame_6_q1),
        .\tmp_147_reg_10233_reg[3]_i_813_1 (frame_8_q1),
        .\tmp_147_reg_10233_reg[3]_i_813_2 (frame_10_q1),
        .\tmp_147_reg_10233_reg[3]_i_813_3 (frame_9_q1),
        .\tmp_147_reg_10233_reg[3]_i_813_4 (frame_11_q1),
        .\tmp_147_reg_10233_reg[3]_i_818 (frame_13_q0),
        .\tmp_147_reg_10233_reg[3]_i_818_0 (frame_12_q0),
        .\tmp_147_reg_10233_reg[3]_i_818_1 (frame_14_q0),
        .\tmp_147_reg_10233_reg[3]_i_820 (frame_q0),
        .\tmp_147_reg_10233_reg[3]_i_820_0 (frame_2_q0),
        .\tmp_147_reg_10233_reg[3]_i_820_1 (frame_4_q0),
        .\tmp_147_reg_10233_reg[3]_i_820_2 (frame_3_q0),
        .\tmp_147_reg_10233_reg[3]_i_820_3 (frame_5_q0),
        .\tmp_147_reg_10233_reg[3]_i_821 (frame_7_q0),
        .\tmp_147_reg_10233_reg[3]_i_821_0 (frame_6_q0),
        .\tmp_147_reg_10233_reg[3]_i_821_1 (frame_8_q0),
        .\tmp_147_reg_10233_reg[3]_i_821_2 (frame_10_q0),
        .\tmp_147_reg_10233_reg[3]_i_821_3 (frame_9_q0),
        .\tmp_147_reg_10233_reg[3]_i_821_4 (frame_11_q0),
        .\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 ({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_157,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_158,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_159,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_160}),
        .\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 ({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_165,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_166,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_167,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_168}),
        .\trunc_ln45_reg_8299_reg[3]_rep_0 ({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_190,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_191,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_192,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_193}),
        .\trunc_ln45_reg_8299_reg[3]_rep__0_0 ({grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_194,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_195,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_196,grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_197}));
  FDRE #(
    .INIT(1'b0)) 
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_170),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440
       (.ADDRARDADDR(output_address0),
        .\B_V_data_1_payload_A_reg[7]_i_3 (output_2_q0),
        .\B_V_data_1_payload_A_reg[7]_i_3_0 (output_1_q0),
        .\B_V_data_1_payload_A_reg[7]_i_3_1 (output_q0),
        .\B_V_data_1_payload_A_reg[7]_i_3_2 (output_7_q0),
        .\B_V_data_1_payload_A_reg[7]_i_3_3 (output_6_q0),
        .\B_V_data_1_payload_A_reg[7]_i_3_4 (output_5_q0),
        .\B_V_data_1_payload_A_reg[7]_i_3_5 (output_4_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4 (output_11_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_0 (output_10_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_1 (output_9_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_2 (output_8_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_3 (output_15_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_4 (output_14_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_5 (output_13_q0),
        .\B_V_data_1_payload_A_reg[7]_i_4_6 (output_12_q0),
        .\B_V_data_1_state_reg[1] (grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_3),
        .D(ap_NS_fsm__0[6]),
        .DOUTADOUT(output_3_q0),
        .E(ap_block_pp0_stage0_subdone),
        .M_AXIS_TREADY_int_regslice(M_AXIS_TREADY_int_regslice),
        .Q({ap_CS_fsm_state7,\ap_CS_fsm_reg_n_0_[5] ,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_4),
        .ap_enable_reg_pp0_iter2_reg_0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .output_ce0(output_ce0),
        .output_r_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0),
        .output_r_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0),
        .\trunc_ln7_reg_701_reg[3]_0 (grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA));
  FDRE #(
    .INIT(1'b0)) 
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_n_169),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W output_10_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_10_q0),
        .ram_reg_bram_0_1(output_10_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47 output_11_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_11_q0),
        .ram_reg_bram_0_1(output_11_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48 output_12_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_12_q0),
        .ram_reg_bram_0_1(output_12_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49 output_13_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_13_q0),
        .ram_reg_bram_0_1(output_13_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50 output_14_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_14_q0),
        .ram_reg_bram_0_1(output_14_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51 output_15_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .WEA(output_15_we0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_15_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52 output_1_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_1_q0),
        .ram_reg_bram_0_1(output_1_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53 output_2_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_2_q0),
        .ram_reg_bram_0_1(output_2_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54 output_3_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .DOUTADOUT(output_3_q0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_3_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55 output_4_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_4_q0),
        .ram_reg_bram_0_1(output_4_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56 output_5_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_5_q0),
        .ram_reg_bram_0_1(output_5_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57 output_6_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_6_q0),
        .ram_reg_bram_0_1(output_6_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58 output_7_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_7_q0),
        .ram_reg_bram_0_1(output_7_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59 output_8_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_8_q0),
        .ram_reg_bram_0_1(output_8_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60 output_9_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_9_q0),
        .ram_reg_bram_0_1(output_9_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61 output_U
       (.ADDRARDADDR(output_address0),
        .DINADIN(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
        .ap_clk(ap_clk),
        .output_ce0(output_ce0),
        .ram_reg_bram_0_0(output_q0),
        .ram_reg_bram_0_1(output_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both regslice_both_M_AXIS_V_data_V_U
       (.\B_V_data_1_payload_A_reg[7]_0 (grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA),
        .\B_V_data_1_state_reg[0]_0 (M_AXIS_TVALID),
        .\B_V_data_1_state_reg[1]_0 (grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0),
        .D({ap_NS_fsm__0[7],ap_NS_fsm__0[0]}),
        .E(ap_block_pp0_stage0_subdone),
        .M_AXIS_TDATA(\^M_AXIS_TDATA ),
        .M_AXIS_TREADY(M_AXIS_TREADY),
        .M_AXIS_TREADY_int_regslice(M_AXIS_TREADY_int_regslice),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7}),
        .\ap_CS_fsm_reg[7] (grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1 regslice_both_M_AXIS_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_n_0),
        .E(ap_block_pp0_stage0_subdone),
        .M_AXIS_TLAST(M_AXIS_TLAST),
        .M_AXIS_TREADY(M_AXIS_TREADY),
        .M_AXIS_TREADY_int_regslice(M_AXIS_TREADY_int_regslice),
        .Q(ap_CS_fsm_state7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62 regslice_both_S_AXIS_V_data_V_U
       (.\B_V_data_1_state_reg[1]_0 (S_AXIS_TREADY),
        .\B_V_data_1_state_reg[1]_1 (grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_n_43),
        .Q(ap_CS_fsm_state3),
        .S_AXIS_TDATA(S_AXIS_TDATA[7:0]),
        .S_AXIS_TDATA_int_regslice(S_AXIS_TDATA_int_regslice),
        .S_AXIS_TVALID(S_AXIS_TVALID),
        .S_AXIS_TVALID_int_regslice(S_AXIS_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init
   (D,
    \B_V_data_1_state_reg[1] ,
    ap_done_cache_reg_0,
    icmp_ln55_fu_390_p2__15,
    SR,
    ap_rst_n_inv,
    ap_clk,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
    Q,
    ap_rst_n,
    E,
    M_AXIS_TREADY_int_regslice,
    \j_fu_134_reg[0] ,
    ap_enable_reg_pp0_iter1,
    indvar_flatten13_fu_142_reg);
  output [0:0]D;
  output \B_V_data_1_state_reg[1] ;
  output ap_done_cache_reg_0;
  output icmp_ln55_fu_390_p2__15;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n;
  input [0:0]E;
  input M_AXIS_TREADY_int_regslice;
  input \j_fu_134_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [16:0]indvar_flatten13_fu_142_reg;

  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]D;
  wire [0:0]E;
  wire M_AXIS_TREADY_int_regslice;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  wire icmp_ln55_fu_390_p2__15;
  wire [16:0]indvar_flatten13_fu_142_reg;
  wire \j_fu_134[8]_i_6_n_0 ;
  wire \j_fu_134[8]_i_7_n_0 ;
  wire \j_fu_134[8]_i_8_n_0 ;
  wire \j_fu_134_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFFFD000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .I2(\B_V_data_1_state_reg[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .I2(\B_V_data_1_state_reg[1] ),
        .O(ap_done_cache_reg_0));
  LUT3 #(
    .INIT(8'h73)) 
    ap_done_cache_i_1__1
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .I1(\B_V_data_1_state_reg[1] ),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h70FFFFFF)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(M_AXIS_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(\j_fu_134_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln55_fu_390_p2__15),
        .O(\B_V_data_1_state_reg[1] ));
  LUT5 #(
    .INIT(32'h5DDDFFFF)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .I3(E),
        .I4(\B_V_data_1_state_reg[1] ),
        .O(ap_loop_init_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88080808)) 
    \j_fu_134[8]_i_1 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\j_fu_134_reg[0] ),
        .I3(Q[1]),
        .I4(M_AXIS_TREADY_int_regslice),
        .O(SR));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \j_fu_134[8]_i_4 
       (.I0(indvar_flatten13_fu_142_reg[2]),
        .I1(indvar_flatten13_fu_142_reg[1]),
        .I2(indvar_flatten13_fu_142_reg[0]),
        .I3(\j_fu_134[8]_i_6_n_0 ),
        .I4(\j_fu_134[8]_i_7_n_0 ),
        .I5(\j_fu_134[8]_i_8_n_0 ),
        .O(icmp_ln55_fu_390_p2__15));
  LUT4 #(
    .INIT(16'h0001)) 
    \j_fu_134[8]_i_6 
       (.I0(indvar_flatten13_fu_142_reg[6]),
        .I1(indvar_flatten13_fu_142_reg[5]),
        .I2(indvar_flatten13_fu_142_reg[4]),
        .I3(indvar_flatten13_fu_142_reg[3]),
        .O(\j_fu_134[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \j_fu_134[8]_i_7 
       (.I0(indvar_flatten13_fu_142_reg[10]),
        .I1(indvar_flatten13_fu_142_reg[9]),
        .I2(indvar_flatten13_fu_142_reg[8]),
        .I3(indvar_flatten13_fu_142_reg[7]),
        .O(\j_fu_134[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \j_fu_134[8]_i_8 
       (.I0(indvar_flatten13_fu_142_reg[11]),
        .I1(indvar_flatten13_fu_142_reg[12]),
        .I2(indvar_flatten13_fu_142_reg[13]),
        .I3(indvar_flatten13_fu_142_reg[14]),
        .I4(indvar_flatten13_fu_142_reg[15]),
        .I5(indvar_flatten13_fu_142_reg[16]),
        .O(\j_fu_134[8]_i_8_n_0 ));
endmodule

(* ORIG_REF_NAME = "sobel_hls_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198
   (D,
    SR,
    ap_rst_n_inv,
    ap_clk,
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
    ap_block_pp0_stage0_subdone,
    ap_loop_exit_ready_pp0_iter12_reg,
    Q,
    ap_rst_n);
  output [1:0]D;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_exit_ready_pp0_iter12_reg;
  input [1:0]Q;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_loop_exit_ready_pp0_iter12_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF0DDD0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_loop_exit_ready_pp0_iter12_reg),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter12_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    ap_done_cache_i_1__0
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter12_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFDD5DDD)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter12_reg),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \j_fu_202[8]_i_1 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_block_pp0_stage0_subdone),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "sobel_hls_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63
   (ap_rst_n_0,
    D,
    \y_fu_240_reg[0] ,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2,
    A,
    grp_fu_4230_p0,
    \x_fu_236_reg[0] ,
    \x_fu_236_reg[0]_0 ,
    \x_fu_236_reg[2] ,
    \x_fu_236_reg[1] ,
    \x_fu_236_reg[3] ,
    \x_fu_236_reg[2]_0 ,
    p_0_in,
    \x_fu_236_reg[4] ,
    \x_fu_236_reg[5] ,
    \x_fu_236_reg[6] ,
    ap_loop_init_int_reg_0,
    \x_fu_236_reg[0]_1 ,
    ap_loop_init_int_reg_1,
    indvar_flatten6_fu_2440,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready,
    add_ln40_fu_4176_p2,
    ap_clk,
    Q,
    ap_loop_exit_ready_pp0_iter13_reg,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
    ap_rst_n,
    \select_ln40_2_reg_8125_reg[0] ,
    \select_ln40_2_reg_8125_reg[0]_0 ,
    x_fu_236,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    tmp_146_cast_reg_8160_reg_i_1_0,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    DSP_A_B_DATA_INST_4,
    DSP_A_B_DATA_INST_5,
    DSP_A_B_DATA_INST_6,
    DSP_A_B_DATA_INST_7,
    DSP_A_B_DATA_INST_8,
    \x_fu_236_reg[1]_0 ,
    \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0 ,
    \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 ,
    \x_fu_236_reg[5]_0 ,
    \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0 ,
    \indvar_flatten6_fu_244_reg[0] ,
    \indvar_flatten6_fu_244_reg[8] ,
    \indvar_flatten6_fu_244_reg[8]_0 ,
    \indvar_flatten6_fu_244_reg[8]_1 ,
    \indvar_flatten6_fu_244_reg[8]_2 ,
    \indvar_flatten6_fu_244_reg[8]_3 ,
    \indvar_flatten6_fu_244_reg[8]_4 ,
    \indvar_flatten6_fu_244_reg[8]_5 ,
    \indvar_flatten6_fu_244_reg[8]_6 ,
    \indvar_flatten6_fu_244_reg[15] ,
    \indvar_flatten6_fu_244_reg[15]_0 ,
    \indvar_flatten6_fu_244_reg[15]_1 ,
    \indvar_flatten6_fu_244_reg[15]_2 ,
    \indvar_flatten6_fu_244_reg[15]_3 ,
    \indvar_flatten6_fu_244_reg[15]_4 ,
    \indvar_flatten6_fu_244_reg[15]_5 );
  output ap_rst_n_0;
  output [1:0]D;
  output [0:0]\y_fu_240_reg[0] ;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2;
  output [7:0]A;
  output [0:0]grp_fu_4230_p0;
  output \x_fu_236_reg[0] ;
  output \x_fu_236_reg[0]_0 ;
  output \x_fu_236_reg[2] ;
  output \x_fu_236_reg[1] ;
  output \x_fu_236_reg[3] ;
  output \x_fu_236_reg[2]_0 ;
  output [3:0]p_0_in;
  output \x_fu_236_reg[4] ;
  output \x_fu_236_reg[5] ;
  output \x_fu_236_reg[6] ;
  output ap_loop_init_int_reg_0;
  output \x_fu_236_reg[0]_1 ;
  output ap_loop_init_int_reg_1;
  output indvar_flatten6_fu_2440;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready;
  output [15:0]add_ln40_fu_4176_p2;
  input ap_clk;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter13_reg;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;
  input ap_rst_n;
  input [0:0]\select_ln40_2_reg_8125_reg[0] ;
  input \select_ln40_2_reg_8125_reg[0]_0 ;
  input [7:0]x_fu_236;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input tmp_146_cast_reg_8160_reg_i_1_0;
  input DSP_A_B_DATA_INST;
  input DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input DSP_A_B_DATA_INST_4;
  input DSP_A_B_DATA_INST_5;
  input DSP_A_B_DATA_INST_6;
  input DSP_A_B_DATA_INST_7;
  input DSP_A_B_DATA_INST_8;
  input \x_fu_236_reg[1]_0 ;
  input \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0 ;
  input \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 ;
  input \x_fu_236_reg[5]_0 ;
  input \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0 ;
  input \indvar_flatten6_fu_244_reg[0] ;
  input \indvar_flatten6_fu_244_reg[8] ;
  input \indvar_flatten6_fu_244_reg[8]_0 ;
  input \indvar_flatten6_fu_244_reg[8]_1 ;
  input \indvar_flatten6_fu_244_reg[8]_2 ;
  input \indvar_flatten6_fu_244_reg[8]_3 ;
  input \indvar_flatten6_fu_244_reg[8]_4 ;
  input \indvar_flatten6_fu_244_reg[8]_5 ;
  input \indvar_flatten6_fu_244_reg[8]_6 ;
  input \indvar_flatten6_fu_244_reg[15] ;
  input \indvar_flatten6_fu_244_reg[15]_0 ;
  input \indvar_flatten6_fu_244_reg[15]_1 ;
  input \indvar_flatten6_fu_244_reg[15]_2 ;
  input \indvar_flatten6_fu_244_reg[15]_3 ;
  input \indvar_flatten6_fu_244_reg[15]_4 ;
  input \indvar_flatten6_fu_244_reg[15]_5 ;

  wire [7:0]A;
  wire [1:0]D;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire DSP_A_B_DATA_INST_6;
  wire DSP_A_B_DATA_INST_7;
  wire DSP_A_B_DATA_INST_8;
  wire [1:0]Q;
  wire [15:0]add_ln40_fu_4176_p2;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter13_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [15:0]ap_sig_allocacmp_indvar_flatten6_load;
  wire [0:0]grp_fu_4230_p0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg;
  wire indvar_flatten6_fu_2440;
  wire \indvar_flatten6_fu_244_reg[0] ;
  wire \indvar_flatten6_fu_244_reg[15] ;
  wire \indvar_flatten6_fu_244_reg[15]_0 ;
  wire \indvar_flatten6_fu_244_reg[15]_1 ;
  wire \indvar_flatten6_fu_244_reg[15]_2 ;
  wire \indvar_flatten6_fu_244_reg[15]_3 ;
  wire \indvar_flatten6_fu_244_reg[15]_4 ;
  wire \indvar_flatten6_fu_244_reg[15]_5 ;
  wire \indvar_flatten6_fu_244_reg[15]_i_2_n_2 ;
  wire \indvar_flatten6_fu_244_reg[15]_i_2_n_3 ;
  wire \indvar_flatten6_fu_244_reg[15]_i_2_n_4 ;
  wire \indvar_flatten6_fu_244_reg[15]_i_2_n_5 ;
  wire \indvar_flatten6_fu_244_reg[15]_i_2_n_6 ;
  wire \indvar_flatten6_fu_244_reg[15]_i_2_n_7 ;
  wire \indvar_flatten6_fu_244_reg[8] ;
  wire \indvar_flatten6_fu_244_reg[8]_0 ;
  wire \indvar_flatten6_fu_244_reg[8]_1 ;
  wire \indvar_flatten6_fu_244_reg[8]_2 ;
  wire \indvar_flatten6_fu_244_reg[8]_3 ;
  wire \indvar_flatten6_fu_244_reg[8]_4 ;
  wire \indvar_flatten6_fu_244_reg[8]_5 ;
  wire \indvar_flatten6_fu_244_reg[8]_6 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_0 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_1 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_2 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_3 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_4 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_5 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_6 ;
  wire \indvar_flatten6_fu_244_reg[8]_i_1_n_7 ;
  wire [3:0]p_0_in;
  wire [0:0]\select_ln40_2_reg_8125_reg[0] ;
  wire \select_ln40_2_reg_8125_reg[0]_0 ;
  wire tmp_146_cast_reg_8160_reg_i_10_n_0;
  wire tmp_146_cast_reg_8160_reg_i_1_0;
  wire \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0 ;
  wire \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 ;
  wire \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0 ;
  wire [7:0]x_fu_236;
  wire \x_fu_236[6]_i_3_n_0 ;
  wire \x_fu_236_reg[0] ;
  wire \x_fu_236_reg[0]_0 ;
  wire \x_fu_236_reg[0]_1 ;
  wire \x_fu_236_reg[1] ;
  wire \x_fu_236_reg[1]_0 ;
  wire \x_fu_236_reg[2] ;
  wire \x_fu_236_reg[2]_0 ;
  wire \x_fu_236_reg[3] ;
  wire \x_fu_236_reg[4] ;
  wire \x_fu_236_reg[5] ;
  wire \x_fu_236_reg[5]_0 ;
  wire \x_fu_236_reg[6] ;
  wire \y_fu_240[0]_i_2_n_0 ;
  wire [0:0]\y_fu_240_reg[0] ;
  wire [7:6]\NLW_indvar_flatten6_fu_244_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_indvar_flatten6_fu_244_reg[15]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF0B00)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter13_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h88A8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter13_reg),
        .I2(ap_done_cache),
        .I3(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter13_reg),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_exit_ready_pp0_iter13_reg),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'hFFFFF400F400F400)) 
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_i_1
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter13_reg),
        .I3(Q[1]),
        .I4(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg),
        .I5(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'hD)) 
    \indvar_flatten6_fu_244[0]_i_1 
       (.I0(\indvar_flatten6_fu_244_reg[0] ),
        .I1(ap_loop_init_int),
        .O(add_ln40_fu_4176_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \indvar_flatten6_fu_244[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(indvar_flatten6_fu_2440));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_10 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15] ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_4 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15]_5 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[15]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_5 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15]_4 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[14]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_6 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15]_3 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[13]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_7 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[12]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_8 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[15]_i_9 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[15]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_10 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8] ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_2 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[0] ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_3 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_6 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_4 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_5 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_5 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_4 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_6 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_3 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[5]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_7 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_2 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_8 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_1 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \indvar_flatten6_fu_244[8]_i_9 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\indvar_flatten6_fu_244_reg[8]_0 ),
        .O(ap_sig_allocacmp_indvar_flatten6_load[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \indvar_flatten6_fu_244_reg[15]_i_2 
       (.CI(\indvar_flatten6_fu_244_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten6_fu_244_reg[15]_i_2_CO_UNCONNECTED [7:6],\indvar_flatten6_fu_244_reg[15]_i_2_n_2 ,\indvar_flatten6_fu_244_reg[15]_i_2_n_3 ,\indvar_flatten6_fu_244_reg[15]_i_2_n_4 ,\indvar_flatten6_fu_244_reg[15]_i_2_n_5 ,\indvar_flatten6_fu_244_reg[15]_i_2_n_6 ,\indvar_flatten6_fu_244_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten6_fu_244_reg[15]_i_2_O_UNCONNECTED [7],add_ln40_fu_4176_p2[15:9]}),
        .S({1'b0,ap_sig_allocacmp_indvar_flatten6_load[15:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \indvar_flatten6_fu_244_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_indvar_flatten6_load[0]),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten6_fu_244_reg[8]_i_1_n_0 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_1 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_2 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_3 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_4 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_5 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_6 ,\indvar_flatten6_fu_244_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln40_fu_4176_p2[8:1]),
        .S(ap_sig_allocacmp_indvar_flatten6_load[8:1]));
  LUT6 #(
    .INIT(64'hFFFF9AAA9AAA9AAA)) 
    \select_ln40_2_reg_8125[0]_i_1 
       (.I0(\select_ln40_2_reg_8125_reg[0] ),
        .I1(\select_ln40_2_reg_8125_reg[0]_0 ),
        .I2(x_fu_236[7]),
        .I3(x_fu_236[6]),
        .I4(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(grp_fu_4230_p0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln40_2_reg_8125[1]_i_1 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFB000B000B000)) 
    tmp_146_cast_reg_8160_reg_i_1
       (.I0(DSP_A_B_DATA_INST_6),
        .I1(DSP_A_B_DATA_INST_5),
        .I2(\x_fu_236[6]_i_3_n_0 ),
        .I3(DSP_A_B_DATA_INST_7),
        .I4(tmp_146_cast_reg_8160_reg_i_10_n_0),
        .I5(DSP_A_B_DATA_INST_8),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h8888888808000000)) 
    tmp_146_cast_reg_8160_reg_i_10
       (.I0(tmp_146_cast_reg_8160_reg_i_1_0),
        .I1(\x_fu_236[6]_i_3_n_0 ),
        .I2(\select_ln40_2_reg_8125_reg[0]_0 ),
        .I3(x_fu_236[7]),
        .I4(x_fu_236[6]),
        .I5(\select_ln40_2_reg_8125_reg[0] ),
        .O(tmp_146_cast_reg_8160_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hCC00CC004C80CC00)) 
    tmp_146_cast_reg_8160_reg_i_2
       (.I0(tmp_146_cast_reg_8160_reg_i_1_0),
        .I1(\x_fu_236[6]_i_3_n_0 ),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_5),
        .I4(DSP_A_B_DATA_INST_4),
        .I5(DSP_A_B_DATA_INST_3),
        .O(A[6]));
  LUT6 #(
    .INIT(64'h3F3F153F00002A00)) 
    tmp_146_cast_reg_8160_reg_i_3
       (.I0(tmp_146_cast_reg_8160_reg_i_1_0),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(DSP_A_B_DATA_INST_3),
        .I5(DSP_A_B_DATA_INST_4),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h4CCCCCCC80000000)) 
    tmp_146_cast_reg_8160_reg_i_4
       (.I0(tmp_146_cast_reg_8160_reg_i_1_0),
        .I1(\x_fu_236[6]_i_3_n_0 ),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(DSP_A_B_DATA_INST),
        .I5(DSP_A_B_DATA_INST_2),
        .O(A[4]));
  LUT6 #(
    .INIT(64'h153F3F3F2A000000)) 
    tmp_146_cast_reg_8160_reg_i_5
       (.I0(tmp_146_cast_reg_8160_reg_i_1_0),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(DSP_A_B_DATA_INST_0),
        .I4(DSP_A_B_DATA_INST),
        .I5(DSP_A_B_DATA_INST_1),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h06660AAA)) 
    tmp_146_cast_reg_8160_reg_i_6
       (.I0(DSP_A_B_DATA_INST),
        .I1(tmp_146_cast_reg_8160_reg_i_1_0),
        .I2(ap_loop_init_int),
        .I3(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I4(DSP_A_B_DATA_INST_0),
        .O(A[2]));
  LUT6 #(
    .INIT(64'h66665666FFFFFFFF)) 
    tmp_146_cast_reg_8160_reg_i_7
       (.I0(tmp_146_cast_reg_8160_reg_i_1_0),
        .I1(\select_ln40_2_reg_8125_reg[0] ),
        .I2(x_fu_236[6]),
        .I3(x_fu_236[7]),
        .I4(\select_ln40_2_reg_8125_reg[0]_0 ),
        .I5(\x_fu_236[6]_i_3_n_0 ),
        .O(A[1]));
  LUT6 #(
    .INIT(64'h000008F708F708F7)) 
    tmp_146_cast_reg_8160_reg_i_8
       (.I0(x_fu_236[6]),
        .I1(x_fu_236[7]),
        .I2(\select_ln40_2_reg_8125_reg[0]_0 ),
        .I3(\select_ln40_2_reg_8125_reg[0] ),
        .I4(ap_loop_init_int),
        .I5(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_i_1 
       (.I0(x_fu_236[0]),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\x_fu_236_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h0DDD0000)) 
    \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_i_1 
       (.I0(x_fu_236[0]),
        .I1(\x_fu_236_reg[1]_0 ),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(x_fu_236[1]),
        .O(\x_fu_236_reg[0] ));
  LUT6 #(
    .INIT(64'h2A2A2A2A002A2A2A)) 
    \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_1 
       (.I0(x_fu_236[2]),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(x_fu_236[0]),
        .I4(x_fu_236[1]),
        .I5(\trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0 ),
        .O(\x_fu_236_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_1 
       (.I0(x_fu_236[3]),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(x_fu_236[4]),
        .I4(\trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 ),
        .O(\x_fu_236_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_i_1 
       (.I0(x_fu_236[4]),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(x_fu_236[3]),
        .I4(\trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 ),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h2A2A2A2A002A2A2A)) 
    \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_1 
       (.I0(x_fu_236[5]),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(x_fu_236[3]),
        .I4(x_fu_236[4]),
        .I5(\trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0 ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_i_1 
       (.I0(x_fu_236[6]),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(x_fu_236[7]),
        .I4(\select_ln40_2_reg_8125_reg[0]_0 ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h2A2A002A)) 
    \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_i_1 
       (.I0(x_fu_236[7]),
        .I1(ap_loop_init_int),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(x_fu_236[6]),
        .I4(\select_ln40_2_reg_8125_reg[0]_0 ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \x_fu_236[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(x_fu_236[0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h8FFFF8F8)) 
    \x_fu_236[1]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(x_fu_236[0]),
        .I3(\x_fu_236_reg[1]_0 ),
        .I4(x_fu_236[1]),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    \x_fu_236[2]_i_1 
       (.I0(x_fu_236[0]),
        .I1(x_fu_236[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(x_fu_236[2]),
        .O(\x_fu_236_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \x_fu_236[3]_i_1 
       (.I0(x_fu_236[1]),
        .I1(x_fu_236[0]),
        .I2(x_fu_236[2]),
        .I3(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(x_fu_236[3]),
        .O(\x_fu_236_reg[1] ));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \x_fu_236[4]_i_1 
       (.I0(x_fu_236[2]),
        .I1(x_fu_236[0]),
        .I2(x_fu_236[1]),
        .I3(x_fu_236[3]),
        .I4(\x_fu_236[6]_i_3_n_0 ),
        .I5(x_fu_236[4]),
        .O(\x_fu_236_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00F7F7F700080808)) 
    \x_fu_236[5]_i_1 
       (.I0(x_fu_236[4]),
        .I1(x_fu_236[3]),
        .I2(\x_fu_236_reg[5]_0 ),
        .I3(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(x_fu_236[5]),
        .O(\x_fu_236_reg[4] ));
  LUT6 #(
    .INIT(64'hFF7F000000800000)) 
    \x_fu_236[6]_i_1 
       (.I0(x_fu_236[5]),
        .I1(x_fu_236[3]),
        .I2(x_fu_236[4]),
        .I3(\x_fu_236_reg[5]_0 ),
        .I4(\x_fu_236[6]_i_3_n_0 ),
        .I5(x_fu_236[6]),
        .O(\x_fu_236_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_fu_236[6]_i_3 
       (.I0(ap_loop_init_int),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .O(\x_fu_236[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h0BBB0444)) 
    \x_fu_236[7]_i_1 
       (.I0(\select_ln40_2_reg_8125_reg[0]_0 ),
        .I1(x_fu_236[6]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(x_fu_236[7]),
        .O(\x_fu_236_reg[6] ));
  LUT5 #(
    .INIT(32'h9AAAFFFF)) 
    \y_fu_240[0]_i_1 
       (.I0(\select_ln40_2_reg_8125_reg[0] ),
        .I1(\select_ln40_2_reg_8125_reg[0]_0 ),
        .I2(x_fu_236[7]),
        .I3(x_fu_236[6]),
        .I4(\y_fu_240[0]_i_2_n_0 ),
        .O(\y_fu_240_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \y_fu_240[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\y_fu_240[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00C8)) 
    \y_fu_240[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\y_fu_240[0]_i_2_n_0 ),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_10_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_10_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_0
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_11_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_11_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_1
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_12_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_12_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_10
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_20_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_20_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_11
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_21_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_21_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_12
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_22_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_22_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_13
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_23_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_23_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_14
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_24_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_24_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_15
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_25_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_25_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_16
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [3:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_26_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_26_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_17
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_27_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_27_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_18
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_28_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_28_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_19
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_29_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_29_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_2
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_13_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_13_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_20
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_2_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_2_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_21
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_30_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_30_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_22
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_31_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_31_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_23
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_32_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_32_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_24
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_33_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_33_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_25
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_34_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_34_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_26
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_35_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_35_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_27
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_36_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_36_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_28
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_37_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_37_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_29
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_38_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_38_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_3
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_14_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_14_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_30
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_39_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_39_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_31
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_3_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_3_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_32
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_40_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_40_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_33
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_41_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_41_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_34
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_42_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_42_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_35
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_43_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_43_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_36
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_44_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_44_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_37
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_45_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_45_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_38
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_46_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_46_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_39
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    ram1_reg_bram_0_0,
    address2,
    ram1_reg_bram_0_1,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]ram1_reg_bram_0_0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_1;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [6:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire [3:0]ram1_reg_bram_0_1;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_47_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_47_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_4
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_15_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_15_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_40
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_4_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_4_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_41
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_5_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_5_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_42
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_6_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_6_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_43
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_7_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_7_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_44
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_8_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_8_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_45
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_9_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_9_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_46
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_5
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_16_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_16_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_6
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    frame_2_address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [10:0]frame_2_address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [10:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_17_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({frame_2_address0[10:4],ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_17_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_7
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_18_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_18_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_8
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_19_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_19_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_frame_RAM_1WNR_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_1WNR_AUTO_1R1W_9
   (q0,
    q1,
    q2,
    ap_clk,
    ce0,
    ce1,
    address0,
    ADDRARDADDR,
    address1,
    DINADIN,
    we0,
    ce2,
    frame_2_address0,
    address2,
    ram1_reg_bram_0_0,
    d0);
  output [7:0]q0;
  output [7:0]q1;
  output [7:0]q2;
  input ap_clk;
  input ce0;
  input ce1;
  input [6:0]address0;
  input [3:0]ADDRARDADDR;
  input [10:0]address1;
  input [7:0]DINADIN;
  input we0;
  input ce2;
  input [3:0]frame_2_address0;
  input [6:0]address2;
  input [3:0]ram1_reg_bram_0_0;
  input [7:0]d0;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire ap_clk;
  wire ce0;
  wire ce1;
  wire ce2;
  wire [7:0]d0;
  wire [3:0]frame_2_address0;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire [3:0]ram1_reg_bram_0_0;
  wire we0;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_1_U/ram0_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram0_reg_bram_0
       (.ADDRARDADDR({address0,ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram0_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram0_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram0_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram0_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({NLW_ram0_reg_bram_0_DOUTADOUT_UNCONNECTED[15:8],q0}),
        .DOUTBDOUT({NLW_ram0_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q1}),
        .DOUTPADOUTP(NLW_ram0_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram0_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(ce0),
        .ENBWREN(ce1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "11008" *) 
  (* RTL_RAM_NAME = "inst/frame_1_U/ram1_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1375" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram1_reg_bram_0
       (.ADDRARDADDR({address0,frame_2_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address2,ram1_reg_bram_0_0,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram1_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram1_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram1_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram1_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram1_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram1_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q2}),
        .DOUTPADOUTP(NLW_ram1_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram1_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(we0),
        .ENBWREN(ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1
   (P,
    address0,
    frame_2_address0,
    \ap_CS_fsm_reg[4] ,
    ap_clk,
    D,
    Q,
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0,
    trunc_ln40_reg_8167,
    tmp_143_fu_4725_p3,
    ram0_reg_bram_0);
  output [6:0]P;
  output [6:0]address0;
  output [6:0]frame_2_address0;
  output [6:0]\ap_CS_fsm_reg[4] ;
  input ap_clk;
  input [7:0]D;
  input [0:0]Q;
  input [6:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  input [1:0]trunc_ln40_reg_8167;
  input [6:0]tmp_143_fu_4725_p3;
  input [6:0]ram0_reg_bram_0;

  wire [7:0]D;
  wire [6:0]P;
  wire [0:0]Q;
  wire [6:0]address0;
  wire [6:0]\ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire [6:0]frame_2_address0;
  wire [6:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  wire [10:4]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0;
  wire [10:4]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0;
  wire [10:4]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0;
  wire [6:0]ram0_reg_bram_0;
  wire [6:0]tmp_143_fu_4725_p3;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [1:0]trunc_ln40_reg_8167;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_21
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[6]),
        .I2(P[6]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[6]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_21__0
       (.I0(tmp_143_fu_4725_p3[6]),
        .I1(P[6]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[6]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_22
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[5]),
        .I2(P[5]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[5]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_22__0
       (.I0(tmp_143_fu_4725_p3[5]),
        .I1(P[5]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[5]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_23
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[4]),
        .I2(P[4]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[4]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_23__0
       (.I0(tmp_143_fu_4725_p3[4]),
        .I1(P[4]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[4]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_24
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[3]),
        .I2(P[3]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[3]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_24__0
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(P[3]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[3]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_25
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[2]),
        .I2(P[2]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[2]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_25__0
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(P[2]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[2]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_26
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[1]),
        .I2(P[1]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[1]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_26__0
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(P[1]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[1]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    ram0_reg_bram_0_i_27
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(tmp_143_fu_4725_p3[0]),
        .I2(P[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[0]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    ram0_reg_bram_0_i_27__0
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(P[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(ram0_reg_bram_0[0]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_2__29
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[10]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[6]),
        .O(address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_2__30
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[10]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[6]),
        .O(frame_2_address0[6]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_31
       (.I0(tmp_143_fu_4725_p3[6]),
        .I1(P[6]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[6]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[10]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_32__0
       (.I0(tmp_143_fu_4725_p3[5]),
        .I1(P[5]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[5]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[9]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_33
       (.I0(tmp_143_fu_4725_p3[4]),
        .I1(P[4]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[4]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[8]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_34
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(P[3]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[3]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[7]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_35
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(P[2]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[2]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[6]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_36
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(P[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[1]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[5]));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram0_reg_bram_0_i_37
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(P[0]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(ram0_reg_bram_0[0]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_3__43
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[9]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[5]),
        .O(address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_3__44
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[9]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[5]),
        .O(frame_2_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_3__45
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[10]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[6]),
        .O(\ap_CS_fsm_reg[4] [6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_4__43
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[8]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[4]),
        .O(address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_4__44
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[8]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[4]),
        .O(frame_2_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_4__45
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[9]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[5]),
        .O(\ap_CS_fsm_reg[4] [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_5__43
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[7]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_5__44
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[7]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(frame_2_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_5__45
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[8]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[4]),
        .O(\ap_CS_fsm_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_6__43
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[6]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_6__44
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[6]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(frame_2_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_6__45
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[7]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(\ap_CS_fsm_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_7__44
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[5]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_7__45
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[5]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(frame_2_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_7__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[6]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(\ap_CS_fsm_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_8__44
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0[4]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_8__45
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0[4]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(frame_2_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_8__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[5]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[4]),
        .I1(Q),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(\ap_CS_fsm_reg[4] [0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:19],tmp_product_n_87,tmp_product_n_88,P,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_mul_8ns_10ns_17_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64
   (P,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 ,
    address1,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 ,
    address2,
    A,
    Q,
    DSP_A_B_DATA_INST,
    tmp_143_fu_4725_p3,
    trunc_ln40_reg_8167,
    ram0_reg_bram_0,
    ram0_reg_bram_0_0,
    ram0_reg_bram_0_1,
    frame_47_address112_out,
    ram0_reg_bram_0_2,
    ram0_reg_bram_0_3,
    frame_46_address114_out,
    ram0_reg_bram_0_4,
    ram0_reg_bram_0_5,
    frame_44_address1120_out,
    ram0_reg_bram_0_6,
    ram0_reg_bram_0_7,
    frame_43_address1122_out,
    ram0_reg_bram_0_8,
    ram0_reg_bram_0_9,
    frame_41_address1138_out,
    ram0_reg_bram_0_10,
    ram0_reg_bram_0_11,
    frame_40_address1140_out,
    ram0_reg_bram_0_12,
    ram0_reg_bram_0_13,
    frame_38_address1156_out,
    ram0_reg_bram_0_14,
    ram0_reg_bram_0_15,
    frame_37_address1158_out,
    ram0_reg_bram_0_16,
    ram0_reg_bram_0_17,
    frame_35_address1174_out,
    ram0_reg_bram_0_18,
    ram0_reg_bram_0_19,
    frame_34_address1176_out,
    ram0_reg_bram_0_20,
    ram0_reg_bram_0_21,
    frame_32_address1192_out,
    ram0_reg_bram_0_22,
    ram0_reg_bram_0_23,
    frame_31_address1194_out,
    ram0_reg_bram_0_24,
    ram0_reg_bram_0_25,
    frame_29_address11110_out,
    ram0_reg_bram_0_26,
    ram0_reg_bram_0_27,
    frame_28_address11112_out,
    ram0_reg_bram_0_28,
    ram0_reg_bram_0_29,
    frame_26_address11128_out,
    ram0_reg_bram_0_30,
    ram0_reg_bram_0_31,
    frame_25_address11130_out,
    ram0_reg_bram_0_32,
    ram0_reg_bram_0_33,
    frame_23_address11146_out,
    ram0_reg_bram_0_34,
    ram0_reg_bram_0_35,
    frame_22_address11148_out,
    ram0_reg_bram_0_36,
    ram0_reg_bram_0_37,
    frame_20_address11164_out,
    ram0_reg_bram_0_38,
    ram0_reg_bram_0_39,
    frame_19_address11166_out,
    ram0_reg_bram_0_40,
    ram0_reg_bram_0_41,
    frame_17_address11182_out,
    ram0_reg_bram_0_42,
    ram0_reg_bram_0_43,
    frame_16_address11184_out,
    ram0_reg_bram_0_44,
    ram0_reg_bram_0_45,
    frame_14_address11200_out,
    ram0_reg_bram_0_46,
    ram0_reg_bram_0_47,
    frame_13_address11202_out,
    ram0_reg_bram_0_48,
    ram0_reg_bram_0_49,
    frame_11_address11216_out,
    ram0_reg_bram_0_50,
    ram0_reg_bram_0_51,
    frame_10_address11218_out,
    ram0_reg_bram_0_52,
    ram0_reg_bram_0_53,
    frame_8_address11233_out,
    ram0_reg_bram_0_54,
    ram0_reg_bram_0_55,
    frame_7_address11235_out,
    ram0_reg_bram_0_56,
    ram0_reg_bram_0_57,
    frame_5_address11251_out,
    ram0_reg_bram_0_58,
    ram0_reg_bram_0_59,
    frame_4_address11253_out,
    ram0_reg_bram_0_60,
    ram0_reg_bram_0_61,
    frame_2_address11269_out,
    ram0_reg_bram_0_62,
    ram0_reg_bram_0_63,
    frame_1_address11271_out,
    ram0_reg_bram_0_64,
    ram0_reg_bram_0_65,
    frame_9_address11226_out,
    ram0_reg_bram_0_66,
    ram0_reg_bram_0_67,
    frame_6_address11243_out,
    ram0_reg_bram_0_68,
    ram0_reg_bram_0_69,
    frame_3_address11261_out,
    ram0_reg_bram_0_70,
    ram0_reg_bram_0_71,
    frame_address11279_out,
    ram0_reg_bram_0_72,
    ram0_reg_bram_0_73,
    frame_12_address11210_out,
    ram0_reg_bram_0_74,
    ram0_reg_bram_0_75,
    frame_24_address11138_out,
    ram0_reg_bram_0_76,
    ram0_reg_bram_0_77,
    frame_45_address1112_out,
    ram0_reg_bram_0_78,
    ram0_reg_bram_0_79,
    frame_42_address1130_out,
    ram0_reg_bram_0_80,
    ram0_reg_bram_0_81,
    frame_39_address1148_out,
    ram0_reg_bram_0_82,
    ram0_reg_bram_0_83,
    frame_36_address1166_out,
    ram0_reg_bram_0_84,
    ram0_reg_bram_0_85,
    frame_33_address1184_out,
    ram0_reg_bram_0_86,
    ram0_reg_bram_0_87,
    frame_30_address11102_out,
    ram0_reg_bram_0_88,
    ram0_reg_bram_0_89,
    frame_27_address11120_out,
    ram0_reg_bram_0_90,
    ram0_reg_bram_0_91,
    frame_21_address11156_out,
    ram0_reg_bram_0_92,
    ram0_reg_bram_0_93,
    frame_18_address11174_out,
    ram0_reg_bram_0_94,
    ram0_reg_bram_0_95,
    frame_15_address11192_out);
  output [6:0]P;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 ;
  output [6:0]address1;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 ;
  output [6:0]address2;
  input [0:0]A;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [6:0]tmp_143_fu_4725_p3;
  input [1:0]trunc_ln40_reg_8167;
  input ram0_reg_bram_0;
  input [6:0]ram0_reg_bram_0_0;
  input ram0_reg_bram_0_1;
  input frame_47_address112_out;
  input ram0_reg_bram_0_2;
  input ram0_reg_bram_0_3;
  input frame_46_address114_out;
  input ram0_reg_bram_0_4;
  input ram0_reg_bram_0_5;
  input frame_44_address1120_out;
  input ram0_reg_bram_0_6;
  input ram0_reg_bram_0_7;
  input frame_43_address1122_out;
  input ram0_reg_bram_0_8;
  input ram0_reg_bram_0_9;
  input frame_41_address1138_out;
  input ram0_reg_bram_0_10;
  input ram0_reg_bram_0_11;
  input frame_40_address1140_out;
  input ram0_reg_bram_0_12;
  input ram0_reg_bram_0_13;
  input frame_38_address1156_out;
  input ram0_reg_bram_0_14;
  input ram0_reg_bram_0_15;
  input frame_37_address1158_out;
  input ram0_reg_bram_0_16;
  input ram0_reg_bram_0_17;
  input frame_35_address1174_out;
  input ram0_reg_bram_0_18;
  input ram0_reg_bram_0_19;
  input frame_34_address1176_out;
  input ram0_reg_bram_0_20;
  input ram0_reg_bram_0_21;
  input frame_32_address1192_out;
  input ram0_reg_bram_0_22;
  input ram0_reg_bram_0_23;
  input frame_31_address1194_out;
  input ram0_reg_bram_0_24;
  input ram0_reg_bram_0_25;
  input frame_29_address11110_out;
  input ram0_reg_bram_0_26;
  input ram0_reg_bram_0_27;
  input frame_28_address11112_out;
  input ram0_reg_bram_0_28;
  input ram0_reg_bram_0_29;
  input frame_26_address11128_out;
  input ram0_reg_bram_0_30;
  input ram0_reg_bram_0_31;
  input frame_25_address11130_out;
  input ram0_reg_bram_0_32;
  input ram0_reg_bram_0_33;
  input frame_23_address11146_out;
  input ram0_reg_bram_0_34;
  input ram0_reg_bram_0_35;
  input frame_22_address11148_out;
  input ram0_reg_bram_0_36;
  input ram0_reg_bram_0_37;
  input frame_20_address11164_out;
  input ram0_reg_bram_0_38;
  input ram0_reg_bram_0_39;
  input frame_19_address11166_out;
  input ram0_reg_bram_0_40;
  input ram0_reg_bram_0_41;
  input frame_17_address11182_out;
  input ram0_reg_bram_0_42;
  input ram0_reg_bram_0_43;
  input frame_16_address11184_out;
  input ram0_reg_bram_0_44;
  input ram0_reg_bram_0_45;
  input frame_14_address11200_out;
  input ram0_reg_bram_0_46;
  input ram0_reg_bram_0_47;
  input frame_13_address11202_out;
  input ram0_reg_bram_0_48;
  input ram0_reg_bram_0_49;
  input frame_11_address11216_out;
  input ram0_reg_bram_0_50;
  input ram0_reg_bram_0_51;
  input frame_10_address11218_out;
  input ram0_reg_bram_0_52;
  input ram0_reg_bram_0_53;
  input frame_8_address11233_out;
  input ram0_reg_bram_0_54;
  input ram0_reg_bram_0_55;
  input frame_7_address11235_out;
  input ram0_reg_bram_0_56;
  input ram0_reg_bram_0_57;
  input frame_5_address11251_out;
  input ram0_reg_bram_0_58;
  input ram0_reg_bram_0_59;
  input frame_4_address11253_out;
  input ram0_reg_bram_0_60;
  input ram0_reg_bram_0_61;
  input frame_2_address11269_out;
  input ram0_reg_bram_0_62;
  input ram0_reg_bram_0_63;
  input frame_1_address11271_out;
  input ram0_reg_bram_0_64;
  input ram0_reg_bram_0_65;
  input frame_9_address11226_out;
  input ram0_reg_bram_0_66;
  input ram0_reg_bram_0_67;
  input frame_6_address11243_out;
  input ram0_reg_bram_0_68;
  input ram0_reg_bram_0_69;
  input frame_3_address11261_out;
  input ram0_reg_bram_0_70;
  input ram0_reg_bram_0_71;
  input frame_address11279_out;
  input ram0_reg_bram_0_72;
  input ram0_reg_bram_0_73;
  input frame_12_address11210_out;
  input ram0_reg_bram_0_74;
  input ram0_reg_bram_0_75;
  input frame_24_address11138_out;
  input ram0_reg_bram_0_76;
  input ram0_reg_bram_0_77;
  input frame_45_address1112_out;
  input ram0_reg_bram_0_78;
  input ram0_reg_bram_0_79;
  input frame_42_address1130_out;
  input ram0_reg_bram_0_80;
  input ram0_reg_bram_0_81;
  input frame_39_address1148_out;
  input ram0_reg_bram_0_82;
  input ram0_reg_bram_0_83;
  input frame_36_address1166_out;
  input ram0_reg_bram_0_84;
  input ram0_reg_bram_0_85;
  input frame_33_address1184_out;
  input ram0_reg_bram_0_86;
  input ram0_reg_bram_0_87;
  input frame_30_address11102_out;
  input ram0_reg_bram_0_88;
  input ram0_reg_bram_0_89;
  input frame_27_address11120_out;
  input ram0_reg_bram_0_90;
  input ram0_reg_bram_0_91;
  input frame_21_address11156_out;
  input ram0_reg_bram_0_92;
  input ram0_reg_bram_0_93;
  input frame_18_address11174_out;
  input ram0_reg_bram_0_94;
  input ram0_reg_bram_0_95;
  input frame_15_address11192_out;

  wire [0:0]A;
  wire DSP_A_B_DATA_INST;
  wire [6:0]P;
  wire [7:0]Q;
  wire [6:0]address1;
  wire [6:0]address2;
  wire frame_10_address11218_out;
  wire frame_11_address11216_out;
  wire frame_12_address11210_out;
  wire frame_13_address11202_out;
  wire frame_14_address11200_out;
  wire frame_15_address11192_out;
  wire frame_16_address11184_out;
  wire frame_17_address11182_out;
  wire frame_18_address11174_out;
  wire frame_19_address11166_out;
  wire frame_1_address11271_out;
  wire frame_20_address11164_out;
  wire frame_21_address11156_out;
  wire frame_22_address11148_out;
  wire frame_23_address11146_out;
  wire frame_24_address11138_out;
  wire frame_25_address11130_out;
  wire frame_26_address11128_out;
  wire frame_27_address11120_out;
  wire frame_28_address11112_out;
  wire frame_29_address11110_out;
  wire frame_2_address11269_out;
  wire frame_30_address11102_out;
  wire frame_31_address1194_out;
  wire frame_32_address1192_out;
  wire frame_33_address1184_out;
  wire frame_34_address1176_out;
  wire frame_35_address1174_out;
  wire frame_36_address1166_out;
  wire frame_37_address1158_out;
  wire frame_38_address1156_out;
  wire frame_39_address1148_out;
  wire frame_3_address11261_out;
  wire frame_40_address1140_out;
  wire frame_41_address1138_out;
  wire frame_42_address1130_out;
  wire frame_43_address1122_out;
  wire frame_44_address1120_out;
  wire frame_45_address1112_out;
  wire frame_46_address114_out;
  wire frame_47_address112_out;
  wire frame_4_address11253_out;
  wire frame_5_address11251_out;
  wire frame_6_address11243_out;
  wire frame_7_address11235_out;
  wire frame_8_address11233_out;
  wire frame_9_address11226_out;
  wire frame_address11279_out;
  wire ram0_reg_bram_0;
  wire [6:0]ram0_reg_bram_0_0;
  wire ram0_reg_bram_0_1;
  wire ram0_reg_bram_0_10;
  wire ram0_reg_bram_0_11;
  wire ram0_reg_bram_0_12;
  wire ram0_reg_bram_0_13;
  wire ram0_reg_bram_0_14;
  wire ram0_reg_bram_0_15;
  wire ram0_reg_bram_0_16;
  wire ram0_reg_bram_0_17;
  wire ram0_reg_bram_0_18;
  wire ram0_reg_bram_0_19;
  wire ram0_reg_bram_0_2;
  wire ram0_reg_bram_0_20;
  wire ram0_reg_bram_0_21;
  wire ram0_reg_bram_0_22;
  wire ram0_reg_bram_0_23;
  wire ram0_reg_bram_0_24;
  wire ram0_reg_bram_0_25;
  wire ram0_reg_bram_0_26;
  wire ram0_reg_bram_0_27;
  wire ram0_reg_bram_0_28;
  wire ram0_reg_bram_0_29;
  wire ram0_reg_bram_0_3;
  wire ram0_reg_bram_0_30;
  wire ram0_reg_bram_0_31;
  wire ram0_reg_bram_0_32;
  wire ram0_reg_bram_0_33;
  wire ram0_reg_bram_0_34;
  wire ram0_reg_bram_0_35;
  wire ram0_reg_bram_0_36;
  wire ram0_reg_bram_0_37;
  wire ram0_reg_bram_0_38;
  wire ram0_reg_bram_0_39;
  wire ram0_reg_bram_0_4;
  wire ram0_reg_bram_0_40;
  wire ram0_reg_bram_0_41;
  wire ram0_reg_bram_0_42;
  wire ram0_reg_bram_0_43;
  wire ram0_reg_bram_0_44;
  wire ram0_reg_bram_0_45;
  wire ram0_reg_bram_0_46;
  wire ram0_reg_bram_0_47;
  wire ram0_reg_bram_0_48;
  wire ram0_reg_bram_0_49;
  wire ram0_reg_bram_0_5;
  wire ram0_reg_bram_0_50;
  wire ram0_reg_bram_0_51;
  wire ram0_reg_bram_0_52;
  wire ram0_reg_bram_0_53;
  wire ram0_reg_bram_0_54;
  wire ram0_reg_bram_0_55;
  wire ram0_reg_bram_0_56;
  wire ram0_reg_bram_0_57;
  wire ram0_reg_bram_0_58;
  wire ram0_reg_bram_0_59;
  wire ram0_reg_bram_0_6;
  wire ram0_reg_bram_0_60;
  wire ram0_reg_bram_0_61;
  wire ram0_reg_bram_0_62;
  wire ram0_reg_bram_0_63;
  wire ram0_reg_bram_0_64;
  wire ram0_reg_bram_0_65;
  wire ram0_reg_bram_0_66;
  wire ram0_reg_bram_0_67;
  wire ram0_reg_bram_0_68;
  wire ram0_reg_bram_0_69;
  wire ram0_reg_bram_0_7;
  wire ram0_reg_bram_0_70;
  wire ram0_reg_bram_0_71;
  wire ram0_reg_bram_0_72;
  wire ram0_reg_bram_0_73;
  wire ram0_reg_bram_0_74;
  wire ram0_reg_bram_0_75;
  wire ram0_reg_bram_0_76;
  wire ram0_reg_bram_0_77;
  wire ram0_reg_bram_0_78;
  wire ram0_reg_bram_0_79;
  wire ram0_reg_bram_0_8;
  wire ram0_reg_bram_0_80;
  wire ram0_reg_bram_0_81;
  wire ram0_reg_bram_0_82;
  wire ram0_reg_bram_0_83;
  wire ram0_reg_bram_0_84;
  wire ram0_reg_bram_0_85;
  wire ram0_reg_bram_0_86;
  wire ram0_reg_bram_0_87;
  wire ram0_reg_bram_0_88;
  wire ram0_reg_bram_0_89;
  wire ram0_reg_bram_0_9;
  wire ram0_reg_bram_0_90;
  wire ram0_reg_bram_0_91;
  wire ram0_reg_bram_0_92;
  wire ram0_reg_bram_0_93;
  wire ram0_reg_bram_0_94;
  wire ram0_reg_bram_0_95;
  wire [6:0]tmp_143_fu_4725_p3;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 ;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [1:0]trunc_ln40_reg_8167;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_10__29
       (.I0(ram0_reg_bram_0_60),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_10__30
       (.I0(ram0_reg_bram_0_62),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_10__35
       (.I0(ram0_reg_bram_0_74),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_11__29
       (.I0(ram0_reg_bram_0_60),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_11__30
       (.I0(ram0_reg_bram_0_62),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_11__35
       (.I0(ram0_reg_bram_0_74),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_12__29
       (.I0(ram0_reg_bram_0_60),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_12__30
       (.I0(ram0_reg_bram_0_62),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_12__35
       (.I0(ram0_reg_bram_0_74),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_13
       (.I0(ram0_reg_bram_0_60),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_13__0
       (.I0(ram0_reg_bram_0_62),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_13__5
       (.I0(ram0_reg_bram_0_74),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_14__29
       (.I0(ram0_reg_bram_0_60),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_14__30
       (.I0(ram0_reg_bram_0_62),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_14__31
       (.I0(ram0_reg_bram_0_70),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_15__29
       (.I0(ram0_reg_bram_0_60),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_15__30
       (.I0(ram0_reg_bram_0_62),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_15__34
       (.I0(ram0_reg_bram_0_70),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_16__16
       (.I0(ram0_reg_bram_0_70),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_17__4
       (.I0(ram0_reg_bram_0_70),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_18__4
       (.I0(ram0_reg_bram_0_70),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_19__1
       (.I0(ram0_reg_bram_0_70),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2
       (.I0(ram0_reg_bram_0),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_47_address112_out),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_20
       (.I0(ram0_reg_bram_0_70),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_71),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_address11279_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_2__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3
       (.I0(ram0_reg_bram_0),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_47_address112_out),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__29
       (.I0(ram0_reg_bram_0_64),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__30
       (.I0(ram0_reg_bram_0_66),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__31
       (.I0(ram0_reg_bram_0_68),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__32
       (.I0(ram0_reg_bram_0_72),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__33
       (.I0(ram0_reg_bram_0_76),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__34
       (.I0(ram0_reg_bram_0_78),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__35
       (.I0(ram0_reg_bram_0_80),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__36
       (.I0(ram0_reg_bram_0_82),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__37
       (.I0(ram0_reg_bram_0_84),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__38
       (.I0(ram0_reg_bram_0_86),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__39
       (.I0(ram0_reg_bram_0_88),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__40
       (.I0(ram0_reg_bram_0_90),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__41
       (.I0(ram0_reg_bram_0_92),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__42
       (.I0(ram0_reg_bram_0_94),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_3__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4
       (.I0(ram0_reg_bram_0),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_47_address112_out),
        .O(address1[4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__29
       (.I0(ram0_reg_bram_0_64),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__30
       (.I0(ram0_reg_bram_0_66),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__31
       (.I0(ram0_reg_bram_0_68),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__32
       (.I0(ram0_reg_bram_0_72),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__33
       (.I0(ram0_reg_bram_0_76),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__34
       (.I0(ram0_reg_bram_0_78),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__35
       (.I0(ram0_reg_bram_0_80),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__36
       (.I0(ram0_reg_bram_0_82),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__37
       (.I0(ram0_reg_bram_0_84),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__38
       (.I0(ram0_reg_bram_0_86),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__39
       (.I0(ram0_reg_bram_0_88),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__40
       (.I0(ram0_reg_bram_0_90),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__41
       (.I0(ram0_reg_bram_0_92),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__42
       (.I0(ram0_reg_bram_0_94),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_4__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5
       (.I0(ram0_reg_bram_0),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_47_address112_out),
        .O(address1[3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__29
       (.I0(ram0_reg_bram_0_64),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__30
       (.I0(ram0_reg_bram_0_66),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__31
       (.I0(ram0_reg_bram_0_68),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__32
       (.I0(ram0_reg_bram_0_72),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__33
       (.I0(ram0_reg_bram_0_76),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__34
       (.I0(ram0_reg_bram_0_78),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__35
       (.I0(ram0_reg_bram_0_80),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__36
       (.I0(ram0_reg_bram_0_82),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__37
       (.I0(ram0_reg_bram_0_84),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__38
       (.I0(ram0_reg_bram_0_86),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__39
       (.I0(ram0_reg_bram_0_88),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__40
       (.I0(ram0_reg_bram_0_90),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__41
       (.I0(ram0_reg_bram_0_92),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__42
       (.I0(ram0_reg_bram_0_94),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_5__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6
       (.I0(ram0_reg_bram_0),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_47_address112_out),
        .O(address1[2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__29
       (.I0(ram0_reg_bram_0_64),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__30
       (.I0(ram0_reg_bram_0_66),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__31
       (.I0(ram0_reg_bram_0_68),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__32
       (.I0(ram0_reg_bram_0_72),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__33
       (.I0(ram0_reg_bram_0_76),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__34
       (.I0(ram0_reg_bram_0_78),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__35
       (.I0(ram0_reg_bram_0_80),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__36
       (.I0(ram0_reg_bram_0_82),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__37
       (.I0(ram0_reg_bram_0_84),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__38
       (.I0(ram0_reg_bram_0_86),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__39
       (.I0(ram0_reg_bram_0_88),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__40
       (.I0(ram0_reg_bram_0_90),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__41
       (.I0(ram0_reg_bram_0_92),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__42
       (.I0(ram0_reg_bram_0_94),
        .I1(P[3]),
        .I2(ram0_reg_bram_0_0[3]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[3]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [3]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_6__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7
       (.I0(ram0_reg_bram_0),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_47_address112_out),
        .O(address1[1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__29
       (.I0(ram0_reg_bram_0_64),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__30
       (.I0(ram0_reg_bram_0_66),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__31
       (.I0(ram0_reg_bram_0_68),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__32
       (.I0(ram0_reg_bram_0_72),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__33
       (.I0(ram0_reg_bram_0_74),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__34
       (.I0(ram0_reg_bram_0_76),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__35
       (.I0(ram0_reg_bram_0_78),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__36
       (.I0(ram0_reg_bram_0_80),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__37
       (.I0(ram0_reg_bram_0_82),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__38
       (.I0(ram0_reg_bram_0_84),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__39
       (.I0(ram0_reg_bram_0_86),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__40
       (.I0(ram0_reg_bram_0_88),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__41
       (.I0(ram0_reg_bram_0_90),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__42
       (.I0(ram0_reg_bram_0_92),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__43
       (.I0(ram0_reg_bram_0_94),
        .I1(P[2]),
        .I2(ram0_reg_bram_0_0[2]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[2]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_7__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8
       (.I0(ram0_reg_bram_0),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_1),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_47_address112_out),
        .O(address1[0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__0
       (.I0(ram0_reg_bram_0_2),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_3),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_46_address114_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__1
       (.I0(ram0_reg_bram_0_4),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_5),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_44_address1120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__10
       (.I0(ram0_reg_bram_0_22),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_23),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_31_address1194_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__11
       (.I0(ram0_reg_bram_0_24),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_25),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_29_address11110_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__12
       (.I0(ram0_reg_bram_0_26),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_27),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_28_address11112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__13
       (.I0(ram0_reg_bram_0_28),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_29),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_26_address11128_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__14
       (.I0(ram0_reg_bram_0_30),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_31),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_25_address11130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__15
       (.I0(ram0_reg_bram_0_32),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_33),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_23_address11146_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__16
       (.I0(ram0_reg_bram_0_34),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_35),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_22_address11148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__17
       (.I0(ram0_reg_bram_0_36),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_37),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_20_address11164_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__18
       (.I0(ram0_reg_bram_0_38),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_39),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_19_address11166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__19
       (.I0(ram0_reg_bram_0_40),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_41),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_17_address11182_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__2
       (.I0(ram0_reg_bram_0_6),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_7),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_43_address1122_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__20
       (.I0(ram0_reg_bram_0_42),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_43),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_16_address11184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__21
       (.I0(ram0_reg_bram_0_44),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_45),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_14_address11200_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__22
       (.I0(ram0_reg_bram_0_46),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_47),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_13_address11202_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__23
       (.I0(ram0_reg_bram_0_48),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_49),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_11_address11216_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__24
       (.I0(ram0_reg_bram_0_50),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_51),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_10_address11218_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__25
       (.I0(ram0_reg_bram_0_52),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_53),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_8_address11233_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__26
       (.I0(ram0_reg_bram_0_54),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_55),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_7_address11235_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__27
       (.I0(ram0_reg_bram_0_56),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_57),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_5_address11251_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__28
       (.I0(ram0_reg_bram_0_58),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_59),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_4_address11253_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__29
       (.I0(ram0_reg_bram_0_64),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__3
       (.I0(ram0_reg_bram_0_8),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_9),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_41_address1138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__30
       (.I0(ram0_reg_bram_0_66),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__31
       (.I0(ram0_reg_bram_0_68),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__32
       (.I0(ram0_reg_bram_0_72),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__33
       (.I0(ram0_reg_bram_0_74),
        .I1(P[5]),
        .I2(ram0_reg_bram_0_0[5]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[5]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [5]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__34
       (.I0(ram0_reg_bram_0_76),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__35
       (.I0(ram0_reg_bram_0_78),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__36
       (.I0(ram0_reg_bram_0_80),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__37
       (.I0(ram0_reg_bram_0_82),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__38
       (.I0(ram0_reg_bram_0_84),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__39
       (.I0(ram0_reg_bram_0_86),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__4
       (.I0(ram0_reg_bram_0_10),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_11),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_40_address1140_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__40
       (.I0(ram0_reg_bram_0_88),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__41
       (.I0(ram0_reg_bram_0_90),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__42
       (.I0(ram0_reg_bram_0_92),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__43
       (.I0(ram0_reg_bram_0_94),
        .I1(P[1]),
        .I2(ram0_reg_bram_0_0[1]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[1]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [1]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__5
       (.I0(ram0_reg_bram_0_12),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_13),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_38_address1156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__6
       (.I0(ram0_reg_bram_0_14),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_15),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_37_address1158_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__7
       (.I0(ram0_reg_bram_0_16),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_17),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_35_address1174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__8
       (.I0(ram0_reg_bram_0_18),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_19),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_34_address1176_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_8__9
       (.I0(ram0_reg_bram_0_20),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_21),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_32_address1192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__29
       (.I0(ram0_reg_bram_0_60),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_61),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_2_address11269_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__30
       (.I0(ram0_reg_bram_0_62),
        .I1(P[6]),
        .I2(ram0_reg_bram_0_0[6]),
        .I3(ram0_reg_bram_0_63),
        .I4(tmp_143_fu_4725_p3[6]),
        .I5(frame_1_address11271_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [6]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__31
       (.I0(ram0_reg_bram_0_64),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_65),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_9_address11226_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__32
       (.I0(ram0_reg_bram_0_66),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_67),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_6_address11243_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__33
       (.I0(ram0_reg_bram_0_68),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_69),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_3_address11261_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__34
       (.I0(ram0_reg_bram_0_72),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_73),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_12_address11210_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__35
       (.I0(ram0_reg_bram_0_74),
        .I1(P[4]),
        .I2(ram0_reg_bram_0_0[4]),
        .I3(ram0_reg_bram_0_75),
        .I4(tmp_143_fu_4725_p3[4]),
        .I5(frame_24_address11138_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [4]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__36
       (.I0(ram0_reg_bram_0_76),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_77),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_45_address1112_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__37
       (.I0(ram0_reg_bram_0_78),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_79),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_42_address1130_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__38
       (.I0(ram0_reg_bram_0_80),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_81),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_39_address1148_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__39
       (.I0(ram0_reg_bram_0_82),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_83),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_36_address1166_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__40
       (.I0(ram0_reg_bram_0_84),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_85),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_33_address1184_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__41
       (.I0(ram0_reg_bram_0_86),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_87),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_30_address11102_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__42
       (.I0(ram0_reg_bram_0_88),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_89),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_27_address11120_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__43
       (.I0(ram0_reg_bram_0_90),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_91),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_21_address11156_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__44
       (.I0(ram0_reg_bram_0_92),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_93),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_18_address11174_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [0]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram0_reg_bram_0_i_9__45
       (.I0(ram0_reg_bram_0_94),
        .I1(P[0]),
        .I2(ram0_reg_bram_0_0[0]),
        .I3(ram0_reg_bram_0_95),
        .I4(tmp_143_fu_4725_p3[0]),
        .I5(frame_15_address11192_out),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_10
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[2]),
        .O(address2[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_11
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[1]),
        .O(address2[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_12
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[0]),
        .O(address2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_2
       (.I0(tmp_143_fu_4725_p3[6]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[6]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_2__0
       (.I0(tmp_143_fu_4725_p3[6]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[6]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_3
       (.I0(tmp_143_fu_4725_p3[5]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[5]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_3__0
       (.I0(tmp_143_fu_4725_p3[5]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[5]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_4
       (.I0(tmp_143_fu_4725_p3[4]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[4]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_4__0
       (.I0(tmp_143_fu_4725_p3[4]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[4]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_5
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_5__0
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_6
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_6__0
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_6__1
       (.I0(tmp_143_fu_4725_p3[6]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[6]),
        .O(address2[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_7
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_7__0
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_7__1
       (.I0(tmp_143_fu_4725_p3[5]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[5]),
        .O(address2[5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_8
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(P[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    ram1_reg_bram_0_i_8__0
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_8__1
       (.I0(tmp_143_fu_4725_p3[4]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[4]),
        .O(address2[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram1_reg_bram_0_i_9
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(P[3]),
        .O(address2[3]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_1_n_0,tmp_product_i_2_n_0,tmp_product_i_3_n_0,tmp_product_i_4_n_0,tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:19],tmp_product_n_87,tmp_product_n_88,P,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    tmp_product_i_1
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(Q[7]),
        .O(tmp_product_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_2
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[6]),
        .O(tmp_product_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    tmp_product_i_3
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(tmp_product_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    tmp_product_i_4
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(tmp_product_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    tmp_product_i_5
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(tmp_product_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    tmp_product_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(tmp_product_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(tmp_product_i_7_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_10_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_47
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_11_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_48
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_12_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_49
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_13_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_50
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_14_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_51
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    WEA);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]WEA;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [0:0]WEA;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_15_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_52
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_53
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_54
   (DOUTADOUT,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_0);
  output [7:0]DOUTADOUT;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_0;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTADOUT;
  wire ap_clk;
  wire output_ce0;
  wire [0:0]ram_reg_bram_0_0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_3_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],DOUTADOUT}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_0,ram_reg_bram_0_0,ram_reg_bram_0_0,ram_reg_bram_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_55
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_4_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_56
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_5_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_57
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_6_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_58
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_7_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_59
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_8_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_60
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_9_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_hls_output_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W_61
   (ram_reg_bram_0_0,
    ap_clk,
    output_ce0,
    ADDRARDADDR,
    DINADIN,
    ram_reg_bram_0_1);
  output [7:0]ram_reg_bram_0_0;
  input ap_clk;
  input output_ce0;
  input [11:0]ADDRARDADDR;
  input [7:0]DINADIN;
  input [0:0]ram_reg_bram_0_1;

  wire [11:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire ap_clk;
  wire output_ce0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/output_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both
   (M_AXIS_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    E,
    M_AXIS_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[7] ,
    M_AXIS_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    ap_rst_n,
    \B_V_data_1_payload_A_reg[7]_0 );
  output M_AXIS_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output [0:0]E;
  output [7:0]M_AXIS_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]Q;
  input \ap_CS_fsm_reg[7] ;
  input M_AXIS_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input ap_rst_n;
  input [7:0]\B_V_data_1_payload_A_reg[7]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]B_V_data_1_payload_A;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_0 ;
  wire [7:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]M_AXIS_TDATA;
  wire M_AXIS_TREADY;
  wire M_AXIS_TREADY_int_regslice;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(M_AXIS_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[7]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(M_AXIS_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[7]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(M_AXIS_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(Q[0]),
        .I1(M_AXIS_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA882A002A002A00)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(M_AXIS_TREADY_int_regslice),
        .I2(M_AXIS_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(Q[0]),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hFFFF2AFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(M_AXIS_TREADY_int_regslice),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(M_AXIS_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(M_AXIS_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \M_AXIS_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(M_AXIS_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(M_AXIS_TREADY),
        .I2(M_AXIS_TREADY_int_regslice),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8FFF888888888888)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[7] ),
        .I2(M_AXIS_TREADY_int_regslice),
        .I3(M_AXIS_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \trunc_ln7_reg_701[3]_i_1 
       (.I0(M_AXIS_TREADY_int_regslice),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_hls_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_62
   (\B_V_data_1_state_reg[1]_0 ,
    S_AXIS_TVALID_int_regslice,
    S_AXIS_TDATA_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    S_AXIS_TVALID,
    \B_V_data_1_state_reg[1]_1 ,
    Q,
    ap_rst_n,
    S_AXIS_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output S_AXIS_TVALID_int_regslice;
  output [7:0]S_AXIS_TDATA_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input S_AXIS_TVALID;
  input \B_V_data_1_state_reg[1]_1 ;
  input [0:0]Q;
  input ap_rst_n;
  input [7:0]S_AXIS_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]B_V_data_1_payload_A;
  wire [7:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]Q;
  wire [7:0]S_AXIS_TDATA;
  wire [7:0]S_AXIS_TDATA_int_regslice;
  wire S_AXIS_TVALID;
  wire S_AXIS_TVALID_int_regslice;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(S_AXIS_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(S_AXIS_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(S_AXIS_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(S_AXIS_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF40)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_1 ),
        .I1(Q),
        .I2(S_AXIS_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(S_AXIS_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF00B000F000F000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_1 ),
        .I1(Q),
        .I2(S_AXIS_TVALID_int_regslice),
        .I3(ap_rst_n),
        .I4(S_AXIS_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[1]_1 ),
        .I1(Q),
        .I2(S_AXIS_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(S_AXIS_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(S_AXIS_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(S_AXIS_TDATA_int_regslice[7]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1
   (M_AXIS_TLAST,
    ap_rst_n_inv,
    ap_clk,
    Q,
    M_AXIS_TREADY_int_regslice,
    \B_V_data_1_state_reg[1]_0 ,
    M_AXIS_TREADY,
    ap_rst_n,
    E,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST);
  output [0:0]M_AXIS_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input M_AXIS_TREADY_int_regslice;
  input \B_V_data_1_state_reg[1]_0 ;
  input M_AXIS_TREADY;
  input ap_rst_n;
  input [0:0]E;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [0:0]E;
  wire [0:0]M_AXIS_TLAST;
  wire M_AXIS_TREADY;
  wire M_AXIS_TREADY_int_regslice;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(M_AXIS_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1
       (.I0(Q),
        .I1(M_AXIS_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAA02A002A002A00)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(M_AXIS_TREADY),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(\B_V_data_1_state_reg_n_0_[0] ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(E),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2AAAFFFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[1] ),
        .I1(Q),
        .I2(M_AXIS_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .I5(M_AXIS_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \M_AXIS_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(M_AXIS_TLAST));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
   (grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0,
    d0,
    \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 ,
    DINADIN,
    \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 ,
    ap_enable_reg_pp0_iter1_reg_0,
    D,
    we0,
    ap_enable_reg_pp0_iter13_reg_0,
    ap_enable_reg_pp0_iter13_reg_1,
    ap_enable_reg_pp0_iter13_reg_2,
    ap_enable_reg_pp0_iter13_reg_3,
    ap_enable_reg_pp0_iter13_reg_4,
    ap_enable_reg_pp0_iter13_reg_5,
    ap_enable_reg_pp0_iter13_reg_6,
    ap_enable_reg_pp0_iter13_reg_7,
    ap_enable_reg_pp0_iter13_reg_8,
    ap_enable_reg_pp0_iter13_reg_9,
    ap_enable_reg_pp0_iter13_reg_10,
    ap_enable_reg_pp0_iter13_reg_11,
    ap_enable_reg_pp0_iter13_reg_12,
    ap_enable_reg_pp0_iter13_reg_13,
    ap_enable_reg_pp0_iter13_reg_14,
    \ap_CS_fsm_reg[2] ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31 ,
    ap_enable_reg_pp0_iter1_reg_1,
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg,
    ap_clk,
    ap_rst_n_inv,
    S_AXIS_TDATA_int_regslice,
    Q,
    ap_rst_n,
    S_AXIS_TVALID_int_regslice);
  output [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  output [7:0]d0;
  output [7:0]\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 ;
  output [7:0]DINADIN;
  output [7:0]\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output [1:0]D;
  output we0;
  output ap_enable_reg_pp0_iter13_reg_0;
  output ap_enable_reg_pp0_iter13_reg_1;
  output ap_enable_reg_pp0_iter13_reg_2;
  output ap_enable_reg_pp0_iter13_reg_3;
  output ap_enable_reg_pp0_iter13_reg_4;
  output ap_enable_reg_pp0_iter13_reg_5;
  output ap_enable_reg_pp0_iter13_reg_6;
  output ap_enable_reg_pp0_iter13_reg_7;
  output ap_enable_reg_pp0_iter13_reg_8;
  output ap_enable_reg_pp0_iter13_reg_9;
  output ap_enable_reg_pp0_iter13_reg_10;
  output ap_enable_reg_pp0_iter13_reg_11;
  output ap_enable_reg_pp0_iter13_reg_12;
  output ap_enable_reg_pp0_iter13_reg_13;
  output ap_enable_reg_pp0_iter13_reg_14;
  output \ap_CS_fsm_reg[2] ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31 ;
  output ap_enable_reg_pp0_iter1_reg_1;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]S_AXIS_TDATA_int_regslice;
  input [3:0]Q;
  input ap_rst_n;
  input S_AXIS_TVALID_int_regslice;

  wire [1:0]D;
  wire [7:0]DINADIN;
  wire [3:0]Q;
  wire [7:0]S_AXIS_TDATA_int_regslice;
  wire S_AXIS_TVALID_int_regslice;
  wire [8:0]add_ln33_fu_962_p2;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_reg_0;
  wire ap_enable_reg_pp0_iter13_reg_1;
  wire ap_enable_reg_pp0_iter13_reg_10;
  wire ap_enable_reg_pp0_iter13_reg_11;
  wire ap_enable_reg_pp0_iter13_reg_12;
  wire ap_enable_reg_pp0_iter13_reg_13;
  wire ap_enable_reg_pp0_iter13_reg_14;
  wire ap_enable_reg_pp0_iter13_reg_2;
  wire ap_enable_reg_pp0_iter13_reg_3;
  wire ap_enable_reg_pp0_iter13_reg_4;
  wire ap_enable_reg_pp0_iter13_reg_5;
  wire ap_enable_reg_pp0_iter13_reg_6;
  wire ap_enable_reg_pp0_iter13_reg_7;
  wire ap_enable_reg_pp0_iter13_reg_8;
  wire ap_enable_reg_pp0_iter13_reg_9;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_0;
  wire ap_loop_exit_ready_pp0_iter12_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]d0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  wire i_fu_206;
  wire [8:0]i_fu_206_reg;
  wire icmp_ln32_fu_868_p2__15;
  wire icmp_ln33_fu_892_p2__7;
  wire \indvar_flatten_fu_210[0]_i_2_n_0 ;
  wire [16:0]indvar_flatten_fu_210_reg;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_0 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_1 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_10 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_11 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_12 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_13 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_14 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_15 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_2 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_3 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_4 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_5 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_6 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_7 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_8 ;
  wire \indvar_flatten_fu_210_reg[0]_i_1_n_9 ;
  wire \indvar_flatten_fu_210_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_fu_210_reg[8]_i_1_n_9 ;
  wire [8:0]j_fu_202;
  wire \j_fu_202[8]_i_5_n_0 ;
  wire ram0_reg_bram_0_i_17__20_n_0;
  wire ram0_reg_bram_0_i_17__21_n_0;
  wire ram0_reg_bram_0_i_17__22_n_0;
  wire ram0_reg_bram_0_i_31__1_n_0;
  wire [7:0]select_ln32_fu_898_p3;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9_n_0 ;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9_n_0 ;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9_n_0 ;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9_n_0 ;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9_n_0 ;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9_n_0 ;
  wire \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9_n_0 ;
  wire [6:0]tmp_136_cast_reg_1075_pp0_iter2_reg;
  wire tmp_136_cast_reg_1075_reg_n_100;
  wire tmp_136_cast_reg_1075_reg_n_101;
  wire tmp_136_cast_reg_1075_reg_n_102;
  wire tmp_136_cast_reg_1075_reg_n_103;
  wire tmp_136_cast_reg_1075_reg_n_104;
  wire tmp_136_cast_reg_1075_reg_n_105;
  wire tmp_136_cast_reg_1075_reg_n_95;
  wire tmp_136_cast_reg_1075_reg_n_96;
  wire tmp_136_cast_reg_1075_reg_n_97;
  wire tmp_136_cast_reg_1075_reg_n_98;
  wire tmp_136_cast_reg_1075_reg_n_99;
  wire [2:0]trunc_ln1_reg_1085;
  wire \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10_n_0 ;
  wire \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_n_0 ;
  wire \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10_n_0 ;
  wire \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire [3:0]trunc_ln1_reg_1085_pp0_iter12_reg;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ;
  wire [2:1]trunc_ln33_reg_1080;
  wire \trunc_ln33_reg_1080[2]_i_1_n_0 ;
  wire \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10_n_0 ;
  wire \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10_n_0 ;
  wire \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0 ;
  wire \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_n_0 ;
  wire [7:0]\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 ;
  wire [7:0]\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 ;
  wire urem_9ns_3ns_2_13_1_U2_n_1;
  wire urem_9ns_3ns_2_13_1_U2_n_2;
  wire urem_9ns_3ns_2_13_1_U2_n_3;
  wire urem_9ns_3ns_2_13_1_U2_n_4;
  wire urem_9ns_3ns_2_13_1_U2_n_5;
  wire urem_9ns_3ns_2_13_1_U2_n_6;
  wire urem_9ns_3ns_2_13_1_U2_n_7;
  wire urem_9ns_3ns_2_13_1_U2_n_8;
  wire urem_9ns_3ns_2_13_1_U2_n_9;
  wire we0;
  wire [7:0]\NLW_indvar_flatten_fu_210_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_indvar_flatten_fu_210_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_136_cast_reg_1075_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_136_cast_reg_1075_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_136_cast_reg_1075_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_136_cast_reg_1075_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_136_cast_reg_1075_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_136_cast_reg_1075_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_136_cast_reg_1075_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_136_cast_reg_1075_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_136_cast_reg_1075_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_tmp_136_cast_reg_1075_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_136_cast_reg_1075_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_136_cast_reg_1075_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln32_fu_868_p2__15),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(icmp_ln32_fu_868_p2__15),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(ap_enable_reg_pp0_iter2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_reg_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/ap_loop_exit_ready_pp0_iter11_reg_reg_srl10 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter11_reg_reg_srl10
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_i_1
       (.I0(icmp_ln32_fu_868_p2__15),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter12_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter11_reg_reg_srl10_n_0),
        .Q(ap_loop_exit_ready_pp0_iter12_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_198 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:1]),
        .SR(i_fu_206),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter12_reg(ap_loop_exit_ready_pp0_iter12_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg_i_1
       (.I0(icmp_ln32_fu_868_p2__15),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[0]),
        .I4(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_9),
        .Q(i_fu_206_reg[0]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_8),
        .Q(i_fu_206_reg[1]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_7),
        .Q(i_fu_206_reg[2]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_6),
        .Q(i_fu_206_reg[3]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_5),
        .Q(i_fu_206_reg[4]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_4),
        .Q(i_fu_206_reg[5]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_3),
        .Q(i_fu_206_reg[6]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_2),
        .Q(i_fu_206_reg[7]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_206_reg[8] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(urem_9ns_3ns_2_13_1_U2_n_1),
        .Q(i_fu_206_reg[8]),
        .R(i_fu_206));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_210[0]_i_2 
       (.I0(indvar_flatten_fu_210_reg[0]),
        .O(\indvar_flatten_fu_210[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten_fu_210_reg[0]),
        .R(i_fu_206));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_fu_210_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_fu_210_reg[0]_i_1_n_0 ,\indvar_flatten_fu_210_reg[0]_i_1_n_1 ,\indvar_flatten_fu_210_reg[0]_i_1_n_2 ,\indvar_flatten_fu_210_reg[0]_i_1_n_3 ,\indvar_flatten_fu_210_reg[0]_i_1_n_4 ,\indvar_flatten_fu_210_reg[0]_i_1_n_5 ,\indvar_flatten_fu_210_reg[0]_i_1_n_6 ,\indvar_flatten_fu_210_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_fu_210_reg[0]_i_1_n_8 ,\indvar_flatten_fu_210_reg[0]_i_1_n_9 ,\indvar_flatten_fu_210_reg[0]_i_1_n_10 ,\indvar_flatten_fu_210_reg[0]_i_1_n_11 ,\indvar_flatten_fu_210_reg[0]_i_1_n_12 ,\indvar_flatten_fu_210_reg[0]_i_1_n_13 ,\indvar_flatten_fu_210_reg[0]_i_1_n_14 ,\indvar_flatten_fu_210_reg[0]_i_1_n_15 }),
        .S({indvar_flatten_fu_210_reg[7:1],\indvar_flatten_fu_210[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[10] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_fu_210_reg[10]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[11] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_fu_210_reg[11]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[12] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_fu_210_reg[12]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[13] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten_fu_210_reg[13]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[14] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten_fu_210_reg[14]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[15] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten_fu_210_reg[15]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[16] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_fu_210_reg[16]),
        .R(i_fu_206));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_fu_210_reg[16]_i_1 
       (.CI(\indvar_flatten_fu_210_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_indvar_flatten_fu_210_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_210_reg[16]_i_1_O_UNCONNECTED [7:1],\indvar_flatten_fu_210_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,indvar_flatten_fu_210_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten_fu_210_reg[1]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten_fu_210_reg[2]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten_fu_210_reg[3]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten_fu_210_reg[4]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten_fu_210_reg[5]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten_fu_210_reg[6]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten_fu_210_reg[7]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[8] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_fu_210_reg[8]),
        .R(i_fu_206));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_fu_210_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_210_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_fu_210_reg[8]_i_1_n_0 ,\indvar_flatten_fu_210_reg[8]_i_1_n_1 ,\indvar_flatten_fu_210_reg[8]_i_1_n_2 ,\indvar_flatten_fu_210_reg[8]_i_1_n_3 ,\indvar_flatten_fu_210_reg[8]_i_1_n_4 ,\indvar_flatten_fu_210_reg[8]_i_1_n_5 ,\indvar_flatten_fu_210_reg[8]_i_1_n_6 ,\indvar_flatten_fu_210_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_fu_210_reg[8]_i_1_n_8 ,\indvar_flatten_fu_210_reg[8]_i_1_n_9 ,\indvar_flatten_fu_210_reg[8]_i_1_n_10 ,\indvar_flatten_fu_210_reg[8]_i_1_n_11 ,\indvar_flatten_fu_210_reg[8]_i_1_n_12 ,\indvar_flatten_fu_210_reg[8]_i_1_n_13 ,\indvar_flatten_fu_210_reg[8]_i_1_n_14 ,\indvar_flatten_fu_210_reg[8]_i_1_n_15 }),
        .S(indvar_flatten_fu_210_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten_fu_210_reg[9] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(\indvar_flatten_fu_210_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_fu_210_reg[9]),
        .R(i_fu_206));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_202[0]_i_1 
       (.I0(icmp_ln33_fu_892_p2__7),
        .I1(j_fu_202[0]),
        .O(add_ln33_fu_962_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \j_fu_202[1]_i_1 
       (.I0(icmp_ln33_fu_892_p2__7),
        .I1(j_fu_202[1]),
        .I2(j_fu_202[0]),
        .O(add_ln33_fu_962_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \j_fu_202[2]_i_1 
       (.I0(icmp_ln33_fu_892_p2__7),
        .I1(j_fu_202[0]),
        .I2(j_fu_202[1]),
        .I3(j_fu_202[2]),
        .O(add_ln33_fu_962_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_202[3]_i_1 
       (.I0(j_fu_202[3]),
        .I1(icmp_ln33_fu_892_p2__7),
        .I2(j_fu_202[2]),
        .I3(j_fu_202[0]),
        .I4(j_fu_202[1]),
        .O(add_ln33_fu_962_p2[3]));
  LUT6 #(
    .INIT(64'h007F00FF00800000)) 
    \j_fu_202[4]_i_1 
       (.I0(j_fu_202[1]),
        .I1(j_fu_202[0]),
        .I2(j_fu_202[2]),
        .I3(icmp_ln33_fu_892_p2__7),
        .I4(j_fu_202[3]),
        .I5(j_fu_202[4]),
        .O(add_ln33_fu_962_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \j_fu_202[5]_i_1 
       (.I0(j_fu_202[5]),
        .I1(icmp_ln33_fu_892_p2__7),
        .I2(\j_fu_202[8]_i_5_n_0 ),
        .O(add_ln33_fu_962_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_202[6]_i_1 
       (.I0(\j_fu_202[8]_i_5_n_0 ),
        .I1(j_fu_202[5]),
        .I2(icmp_ln33_fu_892_p2__7),
        .I3(j_fu_202[6]),
        .O(add_ln33_fu_962_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_202[7]_i_1 
       (.I0(j_fu_202[7]),
        .I1(\j_fu_202[8]_i_5_n_0 ),
        .I2(j_fu_202[6]),
        .I3(j_fu_202[5]),
        .I4(icmp_ln33_fu_892_p2__7),
        .O(add_ln33_fu_962_p2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_202[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \j_fu_202[8]_i_3 
       (.I0(icmp_ln33_fu_892_p2__7),
        .I1(j_fu_202[5]),
        .I2(j_fu_202[6]),
        .I3(\j_fu_202[8]_i_5_n_0 ),
        .I4(j_fu_202[7]),
        .I5(j_fu_202[8]),
        .O(add_ln33_fu_962_p2[8]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \j_fu_202[8]_i_5 
       (.I0(j_fu_202[3]),
        .I1(j_fu_202[4]),
        .I2(icmp_ln33_fu_892_p2__7),
        .I3(j_fu_202[2]),
        .I4(j_fu_202[0]),
        .I5(j_fu_202[1]),
        .O(\j_fu_202[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[0]),
        .Q(j_fu_202[0]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[1]),
        .Q(j_fu_202[1]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[2]),
        .Q(j_fu_202[2]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[3]),
        .Q(j_fu_202[3]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[4]),
        .Q(j_fu_202[4]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[5] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[5]),
        .Q(j_fu_202[5]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[6] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[6]),
        .Q(j_fu_202[6]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[7] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[7]),
        .Q(j_fu_202[7]),
        .R(i_fu_206));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_202_reg[8] 
       (.C(ap_clk),
        .CE(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
        .D(add_ln33_fu_962_p2[8]),
        .Q(j_fu_202[8]),
        .R(i_fu_206));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram0_reg_bram_0_i_17__20
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I1(Q[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .O(ram0_reg_bram_0_i_17__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram0_reg_bram_0_i_17__21
       (.I0(Q[2]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .O(ram0_reg_bram_0_i_17__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram0_reg_bram_0_i_17__22
       (.I0(Q[2]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .O(ram0_reg_bram_0_i_17__22_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_28__1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(Q[3]),
        .O(\ap_CS_fsm_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram0_reg_bram_0_i_31__1
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I1(Q[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .O(ram0_reg_bram_0_i_31__1_n_0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[0]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[1]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[2]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[3]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[4]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[5]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9 " *) 
  SRL16E \tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_136_cast_reg_1075_pp0_iter2_reg[6]),
        .Q(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9_n_0 ));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[0]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[4]),
        .R(1'b0));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[1]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[5]),
        .R(1'b0));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[2]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[6]),
        .R(1'b0));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[3]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[7]),
        .R(1'b0));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[4]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[8]),
        .R(1'b0));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[5]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[9]),
        .R(1'b0));
  FDRE \tmp_136_cast_reg_1075_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_136_cast_reg_1075_pp0_iter11_reg_reg[6]_srl9_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[10]),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_136_cast_reg_1075_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,urem_9ns_3ns_2_13_1_U2_n_1,urem_9ns_3ns_2_13_1_U2_n_2,urem_9ns_3ns_2_13_1_U2_n_3,urem_9ns_3ns_2_13_1_U2_n_4,urem_9ns_3ns_2_13_1_U2_n_5,urem_9ns_3ns_2_13_1_U2_n_6,urem_9ns_3ns_2_13_1_U2_n_7,urem_9ns_3ns_2_13_1_U2_n_8,urem_9ns_3ns_2_13_1_U2_n_9}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_136_cast_reg_1075_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_136_cast_reg_1075_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_136_cast_reg_1075_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_136_cast_reg_1075_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_136_cast_reg_1075_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_136_cast_reg_1075_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_136_cast_reg_1075_reg_P_UNCONNECTED[47:18],tmp_136_cast_reg_1075_pp0_iter2_reg,tmp_136_cast_reg_1075_reg_n_95,tmp_136_cast_reg_1075_reg_n_96,tmp_136_cast_reg_1075_reg_n_97,tmp_136_cast_reg_1075_reg_n_98,tmp_136_cast_reg_1075_reg_n_99,tmp_136_cast_reg_1075_reg_n_100,tmp_136_cast_reg_1075_reg_n_101,tmp_136_cast_reg_1075_reg_n_102,tmp_136_cast_reg_1075_reg_n_103,tmp_136_cast_reg_1075_reg_n_104,tmp_136_cast_reg_1075_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_136_cast_reg_1075_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_136_cast_reg_1075_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_136_cast_reg_1075_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_136_cast_reg_1075_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_136_cast_reg_1075_reg_XOROUT_UNCONNECTED[7:0]));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10 " *) 
  SRL16E \trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln1_reg_1085[0]),
        .Q(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11 " *) 
  SRL16E \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln32_fu_898_p3[5]),
        .Q(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_i_1 
       (.I0(j_fu_202[5]),
        .I1(icmp_ln33_fu_892_p2__7),
        .O(select_ln32_fu_898_p3[5]));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10 " *) 
  SRL16E \trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln1_reg_1085[2]),
        .Q(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln32_fu_898_p3[7]),
        .Q(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_i_1 
       (.I0(j_fu_202[7]),
        .I1(icmp_ln33_fu_892_p2__7),
        .O(select_ln32_fu_898_p3[7]));
  FDRE \trunc_ln1_reg_1085_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[0]_srl10_n_0 ),
        .Q(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1085_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[1]_srl11_n_0 ),
        .Q(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[2]_srl10_n_0 ),
        .Q(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1085_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1_reg_1085_pp0_iter11_reg_reg[3]_srl11_n_0 ),
        .Q(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_fu_202[4]),
        .Q(trunc_ln1_reg_1085[0]),
        .R(\trunc_ln33_reg_1080[2]_i_1_n_0 ));
  FDRE \trunc_ln1_reg_1085_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_fu_202[6]),
        .Q(trunc_ln1_reg_1085[2]),
        .R(\trunc_ln33_reg_1080[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln33_reg_1080[2]_i_1 
       (.I0(icmp_ln33_fu_892_p2__7),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\trunc_ln33_reg_1080[2]_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln32_fu_898_p3[0]),
        .Q(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_i_1 
       (.I0(j_fu_202[0]),
        .I1(icmp_ln33_fu_892_p2__7),
        .O(select_ln32_fu_898_p3[0]));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10 " *) 
  SRL16E \trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln33_reg_1080[1]),
        .Q(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10 " *) 
  SRL16E \trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln33_reg_1080[2]),
        .Q(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln32_fu_898_p3[3]),
        .Q(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_i_1 
       (.I0(j_fu_202[3]),
        .I1(icmp_ln33_fu_892_p2__7),
        .O(select_ln32_fu_898_p3[3]));
  FDRE \trunc_ln33_reg_1080_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[0]_srl11_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_1080_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[1]_srl10_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_1080_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[2]_srl10_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_1080_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln33_reg_1080_pp0_iter11_reg_reg[3]_srl11_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .R(1'b0));
  FDRE \trunc_ln33_reg_1080_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_fu_202[1]),
        .Q(trunc_ln33_reg_1080[1]),
        .R(\trunc_ln33_reg_1080[2]_i_1_n_0 ));
  FDRE \trunc_ln33_reg_1080_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(j_fu_202[2]),
        .Q(trunc_ln33_reg_1080[2]),
        .R(\trunc_ln33_reg_1080[2]_i_1_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[0]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[1]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[2]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[3]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[4]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[5]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[6]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11 " *) 
  SRL16E \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(S_AXIS_TDATA_int_regslice[7]),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_n_0 ));
  FDRE \trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0 ),
        .Q(d0[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0 ),
        .Q(DINADIN[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[0]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[0]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0 ),
        .Q(d0[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0 ),
        .Q(DINADIN[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[1]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[1]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0 ),
        .Q(d0[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0 ),
        .Q(DINADIN[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[2]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[2]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0 ),
        .Q(d0[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0 ),
        .Q(DINADIN[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[3]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[3]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0 ),
        .Q(d0[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0 ),
        .Q(DINADIN[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[4]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[4]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0 ),
        .Q(d0[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0 ),
        .Q(DINADIN[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[5]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[5]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0 ),
        .Q(d0[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0 ),
        .Q(DINADIN[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[6]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[6]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0 ),
        .Q(d0[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep_0 [7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0 ),
        .Q(DINADIN[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0" *) 
  FDRE \trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln35_reg_1089_pp0_iter11_reg_reg[7]_srl11_last_n_0 ),
        .Q(\trunc_ln35_reg_1089_pp0_iter12_reg_reg[7]__0_rep__1_0 [7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1 urem_9ns_3ns_2_13_1_U2
       (.D({urem_9ns_3ns_2_13_1_U2_n_1,urem_9ns_3ns_2_13_1_U2_n_2,urem_9ns_3ns_2_13_1_U2_n_3,urem_9ns_3ns_2_13_1_U2_n_4,urem_9ns_3ns_2_13_1_U2_n_5,urem_9ns_3ns_2_13_1_U2_n_6,urem_9ns_3ns_2_13_1_U2_n_7,urem_9ns_3ns_2_13_1_U2_n_8,urem_9ns_3ns_2_13_1_U2_n_9}),
        .Q(Q[2]),
        .S_AXIS_TVALID_int_regslice(S_AXIS_TVALID_int_regslice),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter13_reg(ap_enable_reg_pp0_iter13_reg_0),
        .ap_enable_reg_pp0_iter13_reg_0(ap_enable_reg_pp0_iter13_reg_1),
        .ap_enable_reg_pp0_iter13_reg_1(ap_enable_reg_pp0_iter13_reg_2),
        .ap_enable_reg_pp0_iter13_reg_10(ap_enable_reg_pp0_iter13_reg_11),
        .ap_enable_reg_pp0_iter13_reg_11(ap_enable_reg_pp0_iter13_reg_12),
        .ap_enable_reg_pp0_iter13_reg_12(ap_enable_reg_pp0_iter13_reg_13),
        .ap_enable_reg_pp0_iter13_reg_13(ap_enable_reg_pp0_iter13_reg_14),
        .ap_enable_reg_pp0_iter13_reg_2(ap_enable_reg_pp0_iter13_reg_3),
        .ap_enable_reg_pp0_iter13_reg_3(ap_enable_reg_pp0_iter13_reg_4),
        .ap_enable_reg_pp0_iter13_reg_4(ap_enable_reg_pp0_iter13_reg_5),
        .ap_enable_reg_pp0_iter13_reg_5(ap_enable_reg_pp0_iter13_reg_6),
        .ap_enable_reg_pp0_iter13_reg_6(ap_enable_reg_pp0_iter13_reg_7),
        .ap_enable_reg_pp0_iter13_reg_7(ap_enable_reg_pp0_iter13_reg_8),
        .ap_enable_reg_pp0_iter13_reg_8(ap_enable_reg_pp0_iter13_reg_9),
        .ap_enable_reg_pp0_iter13_reg_9(ap_enable_reg_pp0_iter13_reg_10),
        .\i_fu_206_reg[8] (i_fu_206_reg),
        .icmp_ln32_fu_868_p2__15(icmp_ln32_fu_868_p2__15),
        .icmp_ln33_fu_892_p2__7(icmp_ln33_fu_892_p2__7),
        .indvar_flatten_fu_210_reg(indvar_flatten_fu_210_reg),
        .\j_fu_202[8]_i_4 (j_fu_202),
        .ram0_reg_bram_0(ram0_reg_bram_0_i_17__21_n_0),
        .ram0_reg_bram_0_0(ram0_reg_bram_0_i_17__20_n_0),
        .ram0_reg_bram_0_1(ram0_reg_bram_0_i_17__22_n_0),
        .ram0_reg_bram_0_2(ram0_reg_bram_0_i_31__1_n_0),
        .trunc_ln1_reg_1085_pp0_iter12_reg(trunc_ln1_reg_1085_pp0_iter12_reg),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_31 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ),
        .\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 (\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ),
        .we0(we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
   (WEA,
    output_r_ce0,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[4]_11 ,
    \ap_CS_fsm_reg[4]_12 ,
    \ap_CS_fsm_reg[4]_13 ,
    D,
    address0,
    frame_2_address0,
    ce1,
    \ap_CS_fsm_reg[4]_14 ,
    \ap_CS_fsm_reg[4]_15 ,
    \ap_CS_fsm_reg[4]_16 ,
    \ap_CS_fsm_reg[4]_17 ,
    \ap_CS_fsm_reg[4]_18 ,
    \ap_CS_fsm_reg[4]_19 ,
    \ap_CS_fsm_reg[4]_20 ,
    \ap_CS_fsm_reg[4]_21 ,
    \ap_CS_fsm_reg[4]_22 ,
    \ap_CS_fsm_reg[4]_23 ,
    \ap_CS_fsm_reg[4]_24 ,
    \ap_CS_fsm_reg[4]_25 ,
    \ap_CS_fsm_reg[4]_26 ,
    \ap_CS_fsm_reg[4]_27 ,
    \ap_CS_fsm_reg[4]_28 ,
    \ap_CS_fsm_reg[4]_29 ,
    \ap_CS_fsm_reg[4]_30 ,
    \ap_CS_fsm_reg[4]_31 ,
    \ap_CS_fsm_reg[4]_32 ,
    \ap_CS_fsm_reg[4]_33 ,
    \ap_CS_fsm_reg[4]_34 ,
    \ap_CS_fsm_reg[4]_35 ,
    \ap_CS_fsm_reg[4]_36 ,
    \ap_CS_fsm_reg[4]_37 ,
    \ap_CS_fsm_reg[4]_38 ,
    \ap_CS_fsm_reg[4]_39 ,
    \ap_CS_fsm_reg[4]_40 ,
    \ap_CS_fsm_reg[4]_41 ,
    \ap_CS_fsm_reg[4]_42 ,
    \ap_CS_fsm_reg[4]_43 ,
    \ap_CS_fsm_reg[4]_44 ,
    ce0,
    \ap_CS_fsm_reg[4]_45 ,
    \ap_CS_fsm_reg[4]_46 ,
    \ap_CS_fsm_reg[4]_47 ,
    \ap_CS_fsm_reg[4]_48 ,
    \ap_CS_fsm_reg[4]_49 ,
    \ap_CS_fsm_reg[4]_50 ,
    \ap_CS_fsm_reg[4]_51 ,
    \ap_CS_fsm_reg[4]_52 ,
    \ap_CS_fsm_reg[4]_53 ,
    \ap_CS_fsm_reg[4]_54 ,
    \ap_CS_fsm_reg[4]_55 ,
    \ap_CS_fsm_reg[4]_56 ,
    \ap_CS_fsm_reg[4]_57 ,
    \ap_CS_fsm_reg[4]_58 ,
    \ap_CS_fsm_reg[4]_59 ,
    \ap_CS_fsm_reg[4]_60 ,
    ce2,
    \ap_CS_fsm_reg[4]_61 ,
    \ap_CS_fsm_reg[4]_62 ,
    \ap_CS_fsm_reg[4]_63 ,
    \ap_CS_fsm_reg[4]_64 ,
    \ap_CS_fsm_reg[4]_65 ,
    \ap_CS_fsm_reg[4]_66 ,
    \ap_CS_fsm_reg[4]_67 ,
    \ap_CS_fsm_reg[4]_68 ,
    \ap_CS_fsm_reg[4]_69 ,
    \ap_CS_fsm_reg[4]_70 ,
    \ap_CS_fsm_reg[4]_71 ,
    \ap_CS_fsm_reg[4]_72 ,
    \ap_CS_fsm_reg[4]_73 ,
    \ap_CS_fsm_reg[4]_74 ,
    \ap_CS_fsm_reg[4]_75 ,
    \ap_CS_fsm_reg[4]_76 ,
    \ap_CS_fsm_reg[4]_77 ,
    \ap_CS_fsm_reg[4]_78 ,
    \ap_CS_fsm_reg[4]_79 ,
    \ap_CS_fsm_reg[4]_80 ,
    \ap_CS_fsm_reg[4]_81 ,
    \ap_CS_fsm_reg[4]_82 ,
    \ap_CS_fsm_reg[4]_83 ,
    \ap_CS_fsm_reg[4]_84 ,
    \ap_CS_fsm_reg[4]_85 ,
    \ap_CS_fsm_reg[4]_86 ,
    \ap_CS_fsm_reg[4]_87 ,
    \ap_CS_fsm_reg[4]_88 ,
    \ap_CS_fsm_reg[4]_89 ,
    \ap_CS_fsm_reg[4]_90 ,
    \ap_CS_fsm_reg[4]_91 ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[4]_92 ,
    \ap_CS_fsm_reg[4]_93 ,
    \ap_CS_fsm_reg[4]_94 ,
    \ap_CS_fsm_reg[4]_95 ,
    \ap_CS_fsm_reg[4]_96 ,
    \ap_CS_fsm_reg[4]_97 ,
    \ap_CS_fsm_reg[4]_98 ,
    \ap_CS_fsm_reg[4]_99 ,
    \ap_CS_fsm_reg[4]_100 ,
    \ap_CS_fsm_reg[4]_101 ,
    \ap_CS_fsm_reg[4]_102 ,
    \ap_CS_fsm_reg[4]_103 ,
    \ap_CS_fsm_reg[4]_104 ,
    \ap_CS_fsm_reg[4]_105 ,
    \ap_CS_fsm_reg[4]_106 ,
    \ap_CS_fsm_reg[4]_107 ,
    \ap_CS_fsm_reg[4]_108 ,
    \ap_CS_fsm_reg[4]_109 ,
    \ap_CS_fsm_reg[4]_110 ,
    \ap_CS_fsm_reg[4]_111 ,
    \ap_CS_fsm_reg[4]_112 ,
    \ap_CS_fsm_reg[4]_113 ,
    \ap_CS_fsm_reg[4]_114 ,
    \ap_CS_fsm_reg[4]_115 ,
    \ap_CS_fsm_reg[4]_116 ,
    \ap_CS_fsm_reg[4]_117 ,
    \ap_CS_fsm_reg[4]_118 ,
    \ap_CS_fsm_reg[4]_119 ,
    \ap_CS_fsm_reg[4]_120 ,
    \ap_CS_fsm_reg[4]_121 ,
    \ap_CS_fsm_reg[4]_122 ,
    \ap_CS_fsm_reg[4]_123 ,
    \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 ,
    ADDRARDADDR,
    \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 ,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0,
    output_r_address0,
    address2,
    \trunc_ln45_reg_8299_reg[3]_rep_0 ,
    \trunc_ln45_reg_8299_reg[3]_rep__0_0 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ,
    address1,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 ,
    \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 ,
    DINADIN,
    ap_clk,
    Q,
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg,
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0,
    ram0_reg_bram_0,
    ap_rst_n,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
    q2,
    \tmp_147_reg_10233_reg[3]_i_764 ,
    \tmp_147_reg_10233_reg[3]_i_764_0 ,
    \tmp_147_reg_10233_reg[3]_i_764_1 ,
    \tmp_147_reg_10233_reg[3]_i_764_2 ,
    \tmp_147_reg_10233_reg[3]_i_764_3 ,
    \tmp_147_reg_10233_reg[3]_i_765 ,
    \tmp_147_reg_10233_reg[3]_i_765_0 ,
    \tmp_147_reg_10233_reg[3]_i_765_1 ,
    \tmp_147_reg_10233_reg[3]_i_765_2 ,
    \tmp_147_reg_10233_reg[3]_i_765_3 ,
    \tmp_147_reg_10233_reg[3]_i_765_4 ,
    \tmp_147_reg_10233_reg[3]_i_762 ,
    \tmp_147_reg_10233_reg[3]_i_762_0 ,
    \tmp_147_reg_10233_reg[3]_i_762_1 ,
    \tmp_147_reg_10233_reg[3]_i_762_2 ,
    \tmp_147_reg_10233_reg[3]_i_762_3 ,
    \tmp_147_reg_10233_reg[3]_i_762_4 ,
    \tmp_147_reg_10233_reg[3]_i_763 ,
    \tmp_147_reg_10233_reg[3]_i_763_0 ,
    \tmp_147_reg_10233_reg[3]_i_763_1 ,
    \tmp_147_reg_10233_reg[3]_i_763_2 ,
    \tmp_147_reg_10233_reg[3]_i_763_3 ,
    \tmp_147_reg_10233_reg[3]_i_763_4 ,
    \tmp_147_reg_10233_reg[3]_i_760 ,
    \tmp_147_reg_10233_reg[3]_i_760_0 ,
    \tmp_147_reg_10233_reg[3]_i_760_1 ,
    \tmp_147_reg_10233_reg[3]_i_760_2 ,
    \tmp_147_reg_10233_reg[3]_i_760_3 ,
    \tmp_147_reg_10233_reg[3]_i_760_4 ,
    \tmp_147_reg_10233_reg[3]_i_761 ,
    \tmp_147_reg_10233_reg[3]_i_761_0 ,
    \tmp_147_reg_10233_reg[3]_i_761_1 ,
    \tmp_147_reg_10233_reg[3]_i_761_2 ,
    \tmp_147_reg_10233_reg[3]_i_761_3 ,
    \tmp_147_reg_10233_reg[3]_i_761_4 ,
    \tmp_147_reg_10233_reg[3]_i_758 ,
    \tmp_147_reg_10233_reg[3]_i_758_0 ,
    \tmp_147_reg_10233_reg[3]_i_758_1 ,
    \tmp_147_reg_10233_reg[3]_i_758_2 ,
    \tmp_147_reg_10233_reg[3]_i_758_3 ,
    \tmp_147_reg_10233_reg[3]_i_758_4 ,
    \tmp_147_reg_10233_reg[3]_i_759 ,
    \tmp_147_reg_10233_reg[3]_i_759_0 ,
    \tmp_147_reg_10233_reg[3]_i_759_1 ,
    \tmp_147_reg_10233_reg[3]_i_759_2 ,
    \tmp_147_reg_10233_reg[3]_i_759_3 ,
    \tmp_147_reg_10233_reg[3]_i_759_4 ,
    q1,
    \tmp_147_reg_10233_reg[3]_i_812 ,
    \tmp_147_reg_10233_reg[3]_i_812_0 ,
    \tmp_147_reg_10233_reg[3]_i_812_1 ,
    \tmp_147_reg_10233_reg[3]_i_812_2 ,
    \tmp_147_reg_10233_reg[3]_i_812_3 ,
    \tmp_147_reg_10233_reg[3]_i_813 ,
    \tmp_147_reg_10233_reg[3]_i_813_0 ,
    \tmp_147_reg_10233_reg[3]_i_813_1 ,
    \tmp_147_reg_10233_reg[3]_i_813_2 ,
    \tmp_147_reg_10233_reg[3]_i_813_3 ,
    \tmp_147_reg_10233_reg[3]_i_813_4 ,
    \tmp_147_reg_10233_reg[3]_i_810 ,
    \tmp_147_reg_10233_reg[3]_i_810_0 ,
    \tmp_147_reg_10233_reg[3]_i_810_1 ,
    \tmp_147_reg_10233_reg[3]_i_810_2 ,
    \tmp_147_reg_10233_reg[3]_i_810_3 ,
    \tmp_147_reg_10233_reg[3]_i_810_4 ,
    \tmp_147_reg_10233_reg[3]_i_811 ,
    \tmp_147_reg_10233_reg[3]_i_811_0 ,
    \tmp_147_reg_10233_reg[3]_i_811_1 ,
    \tmp_147_reg_10233_reg[3]_i_811_2 ,
    \tmp_147_reg_10233_reg[3]_i_811_3 ,
    \tmp_147_reg_10233_reg[3]_i_811_4 ,
    \tmp_147_reg_10233_reg[3]_i_808 ,
    \tmp_147_reg_10233_reg[3]_i_808_0 ,
    \tmp_147_reg_10233_reg[3]_i_808_1 ,
    \tmp_147_reg_10233_reg[3]_i_808_2 ,
    \tmp_147_reg_10233_reg[3]_i_808_3 ,
    \tmp_147_reg_10233_reg[3]_i_808_4 ,
    \tmp_147_reg_10233_reg[3]_i_809 ,
    \tmp_147_reg_10233_reg[3]_i_809_0 ,
    \tmp_147_reg_10233_reg[3]_i_809_1 ,
    \tmp_147_reg_10233_reg[3]_i_809_2 ,
    \tmp_147_reg_10233_reg[3]_i_809_3 ,
    \tmp_147_reg_10233_reg[3]_i_809_4 ,
    \tmp_147_reg_10233_reg[3]_i_806 ,
    \tmp_147_reg_10233_reg[3]_i_806_0 ,
    \tmp_147_reg_10233_reg[3]_i_806_1 ,
    \tmp_147_reg_10233_reg[3]_i_806_2 ,
    \tmp_147_reg_10233_reg[3]_i_806_3 ,
    \tmp_147_reg_10233_reg[3]_i_806_4 ,
    \tmp_147_reg_10233_reg[3]_i_807 ,
    \tmp_147_reg_10233_reg[3]_i_807_0 ,
    \tmp_147_reg_10233_reg[3]_i_807_1 ,
    \tmp_147_reg_10233_reg[3]_i_807_2 ,
    \tmp_147_reg_10233_reg[3]_i_807_3 ,
    \tmp_147_reg_10233_reg[3]_i_807_4 ,
    q0,
    \tmp_147_reg_10233_reg[3]_i_820 ,
    \tmp_147_reg_10233_reg[3]_i_820_0 ,
    \tmp_147_reg_10233_reg[3]_i_820_1 ,
    \tmp_147_reg_10233_reg[3]_i_820_2 ,
    \tmp_147_reg_10233_reg[3]_i_820_3 ,
    \tmp_147_reg_10233_reg[3]_i_821 ,
    \tmp_147_reg_10233_reg[3]_i_821_0 ,
    \tmp_147_reg_10233_reg[3]_i_821_1 ,
    \tmp_147_reg_10233_reg[3]_i_821_2 ,
    \tmp_147_reg_10233_reg[3]_i_821_3 ,
    \tmp_147_reg_10233_reg[3]_i_821_4 ,
    \tmp_147_reg_10233_reg[3]_i_818 ,
    \tmp_147_reg_10233_reg[3]_i_818_0 ,
    \tmp_147_reg_10233_reg[3]_i_818_1 ,
    \tmp_147_reg_10233_reg[3]_i_770 ,
    \tmp_147_reg_10233_reg[3]_i_770_0 ,
    \tmp_147_reg_10233_reg[3]_i_770_1 ,
    \tmp_147_reg_10233_reg[3]_i_771 ,
    \tmp_147_reg_10233_reg[3]_i_771_0 ,
    \tmp_147_reg_10233_reg[3]_i_771_1 ,
    \tmp_147_reg_10233_reg[3]_i_771_2 ,
    \tmp_147_reg_10233_reg[3]_i_771_3 ,
    \tmp_147_reg_10233_reg[3]_i_771_4 ,
    \tmp_147_reg_10233_reg[3]_i_768 ,
    \tmp_147_reg_10233_reg[3]_i_768_0 ,
    \tmp_147_reg_10233_reg[3]_i_768_1 ,
    \tmp_147_reg_10233_reg[3]_i_768_2 ,
    \tmp_147_reg_10233_reg[3]_i_768_3 ,
    \tmp_147_reg_10233_reg[3]_i_768_4 ,
    \tmp_147_reg_10233_reg[3]_i_769 ,
    \tmp_147_reg_10233_reg[3]_i_769_0 ,
    \tmp_147_reg_10233_reg[3]_i_769_1 ,
    \tmp_147_reg_10233_reg[3]_i_769_2 ,
    \tmp_147_reg_10233_reg[3]_i_769_3 ,
    \tmp_147_reg_10233_reg[3]_i_769_4 ,
    \tmp_147_reg_10233_reg[3]_i_766 ,
    \tmp_147_reg_10233_reg[3]_i_766_0 ,
    \tmp_147_reg_10233_reg[3]_i_766_1 ,
    \tmp_147_reg_10233_reg[3]_i_766_2 ,
    \tmp_147_reg_10233_reg[3]_i_766_3 ,
    \tmp_147_reg_10233_reg[3]_i_766_4 ,
    \tmp_147_reg_10233_reg[3]_i_767 ,
    \tmp_147_reg_10233_reg[3]_i_767_0 ,
    \tmp_147_reg_10233_reg[3]_i_767_1 ,
    \tmp_147_reg_10233_reg[3]_i_767_2 ,
    \tmp_147_reg_10233_reg[3]_i_767_3 ,
    \tmp_147_reg_10233_reg[3]_i_767_4 );
  output [0:0]WEA;
  output output_r_ce0;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[4]_1 ;
  output [0:0]\ap_CS_fsm_reg[4]_2 ;
  output [0:0]\ap_CS_fsm_reg[4]_3 ;
  output [0:0]\ap_CS_fsm_reg[4]_4 ;
  output [0:0]\ap_CS_fsm_reg[4]_5 ;
  output [0:0]\ap_CS_fsm_reg[4]_6 ;
  output [0:0]\ap_CS_fsm_reg[4]_7 ;
  output [0:0]\ap_CS_fsm_reg[4]_8 ;
  output [0:0]\ap_CS_fsm_reg[4]_9 ;
  output [0:0]\ap_CS_fsm_reg[4]_10 ;
  output [0:0]\ap_CS_fsm_reg[4]_11 ;
  output [0:0]\ap_CS_fsm_reg[4]_12 ;
  output [0:0]\ap_CS_fsm_reg[4]_13 ;
  output [1:0]D;
  output [6:0]address0;
  output [10:0]frame_2_address0;
  output ce1;
  output \ap_CS_fsm_reg[4]_14 ;
  output \ap_CS_fsm_reg[4]_15 ;
  output \ap_CS_fsm_reg[4]_16 ;
  output \ap_CS_fsm_reg[4]_17 ;
  output \ap_CS_fsm_reg[4]_18 ;
  output \ap_CS_fsm_reg[4]_19 ;
  output \ap_CS_fsm_reg[4]_20 ;
  output \ap_CS_fsm_reg[4]_21 ;
  output \ap_CS_fsm_reg[4]_22 ;
  output \ap_CS_fsm_reg[4]_23 ;
  output \ap_CS_fsm_reg[4]_24 ;
  output \ap_CS_fsm_reg[4]_25 ;
  output \ap_CS_fsm_reg[4]_26 ;
  output \ap_CS_fsm_reg[4]_27 ;
  output \ap_CS_fsm_reg[4]_28 ;
  output \ap_CS_fsm_reg[4]_29 ;
  output \ap_CS_fsm_reg[4]_30 ;
  output \ap_CS_fsm_reg[4]_31 ;
  output \ap_CS_fsm_reg[4]_32 ;
  output \ap_CS_fsm_reg[4]_33 ;
  output \ap_CS_fsm_reg[4]_34 ;
  output \ap_CS_fsm_reg[4]_35 ;
  output \ap_CS_fsm_reg[4]_36 ;
  output \ap_CS_fsm_reg[4]_37 ;
  output \ap_CS_fsm_reg[4]_38 ;
  output \ap_CS_fsm_reg[4]_39 ;
  output \ap_CS_fsm_reg[4]_40 ;
  output \ap_CS_fsm_reg[4]_41 ;
  output \ap_CS_fsm_reg[4]_42 ;
  output \ap_CS_fsm_reg[4]_43 ;
  output \ap_CS_fsm_reg[4]_44 ;
  output ce0;
  output \ap_CS_fsm_reg[4]_45 ;
  output \ap_CS_fsm_reg[4]_46 ;
  output \ap_CS_fsm_reg[4]_47 ;
  output \ap_CS_fsm_reg[4]_48 ;
  output \ap_CS_fsm_reg[4]_49 ;
  output \ap_CS_fsm_reg[4]_50 ;
  output \ap_CS_fsm_reg[4]_51 ;
  output \ap_CS_fsm_reg[4]_52 ;
  output \ap_CS_fsm_reg[4]_53 ;
  output \ap_CS_fsm_reg[4]_54 ;
  output \ap_CS_fsm_reg[4]_55 ;
  output \ap_CS_fsm_reg[4]_56 ;
  output \ap_CS_fsm_reg[4]_57 ;
  output \ap_CS_fsm_reg[4]_58 ;
  output \ap_CS_fsm_reg[4]_59 ;
  output \ap_CS_fsm_reg[4]_60 ;
  output ce2;
  output \ap_CS_fsm_reg[4]_61 ;
  output \ap_CS_fsm_reg[4]_62 ;
  output \ap_CS_fsm_reg[4]_63 ;
  output \ap_CS_fsm_reg[4]_64 ;
  output \ap_CS_fsm_reg[4]_65 ;
  output \ap_CS_fsm_reg[4]_66 ;
  output \ap_CS_fsm_reg[4]_67 ;
  output \ap_CS_fsm_reg[4]_68 ;
  output \ap_CS_fsm_reg[4]_69 ;
  output \ap_CS_fsm_reg[4]_70 ;
  output \ap_CS_fsm_reg[4]_71 ;
  output \ap_CS_fsm_reg[4]_72 ;
  output \ap_CS_fsm_reg[4]_73 ;
  output \ap_CS_fsm_reg[4]_74 ;
  output \ap_CS_fsm_reg[4]_75 ;
  output \ap_CS_fsm_reg[4]_76 ;
  output \ap_CS_fsm_reg[4]_77 ;
  output \ap_CS_fsm_reg[4]_78 ;
  output \ap_CS_fsm_reg[4]_79 ;
  output \ap_CS_fsm_reg[4]_80 ;
  output \ap_CS_fsm_reg[4]_81 ;
  output \ap_CS_fsm_reg[4]_82 ;
  output \ap_CS_fsm_reg[4]_83 ;
  output \ap_CS_fsm_reg[4]_84 ;
  output \ap_CS_fsm_reg[4]_85 ;
  output \ap_CS_fsm_reg[4]_86 ;
  output \ap_CS_fsm_reg[4]_87 ;
  output \ap_CS_fsm_reg[4]_88 ;
  output \ap_CS_fsm_reg[4]_89 ;
  output \ap_CS_fsm_reg[4]_90 ;
  output [6:0]\ap_CS_fsm_reg[4]_91 ;
  output ap_rst_n_inv;
  output \ap_CS_fsm_reg[4]_92 ;
  output \ap_CS_fsm_reg[4]_93 ;
  output \ap_CS_fsm_reg[4]_94 ;
  output \ap_CS_fsm_reg[4]_95 ;
  output \ap_CS_fsm_reg[4]_96 ;
  output \ap_CS_fsm_reg[4]_97 ;
  output \ap_CS_fsm_reg[4]_98 ;
  output \ap_CS_fsm_reg[4]_99 ;
  output \ap_CS_fsm_reg[4]_100 ;
  output \ap_CS_fsm_reg[4]_101 ;
  output \ap_CS_fsm_reg[4]_102 ;
  output \ap_CS_fsm_reg[4]_103 ;
  output \ap_CS_fsm_reg[4]_104 ;
  output \ap_CS_fsm_reg[4]_105 ;
  output \ap_CS_fsm_reg[4]_106 ;
  output \ap_CS_fsm_reg[4]_107 ;
  output \ap_CS_fsm_reg[4]_108 ;
  output \ap_CS_fsm_reg[4]_109 ;
  output \ap_CS_fsm_reg[4]_110 ;
  output \ap_CS_fsm_reg[4]_111 ;
  output \ap_CS_fsm_reg[4]_112 ;
  output \ap_CS_fsm_reg[4]_113 ;
  output \ap_CS_fsm_reg[4]_114 ;
  output \ap_CS_fsm_reg[4]_115 ;
  output \ap_CS_fsm_reg[4]_116 ;
  output \ap_CS_fsm_reg[4]_117 ;
  output \ap_CS_fsm_reg[4]_118 ;
  output \ap_CS_fsm_reg[4]_119 ;
  output \ap_CS_fsm_reg[4]_120 ;
  output \ap_CS_fsm_reg[4]_121 ;
  output \ap_CS_fsm_reg[4]_122 ;
  output \ap_CS_fsm_reg[4]_123 ;
  output [3:0]\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 ;
  output [3:0]ADDRARDADDR;
  output [3:0]\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 ;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0;
  output [11:0]output_r_address0;
  output [6:0]address2;
  output [3:0]\trunc_ln45_reg_8299_reg[3]_rep_0 ;
  output [3:0]\trunc_ln45_reg_8299_reg[3]_rep__0_0 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ;
  output [10:0]address1;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 ;
  output [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 ;
  output [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 ;
  output [7:0]DINADIN;
  input ap_clk;
  input [1:0]Q;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;
  input [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  input ram0_reg_bram_0;
  input ap_rst_n;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  input [7:0]q2;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_4 ;
  input [7:0]q1;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_4 ;
  input [7:0]q0;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_4 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_0 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_2 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_3 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_4 ;

  wire [3:0]ADDRARDADDR;
  wire [1:0]D;
  wire [7:0]DINADIN;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [15:0]add_ln40_fu_4176_p2;
  wire [6:0]address0;
  wire [10:0]address1;
  wire [6:0]address2;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_1 ;
  wire [0:0]\ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_100 ;
  wire \ap_CS_fsm_reg[4]_101 ;
  wire \ap_CS_fsm_reg[4]_102 ;
  wire \ap_CS_fsm_reg[4]_103 ;
  wire \ap_CS_fsm_reg[4]_104 ;
  wire \ap_CS_fsm_reg[4]_105 ;
  wire \ap_CS_fsm_reg[4]_106 ;
  wire \ap_CS_fsm_reg[4]_107 ;
  wire \ap_CS_fsm_reg[4]_108 ;
  wire \ap_CS_fsm_reg[4]_109 ;
  wire [0:0]\ap_CS_fsm_reg[4]_11 ;
  wire \ap_CS_fsm_reg[4]_110 ;
  wire \ap_CS_fsm_reg[4]_111 ;
  wire \ap_CS_fsm_reg[4]_112 ;
  wire \ap_CS_fsm_reg[4]_113 ;
  wire \ap_CS_fsm_reg[4]_114 ;
  wire \ap_CS_fsm_reg[4]_115 ;
  wire \ap_CS_fsm_reg[4]_116 ;
  wire \ap_CS_fsm_reg[4]_117 ;
  wire \ap_CS_fsm_reg[4]_118 ;
  wire \ap_CS_fsm_reg[4]_119 ;
  wire [0:0]\ap_CS_fsm_reg[4]_12 ;
  wire \ap_CS_fsm_reg[4]_120 ;
  wire \ap_CS_fsm_reg[4]_121 ;
  wire \ap_CS_fsm_reg[4]_122 ;
  wire \ap_CS_fsm_reg[4]_123 ;
  wire [0:0]\ap_CS_fsm_reg[4]_13 ;
  wire \ap_CS_fsm_reg[4]_14 ;
  wire \ap_CS_fsm_reg[4]_15 ;
  wire \ap_CS_fsm_reg[4]_16 ;
  wire \ap_CS_fsm_reg[4]_17 ;
  wire \ap_CS_fsm_reg[4]_18 ;
  wire \ap_CS_fsm_reg[4]_19 ;
  wire [0:0]\ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_20 ;
  wire \ap_CS_fsm_reg[4]_21 ;
  wire \ap_CS_fsm_reg[4]_22 ;
  wire \ap_CS_fsm_reg[4]_23 ;
  wire \ap_CS_fsm_reg[4]_24 ;
  wire \ap_CS_fsm_reg[4]_25 ;
  wire \ap_CS_fsm_reg[4]_26 ;
  wire \ap_CS_fsm_reg[4]_27 ;
  wire \ap_CS_fsm_reg[4]_28 ;
  wire \ap_CS_fsm_reg[4]_29 ;
  wire [0:0]\ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_30 ;
  wire \ap_CS_fsm_reg[4]_31 ;
  wire \ap_CS_fsm_reg[4]_32 ;
  wire \ap_CS_fsm_reg[4]_33 ;
  wire \ap_CS_fsm_reg[4]_34 ;
  wire \ap_CS_fsm_reg[4]_35 ;
  wire \ap_CS_fsm_reg[4]_36 ;
  wire \ap_CS_fsm_reg[4]_37 ;
  wire \ap_CS_fsm_reg[4]_38 ;
  wire \ap_CS_fsm_reg[4]_39 ;
  wire [0:0]\ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_40 ;
  wire \ap_CS_fsm_reg[4]_41 ;
  wire \ap_CS_fsm_reg[4]_42 ;
  wire \ap_CS_fsm_reg[4]_43 ;
  wire \ap_CS_fsm_reg[4]_44 ;
  wire \ap_CS_fsm_reg[4]_45 ;
  wire \ap_CS_fsm_reg[4]_46 ;
  wire \ap_CS_fsm_reg[4]_47 ;
  wire \ap_CS_fsm_reg[4]_48 ;
  wire \ap_CS_fsm_reg[4]_49 ;
  wire [0:0]\ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_50 ;
  wire \ap_CS_fsm_reg[4]_51 ;
  wire \ap_CS_fsm_reg[4]_52 ;
  wire \ap_CS_fsm_reg[4]_53 ;
  wire \ap_CS_fsm_reg[4]_54 ;
  wire \ap_CS_fsm_reg[4]_55 ;
  wire \ap_CS_fsm_reg[4]_56 ;
  wire \ap_CS_fsm_reg[4]_57 ;
  wire \ap_CS_fsm_reg[4]_58 ;
  wire \ap_CS_fsm_reg[4]_59 ;
  wire [0:0]\ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_60 ;
  wire \ap_CS_fsm_reg[4]_61 ;
  wire \ap_CS_fsm_reg[4]_62 ;
  wire \ap_CS_fsm_reg[4]_63 ;
  wire \ap_CS_fsm_reg[4]_64 ;
  wire \ap_CS_fsm_reg[4]_65 ;
  wire \ap_CS_fsm_reg[4]_66 ;
  wire \ap_CS_fsm_reg[4]_67 ;
  wire \ap_CS_fsm_reg[4]_68 ;
  wire \ap_CS_fsm_reg[4]_69 ;
  wire [0:0]\ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_70 ;
  wire \ap_CS_fsm_reg[4]_71 ;
  wire \ap_CS_fsm_reg[4]_72 ;
  wire \ap_CS_fsm_reg[4]_73 ;
  wire \ap_CS_fsm_reg[4]_74 ;
  wire \ap_CS_fsm_reg[4]_75 ;
  wire \ap_CS_fsm_reg[4]_76 ;
  wire \ap_CS_fsm_reg[4]_77 ;
  wire \ap_CS_fsm_reg[4]_78 ;
  wire \ap_CS_fsm_reg[4]_79 ;
  wire [0:0]\ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_80 ;
  wire \ap_CS_fsm_reg[4]_81 ;
  wire \ap_CS_fsm_reg[4]_82 ;
  wire \ap_CS_fsm_reg[4]_83 ;
  wire \ap_CS_fsm_reg[4]_84 ;
  wire \ap_CS_fsm_reg[4]_85 ;
  wire \ap_CS_fsm_reg[4]_86 ;
  wire \ap_CS_fsm_reg[4]_87 ;
  wire \ap_CS_fsm_reg[4]_88 ;
  wire \ap_CS_fsm_reg[4]_89 ;
  wire [0:0]\ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg[4]_90 ;
  wire [6:0]\ap_CS_fsm_reg[4]_91 ;
  wire \ap_CS_fsm_reg[4]_92 ;
  wire \ap_CS_fsm_reg[4]_93 ;
  wire \ap_CS_fsm_reg[4]_94 ;
  wire \ap_CS_fsm_reg[4]_95 ;
  wire \ap_CS_fsm_reg[4]_96 ;
  wire \ap_CS_fsm_reg[4]_97 ;
  wire \ap_CS_fsm_reg[4]_98 ;
  wire \ap_CS_fsm_reg[4]_99 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_n_0;
  wire ap_loop_exit_ready_pp0_iter13_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce0;
  wire ce1;
  wire ce2;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire frame_10_address11218_out;
  wire frame_11_address11216_out;
  wire frame_12_address11210_out;
  wire frame_13_address11202_out;
  wire frame_14_address11200_out;
  wire frame_15_address11192_out;
  wire frame_16_address11184_out;
  wire frame_17_address11182_out;
  wire frame_18_address11174_out;
  wire frame_19_address11166_out;
  wire frame_1_address11271_out;
  wire frame_20_address11164_out;
  wire frame_21_address11156_out;
  wire frame_22_address11148_out;
  wire frame_23_address11146_out;
  wire frame_24_address11138_out;
  wire frame_25_address11130_out;
  wire frame_26_address11128_out;
  wire frame_27_address11120_out;
  wire frame_28_address11112_out;
  wire frame_29_address11110_out;
  wire [10:0]frame_2_address0;
  wire frame_2_address11269_out;
  wire frame_30_address11102_out;
  wire frame_31_address1194_out;
  wire frame_32_address1192_out;
  wire frame_33_address1184_out;
  wire frame_34_address1176_out;
  wire frame_35_address1174_out;
  wire frame_36_address1166_out;
  wire frame_37_address1158_out;
  wire frame_38_address1156_out;
  wire frame_39_address1148_out;
  wire frame_3_address11261_out;
  wire frame_40_address1140_out;
  wire frame_41_address1138_out;
  wire frame_42_address1130_out;
  wire frame_43_address1122_out;
  wire frame_44_address1120_out;
  wire frame_45_address1112_out;
  wire frame_46_address114_out;
  wire frame_47_address112_out;
  wire frame_4_address11253_out;
  wire frame_5_address11251_out;
  wire frame_6_address11243_out;
  wire frame_7_address11235_out;
  wire frame_8_address11233_out;
  wire frame_9_address11226_out;
  wire frame_address11279_out;
  wire [0:0]grp_fu_4230_p0;
  wire [10:0]grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0;
  wire [3:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0;
  wire [3:0]grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg;
  wire indvar_flatten6_fu_2440;
  wire \indvar_flatten6_fu_244[15]_i_11_n_0 ;
  wire \indvar_flatten6_fu_244[15]_i_12_n_0 ;
  wire \indvar_flatten6_fu_244[15]_i_13_n_0 ;
  wire \indvar_flatten6_fu_244[15]_i_3_n_0 ;
  wire \indvar_flatten6_fu_244_reg_n_0_[0] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[10] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[11] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[12] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[13] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[14] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[15] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[1] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[2] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[3] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[4] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[5] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[6] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[7] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[8] ;
  wire \indvar_flatten6_fu_244_reg_n_0_[9] ;
  wire [11:8]magnitude_fu_8021_p2;
  wire [7:0]mul_ln42_fu_4274_p0;
  wire [11:0]output_r_address0;
  wire output_r_ce0;
  wire [3:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in109_in;
  wire p_0_in127_in;
  wire p_0_in145_in;
  wire p_0_in163_in;
  wire p_0_in181_in;
  wire p_0_in199_in;
  wire p_0_in19_in;
  wire p_0_in232_in;
  wire p_0_in250_in;
  wire p_0_in268_in;
  wire p_0_in37_in;
  wire p_0_in55_in;
  wire p_0_in73_in;
  wire p_0_in91_in;
  wire p_1_in;
  wire p_1_in108_in;
  wire p_1_in126_in;
  wire p_1_in144_in;
  wire p_1_in162_in;
  wire p_1_in180_in;
  wire p_1_in18_in;
  wire p_1_in198_in;
  wire p_1_in1_in;
  wire p_1_in231_in;
  wire p_1_in249_in;
  wire p_1_in267_in;
  wire p_1_in36_in;
  wire p_1_in54_in;
  wire p_1_in72_in;
  wire p_1_in90_in;
  wire [9:0]px_fu_7921_p2;
  wire [9:1]py_fu_7961_p2;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [7:0]q2;
  wire ram0_reg_bram_0;
  wire ram0_reg_bram_0_i_14__0_n_0;
  wire ram0_reg_bram_0_i_14__10_n_0;
  wire ram0_reg_bram_0_i_14__11_n_0;
  wire ram0_reg_bram_0_i_14__12_n_0;
  wire ram0_reg_bram_0_i_14__13_n_0;
  wire ram0_reg_bram_0_i_14__14_n_0;
  wire ram0_reg_bram_0_i_14__15_n_0;
  wire ram0_reg_bram_0_i_14__16_n_0;
  wire ram0_reg_bram_0_i_14__17_n_0;
  wire ram0_reg_bram_0_i_14__18_n_0;
  wire ram0_reg_bram_0_i_14__19_n_0;
  wire ram0_reg_bram_0_i_14__1_n_0;
  wire ram0_reg_bram_0_i_14__20_n_0;
  wire ram0_reg_bram_0_i_14__21_n_0;
  wire ram0_reg_bram_0_i_14__22_n_0;
  wire ram0_reg_bram_0_i_14__23_n_0;
  wire ram0_reg_bram_0_i_14__24_n_0;
  wire ram0_reg_bram_0_i_14__25_n_0;
  wire ram0_reg_bram_0_i_14__26_n_0;
  wire ram0_reg_bram_0_i_14__27_n_0;
  wire ram0_reg_bram_0_i_14__28_n_0;
  wire ram0_reg_bram_0_i_14__2_n_0;
  wire ram0_reg_bram_0_i_14__3_n_0;
  wire ram0_reg_bram_0_i_14__4_n_0;
  wire ram0_reg_bram_0_i_14__5_n_0;
  wire ram0_reg_bram_0_i_14__6_n_0;
  wire ram0_reg_bram_0_i_14__7_n_0;
  wire ram0_reg_bram_0_i_14__8_n_0;
  wire ram0_reg_bram_0_i_14__9_n_0;
  wire ram0_reg_bram_0_i_14_n_0;
  wire ram0_reg_bram_0_i_15__0_n_0;
  wire ram0_reg_bram_0_i_15__10_n_0;
  wire ram0_reg_bram_0_i_15__11_n_0;
  wire ram0_reg_bram_0_i_15__12_n_0;
  wire ram0_reg_bram_0_i_15__13_n_0;
  wire ram0_reg_bram_0_i_15__14_n_0;
  wire ram0_reg_bram_0_i_15__15_n_0;
  wire ram0_reg_bram_0_i_15__16_n_0;
  wire ram0_reg_bram_0_i_15__17_n_0;
  wire ram0_reg_bram_0_i_15__18_n_0;
  wire ram0_reg_bram_0_i_15__19_n_0;
  wire ram0_reg_bram_0_i_15__1_n_0;
  wire ram0_reg_bram_0_i_15__20_n_0;
  wire ram0_reg_bram_0_i_15__21_n_0;
  wire ram0_reg_bram_0_i_15__22_n_0;
  wire ram0_reg_bram_0_i_15__23_n_0;
  wire ram0_reg_bram_0_i_15__24_n_0;
  wire ram0_reg_bram_0_i_15__25_n_0;
  wire ram0_reg_bram_0_i_15__26_n_0;
  wire ram0_reg_bram_0_i_15__27_n_0;
  wire ram0_reg_bram_0_i_15__28_n_0;
  wire ram0_reg_bram_0_i_15__2_n_0;
  wire ram0_reg_bram_0_i_15__31_n_0;
  wire ram0_reg_bram_0_i_15__3_n_0;
  wire ram0_reg_bram_0_i_15__44_n_0;
  wire ram0_reg_bram_0_i_15__45_n_0;
  wire ram0_reg_bram_0_i_15__46_n_0;
  wire ram0_reg_bram_0_i_15__4_n_0;
  wire ram0_reg_bram_0_i_15__5_n_0;
  wire ram0_reg_bram_0_i_15__6_n_0;
  wire ram0_reg_bram_0_i_15__7_n_0;
  wire ram0_reg_bram_0_i_15__8_n_0;
  wire ram0_reg_bram_0_i_15__9_n_0;
  wire ram0_reg_bram_0_i_15_n_0;
  wire ram0_reg_bram_0_i_16__36_n_0;
  wire ram0_reg_bram_0_i_17__10_n_0;
  wire ram0_reg_bram_0_i_17__11_n_0;
  wire ram0_reg_bram_0_i_17__12_n_0;
  wire ram0_reg_bram_0_i_17__13_n_0;
  wire ram0_reg_bram_0_i_17__1_n_0;
  wire ram0_reg_bram_0_i_17__2_n_0;
  wire ram0_reg_bram_0_i_17__3_n_0;
  wire ram0_reg_bram_0_i_17__6_n_0;
  wire ram0_reg_bram_0_i_17__7_n_0;
  wire ram0_reg_bram_0_i_17__8_n_0;
  wire ram0_reg_bram_0_i_17__9_n_0;
  wire ram0_reg_bram_0_i_18__10_n_0;
  wire ram0_reg_bram_0_i_18__11_n_0;
  wire ram0_reg_bram_0_i_18__12_n_0;
  wire ram0_reg_bram_0_i_18__13_n_0;
  wire ram0_reg_bram_0_i_18__14_n_0;
  wire ram0_reg_bram_0_i_18__15_n_0;
  wire ram0_reg_bram_0_i_18__1_n_0;
  wire ram0_reg_bram_0_i_18__2_n_0;
  wire ram0_reg_bram_0_i_18__3_n_0;
  wire ram0_reg_bram_0_i_18__5_n_0;
  wire ram0_reg_bram_0_i_18__6_n_0;
  wire ram0_reg_bram_0_i_18__7_n_0;
  wire ram0_reg_bram_0_i_18__8_n_0;
  wire ram0_reg_bram_0_i_18__9_n_0;
  wire ram0_reg_bram_0_i_19__14_n_0;
  wire ram0_reg_bram_0_i_19__2_n_0;
  wire ram0_reg_bram_0_i_19__3_n_0;
  wire ram0_reg_bram_0_i_19__4_n_0;
  wire ram0_reg_bram_0_i_22__2_n_0;
  wire ram0_reg_bram_0_i_23__2_n_0;
  wire ram0_reg_bram_0_i_26__1_n_0;
  wire ram0_reg_bram_0_i_27__1_n_0;
  wire ram0_reg_bram_0_i_28__0_n_0;
  wire ram0_reg_bram_0_i_28_n_0;
  wire ram0_reg_bram_0_i_29__0_n_0;
  wire ram0_reg_bram_0_i_29_n_0;
  wire ram0_reg_bram_0_i_32__1_n_0;
  wire ram0_reg_bram_0_i_38_n_0;
  wire ram0_reg_bram_0_i_39_n_0;
  wire ram0_reg_bram_0_i_42_n_0;
  wire [7:0]select_ln40_2_reg_8125;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter10_reg;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter11_reg;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter12_reg;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter1_reg;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7_n_0 ;
  wire \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7_n_0 ;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter9_reg;
  wire [1:0]sub_ln45_cast1_fu_7887_p1;
  wire [1:1]tmp6_fu_7927_p2;
  wire [7:0]tmp_100_fu_7025_p9;
  wire [7:0]tmp_101_fu_7044_p35;
  wire [7:0]tmp_102_fu_7123_p9;
  wire [7:0]tmp_103_fu_7142_p9;
  wire [7:0]tmp_104_fu_7161_p9;
  wire [7:0]tmp_105_fu_7180_p9;
  wire [7:0]tmp_106_fu_7199_p9;
  wire [7:0]tmp_107_fu_7218_p9;
  wire [7:0]tmp_108_fu_7237_p9;
  wire [7:0]tmp_109_fu_7256_p9;
  wire [7:0]tmp_10_fu_5031_p9;
  wire [7:0]tmp_110_fu_7275_p9;
  wire [7:0]tmp_111_fu_7294_p9;
  wire [7:0]tmp_112_fu_7313_p9;
  wire [7:0]tmp_113_fu_7332_p9;
  wire [7:0]tmp_114_fu_7351_p9;
  wire [7:0]tmp_115_fu_7370_p9;
  wire [7:0]tmp_116_fu_7389_p9;
  wire [7:0]tmp_117_fu_7408_p9;
  wire [7:0]tmp_118_fu_7427_p35;
  wire [7:0]tmp_119_fu_7502_p9;
  wire [7:0]tmp_11_fu_5050_p9;
  wire [7:0]tmp_120_fu_7521_p9;
  wire [7:0]tmp_121_fu_7540_p9;
  wire [7:0]tmp_122_fu_7559_p9;
  wire [7:0]tmp_123_fu_7578_p9;
  wire [7:0]tmp_124_fu_7597_p9;
  wire [7:0]tmp_125_fu_7616_p9;
  wire [7:0]tmp_126_fu_7635_p9;
  wire [7:0]tmp_127_fu_7654_p9;
  wire [7:0]tmp_128_fu_7673_p9;
  wire [7:0]tmp_129_fu_7692_p9;
  wire [7:0]tmp_12_fu_5069_p9;
  wire [7:0]tmp_130_fu_7711_p9;
  wire [7:0]tmp_131_fu_7730_p9;
  wire [7:0]tmp_132_fu_7749_p9;
  wire [7:0]tmp_133_fu_7768_p9;
  wire [7:0]tmp_134_fu_7787_p9;
  wire [7:0]tmp_135_fu_7806_p35;
  wire [10:4]tmp_137_fu_4431_p3;
  wire [7:0]tmp_13_fu_5088_p9;
  wire [10:4]tmp_140_fu_4549_p3;
  wire [10:0]tmp_143_fu_4725_p3;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9_n_0 ;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9_n_0 ;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9_n_0 ;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9_n_0 ;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9_n_0 ;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9_n_0 ;
  wire \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9_n_0 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 ;
  wire [6:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 ;
  wire [10:0]\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 ;
  wire [6:0]tmp_146_cast_reg_8160_pp0_iter1_reg;
  wire tmp_146_cast_reg_8160_reg_i_11_n_0;
  wire tmp_146_cast_reg_8160_reg_i_12_n_0;
  wire tmp_146_cast_reg_8160_reg_i_13_n_0;
  wire tmp_146_cast_reg_8160_reg_i_14_n_0;
  wire tmp_146_cast_reg_8160_reg_i_9_n_0;
  wire tmp_146_cast_reg_8160_reg_n_100;
  wire tmp_146_cast_reg_8160_reg_n_101;
  wire tmp_146_cast_reg_8160_reg_n_102;
  wire tmp_146_cast_reg_8160_reg_n_103;
  wire tmp_146_cast_reg_8160_reg_n_104;
  wire tmp_146_cast_reg_8160_reg_n_105;
  wire tmp_146_cast_reg_8160_reg_n_96;
  wire tmp_146_cast_reg_8160_reg_n_97;
  wire tmp_146_cast_reg_8160_reg_n_98;
  wire tmp_146_cast_reg_8160_reg_n_99;
  wire [3:0]tmp_147_reg_10233;
  wire \tmp_147_reg_10233[3]_i_1017_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1018_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1019_n_0 ;
  wire \tmp_147_reg_10233[3]_i_102_n_0 ;
  wire \tmp_147_reg_10233[3]_i_103_n_0 ;
  wire \tmp_147_reg_10233[3]_i_104_n_0 ;
  wire \tmp_147_reg_10233[3]_i_107_n_0 ;
  wire \tmp_147_reg_10233[3]_i_10_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1116_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1117_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1118_n_0 ;
  wire \tmp_147_reg_10233[3]_i_11_n_0 ;
  wire \tmp_147_reg_10233[3]_i_122_n_0 ;
  wire \tmp_147_reg_10233[3]_i_123_n_0 ;
  wire \tmp_147_reg_10233[3]_i_12_n_0 ;
  wire \tmp_147_reg_10233[3]_i_134_n_0 ;
  wire \tmp_147_reg_10233[3]_i_135_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1375_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1376_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1377_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1378_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1379_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1380_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1381_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1382_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1383_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1384_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1385_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1386_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1387_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1388_n_0 ;
  wire \tmp_147_reg_10233[3]_i_1389_n_0 ;
  wire \tmp_147_reg_10233[3]_i_14_n_0 ;
  wire \tmp_147_reg_10233[3]_i_15_n_0 ;
  wire \tmp_147_reg_10233[3]_i_162_n_0 ;
  wire \tmp_147_reg_10233[3]_i_167_n_0 ;
  wire \tmp_147_reg_10233[3]_i_168_n_0 ;
  wire \tmp_147_reg_10233[3]_i_169_n_0 ;
  wire \tmp_147_reg_10233[3]_i_16_n_0 ;
  wire \tmp_147_reg_10233[3]_i_17_n_0 ;
  wire \tmp_147_reg_10233[3]_i_18_n_0 ;
  wire \tmp_147_reg_10233[3]_i_19_n_0 ;
  wire \tmp_147_reg_10233[3]_i_20_n_0 ;
  wire \tmp_147_reg_10233[3]_i_212_n_0 ;
  wire \tmp_147_reg_10233[3]_i_21_n_0 ;
  wire \tmp_147_reg_10233[3]_i_22_n_0 ;
  wire \tmp_147_reg_10233[3]_i_23_n_0 ;
  wire \tmp_147_reg_10233[3]_i_24_n_0 ;
  wire \tmp_147_reg_10233[3]_i_25_n_0 ;
  wire \tmp_147_reg_10233[3]_i_26_n_0 ;
  wire \tmp_147_reg_10233[3]_i_27_n_0 ;
  wire \tmp_147_reg_10233[3]_i_28_n_0 ;
  wire \tmp_147_reg_10233[3]_i_29_n_0 ;
  wire \tmp_147_reg_10233[3]_i_2_n_0 ;
  wire \tmp_147_reg_10233[3]_i_30_n_0 ;
  wire \tmp_147_reg_10233[3]_i_31_n_0 ;
  wire \tmp_147_reg_10233[3]_i_32_n_0 ;
  wire \tmp_147_reg_10233[3]_i_33_n_0 ;
  wire \tmp_147_reg_10233[3]_i_34_n_0 ;
  wire \tmp_147_reg_10233[3]_i_35_n_0 ;
  wire \tmp_147_reg_10233[3]_i_36_n_0 ;
  wire \tmp_147_reg_10233[3]_i_37_n_0 ;
  wire \tmp_147_reg_10233[3]_i_381_n_0 ;
  wire \tmp_147_reg_10233[3]_i_38_n_0 ;
  wire \tmp_147_reg_10233[3]_i_39_n_0 ;
  wire \tmp_147_reg_10233[3]_i_3_n_0 ;
  wire \tmp_147_reg_10233[3]_i_40_n_0 ;
  wire \tmp_147_reg_10233[3]_i_43_n_0 ;
  wire \tmp_147_reg_10233[3]_i_44_n_0 ;
  wire \tmp_147_reg_10233[3]_i_45_n_0 ;
  wire \tmp_147_reg_10233[3]_i_46_n_0 ;
  wire \tmp_147_reg_10233[3]_i_47_n_0 ;
  wire \tmp_147_reg_10233[3]_i_48_n_0 ;
  wire \tmp_147_reg_10233[3]_i_49_n_0 ;
  wire \tmp_147_reg_10233[3]_i_4_n_0 ;
  wire \tmp_147_reg_10233[3]_i_50_n_0 ;
  wire \tmp_147_reg_10233[3]_i_51_n_0 ;
  wire \tmp_147_reg_10233[3]_i_52_n_0 ;
  wire \tmp_147_reg_10233[3]_i_53_n_0 ;
  wire \tmp_147_reg_10233[3]_i_56_n_0 ;
  wire \tmp_147_reg_10233[3]_i_57_n_0 ;
  wire \tmp_147_reg_10233[3]_i_58_n_0 ;
  wire \tmp_147_reg_10233[3]_i_5_n_0 ;
  wire \tmp_147_reg_10233[3]_i_61_n_0 ;
  wire \tmp_147_reg_10233[3]_i_62_n_0 ;
  wire \tmp_147_reg_10233[3]_i_63_n_0 ;
  wire \tmp_147_reg_10233[3]_i_66_n_0 ;
  wire \tmp_147_reg_10233[3]_i_67_n_0 ;
  wire \tmp_147_reg_10233[3]_i_68_n_0 ;
  wire \tmp_147_reg_10233[3]_i_69_n_0 ;
  wire \tmp_147_reg_10233[3]_i_6_n_0 ;
  wire \tmp_147_reg_10233[3]_i_70_n_0 ;
  wire \tmp_147_reg_10233[3]_i_72_n_0 ;
  wire \tmp_147_reg_10233[3]_i_73_n_0 ;
  wire \tmp_147_reg_10233[3]_i_77_n_0 ;
  wire \tmp_147_reg_10233[3]_i_78_n_0 ;
  wire \tmp_147_reg_10233[3]_i_79_n_0 ;
  wire \tmp_147_reg_10233[3]_i_7_n_0 ;
  wire \tmp_147_reg_10233[3]_i_80_n_0 ;
  wire \tmp_147_reg_10233[3]_i_81_n_0 ;
  wire \tmp_147_reg_10233[3]_i_822_n_0 ;
  wire \tmp_147_reg_10233[3]_i_823_n_0 ;
  wire \tmp_147_reg_10233[3]_i_824_n_0 ;
  wire \tmp_147_reg_10233[3]_i_82_n_0 ;
  wire \tmp_147_reg_10233[3]_i_91_n_0 ;
  wire \tmp_147_reg_10233[3]_i_98_n_0 ;
  wire \tmp_147_reg_10233[3]_i_99_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_13_n_5 ;
  wire \tmp_147_reg_10233_reg[3]_i_13_n_7 ;
  wire \tmp_147_reg_10233_reg[3]_i_1_n_5 ;
  wire \tmp_147_reg_10233_reg[3]_i_1_n_6 ;
  wire \tmp_147_reg_10233_reg[3]_i_1_n_7 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_4 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_2 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_3 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_8_n_5 ;
  wire \tmp_147_reg_10233_reg[3]_i_8_n_7 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_5 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_6 ;
  wire \tmp_147_reg_10233_reg[3]_i_9_n_7 ;
  wire [7:0]tmp_14_fu_5107_p9;
  wire [7:0]tmp_15_fu_5126_p9;
  wire [7:0]tmp_16_fu_5145_p35;
  wire [7:0]tmp_17_fu_5220_p9;
  wire [7:0]tmp_18_fu_5239_p9;
  wire [7:0]tmp_19_fu_5258_p9;
  wire [7:0]tmp_1_fu_4841_p9;
  wire [7:0]tmp_20_fu_5277_p9;
  wire [7:0]tmp_21_fu_5296_p9;
  wire [7:0]tmp_22_fu_5315_p9;
  wire [7:0]tmp_23_fu_5334_p9;
  wire [7:0]tmp_24_fu_5353_p9;
  wire [7:0]tmp_25_fu_5372_p9;
  wire [7:0]tmp_26_fu_5391_p9;
  wire [7:0]tmp_27_fu_5410_p9;
  wire [7:0]tmp_28_fu_5429_p9;
  wire [7:0]tmp_29_fu_5448_p9;
  wire [7:0]tmp_2_fu_4860_p9;
  wire [7:0]tmp_30_fu_5467_p9;
  wire [7:0]tmp_31_fu_5486_p9;
  wire [7:0]tmp_32_fu_5505_p9;
  wire [7:0]tmp_33_fu_5524_p35;
  wire [7:0]tmp_34_fu_5599_p9;
  wire [7:0]tmp_35_fu_5618_p9;
  wire [7:0]tmp_36_fu_5637_p9;
  wire [7:0]tmp_37_fu_5656_p9;
  wire [7:0]tmp_38_fu_5675_p9;
  wire [7:0]tmp_39_fu_5694_p9;
  wire [7:0]tmp_3_fu_4879_p9;
  wire [7:0]tmp_40_fu_5713_p9;
  wire [7:0]tmp_41_fu_5732_p9;
  wire [7:0]tmp_42_fu_5751_p9;
  wire [7:0]tmp_43_fu_5770_p9;
  wire [7:0]tmp_44_fu_5789_p9;
  wire [7:0]tmp_45_fu_5808_p9;
  wire [7:0]tmp_46_fu_5827_p9;
  wire [7:0]tmp_47_fu_5846_p9;
  wire [7:0]tmp_48_fu_5865_p9;
  wire [7:0]tmp_49_fu_5884_p9;
  wire [7:0]tmp_4_fu_4898_p9;
  wire [7:0]tmp_50_fu_5903_p35;
  wire [7:0]tmp_51_fu_5982_p9;
  wire [7:0]tmp_52_fu_6001_p9;
  wire [7:0]tmp_53_fu_6020_p9;
  wire [7:0]tmp_54_fu_6039_p9;
  wire [7:0]tmp_55_fu_6058_p9;
  wire [7:0]tmp_56_fu_6077_p9;
  wire [7:0]tmp_57_fu_6096_p9;
  wire [7:0]tmp_58_fu_6115_p9;
  wire [7:0]tmp_59_fu_6134_p9;
  wire [7:0]tmp_5_fu_4917_p9;
  wire [7:0]tmp_60_fu_6153_p9;
  wire [7:0]tmp_61_fu_6172_p9;
  wire [7:0]tmp_62_fu_6191_p9;
  wire [7:0]tmp_63_fu_6210_p9;
  wire [7:0]tmp_64_fu_6229_p9;
  wire [7:0]tmp_65_fu_6248_p9;
  wire [7:0]tmp_66_fu_6267_p9;
  wire [7:0]tmp_67_fu_6286_p35;
  wire [7:0]tmp_68_fu_6361_p9;
  wire [7:0]tmp_69_fu_6380_p9;
  wire [7:0]tmp_6_fu_4936_p9;
  wire [7:0]tmp_70_fu_6399_p9;
  wire [7:0]tmp_71_fu_6418_p9;
  wire [7:0]tmp_72_fu_6437_p9;
  wire [7:0]tmp_73_fu_6456_p9;
  wire [7:0]tmp_74_fu_6475_p9;
  wire [7:0]tmp_75_fu_6494_p9;
  wire [7:0]tmp_76_fu_6513_p9;
  wire [7:0]tmp_77_fu_6532_p9;
  wire [7:0]tmp_78_fu_6551_p9;
  wire [7:0]tmp_79_fu_6570_p9;
  wire [7:0]tmp_7_fu_4955_p9;
  wire [7:0]tmp_80_fu_6589_p9;
  wire [7:0]tmp_81_fu_6608_p9;
  wire [7:0]tmp_82_fu_6627_p9;
  wire [7:0]tmp_83_fu_6646_p9;
  wire [7:0]tmp_84_fu_6665_p35;
  wire [7:0]tmp_85_fu_6740_p9;
  wire [7:0]tmp_86_fu_6759_p9;
  wire [7:0]tmp_87_fu_6778_p9;
  wire [7:0]tmp_88_fu_6797_p9;
  wire [7:0]tmp_89_fu_6816_p9;
  wire [7:0]tmp_8_fu_4974_p9;
  wire [7:0]tmp_90_fu_6835_p9;
  wire [7:0]tmp_91_fu_6854_p9;
  wire [7:0]tmp_92_fu_6873_p9;
  wire [7:0]tmp_93_fu_6892_p9;
  wire [7:0]tmp_94_fu_6911_p9;
  wire [7:0]tmp_95_fu_6930_p9;
  wire [7:0]tmp_96_fu_6949_p9;
  wire [7:0]tmp_97_fu_6968_p9;
  wire [7:0]tmp_98_fu_6987_p9;
  wire [7:0]tmp_99_fu_7006_p9;
  wire [7:0]tmp_9_fu_4993_p9;
  wire [0:0]tmp_fu_7891_p2;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire [7:0]tmp_s_fu_5012_p9;
  wire [1:0]trunc_ln40_reg_8167;
  wire [1:0]trunc_ln40_reg_8167_pp0_iter12_reg;
  wire [3:0]trunc_ln41_reg_8133_pp0_iter10_reg;
  wire [3:0]trunc_ln41_reg_8133_pp0_iter12_reg;
  wire \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_n_0 ;
  wire \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_n_0 ;
  wire \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2_n_0 ;
  wire \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_n_0 ;
  wire \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2_n_0 ;
  wire \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_n_0 ;
  wire [3:0]trunc_ln45_1_reg_8140_pp0_iter10_reg;
  wire [3:0]trunc_ln45_1_reg_8140_pp0_iter11_reg;
  wire [3:0]trunc_ln45_1_reg_8140_pp0_iter12_reg;
  wire [3:0]trunc_ln45_1_reg_8140_pp0_iter13_reg;
  wire \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_n_0 ;
  wire \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2_n_0 ;
  wire \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_n_0 ;
  wire \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_n_0 ;
  wire \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_n_0 ;
  wire \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11_n_0 ;
  wire \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11_n_0 ;
  wire \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11_n_0 ;
  wire \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11_n_0 ;
  wire [3:0]trunc_ln45_2_reg_8153_pp0_iter11_reg;
  wire [3:0]trunc_ln45_2_reg_8153_pp0_iter12_reg;
  wire \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11_n_0 ;
  wire \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11_n_0 ;
  wire \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11_n_0 ;
  wire \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11_n_0 ;
  wire [3:0]\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 ;
  wire [3:0]\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 ;
  wire \trunc_ln45_reg_8299[0]_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[0]_rep_i_1__0_n_0 ;
  wire \trunc_ln45_reg_8299[0]_rep_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[1]_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[1]_rep_i_1__0_n_0 ;
  wire \trunc_ln45_reg_8299[1]_rep_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[2]_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[2]_rep_i_1__0_n_0 ;
  wire \trunc_ln45_reg_8299[2]_rep_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[3]_i_1_n_0 ;
  wire \trunc_ln45_reg_8299[3]_rep_i_1__0_n_0 ;
  wire \trunc_ln45_reg_8299[3]_rep_i_1_n_0 ;
  wire [3:0]\trunc_ln45_reg_8299_reg[3]_rep_0 ;
  wire [3:0]\trunc_ln45_reg_8299_reg[3]_rep__0_0 ;
  wire [7:0]trunc_ln50_fu_8037_p1;
  wire [7:0]trunc_ln50_reg_10238;
  wire \trunc_ln50_reg_10238[0]_i_10_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_11_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_2_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_3_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_4_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_5_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_6_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_7_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_8_n_0 ;
  wire \trunc_ln50_reg_10238[0]_i_9_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_100_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_101_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_102_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_103_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_105_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_10_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_11_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_12_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_13_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_14_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_156_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_15_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_16_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_171_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_17_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_18_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_19_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_204_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_205_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_206_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_20_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_23_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_24_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_25_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_26_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_271_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_272_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_273_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_27_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_28_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_29_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_2_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_30_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_31_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_33_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_3_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_44_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_45_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_46_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_47_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_48_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_49_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_4_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_50_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_51_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_52_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_53_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_54_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_55_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_56_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_57_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_58_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_59_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_5_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_60_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_61_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_658_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_659_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_660_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_661_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_662_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_663_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_6_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_7_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_87_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_88_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_89_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_8_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_90_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_91_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_92_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_93_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_94_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_95_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_96_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_97_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_98_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_99_n_0 ;
  wire \trunc_ln50_reg_10238[7]_i_9_n_0 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_0 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_1 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_2 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_3 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_4 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_5 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_6 ;
  wire \trunc_ln50_reg_10238_reg[0]_i_1_n_7 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_2 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_3 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_4 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_5 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_6 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_1_n_7 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_2 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_3 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_4 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_5 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_6 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_32_n_7 ;
  wire [3:0]trunc_ln5_reg_8306;
  wire \trunc_ln5_reg_8306[0]_i_1_n_0 ;
  wire \trunc_ln5_reg_8306[1]_i_1_n_0 ;
  wire \trunc_ln5_reg_8306[2]_i_1_n_0 ;
  wire \trunc_ln5_reg_8306[3]_i_1_n_0 ;
  wire \trunc_ln5_reg_8306[3]_i_2_n_0 ;
  wire [3:0]trunc_ln5_reg_8306_pp0_iter12_reg;
  wire urem_8ns_3ns_2_12_1_U57_n_0;
  wire urem_8ns_3ns_2_12_1_U57_n_1;
  wire [7:0]x_fu_236;
  wire \x_fu_236[1]_i_2_n_0 ;
  wire \x_fu_236[6]_i_2_n_0 ;
  wire \x_fu_236[7]_i_2_n_0 ;
  wire \y_fu_240[1]_i_1_n_0 ;
  wire \y_fu_240[2]_i_1_n_0 ;
  wire \y_fu_240[3]_i_1_n_0 ;
  wire \y_fu_240[4]_i_1_n_0 ;
  wire \y_fu_240[4]_i_2_n_0 ;
  wire \y_fu_240[5]_i_1_n_0 ;
  wire \y_fu_240[5]_i_2_n_0 ;
  wire \y_fu_240[6]_i_1_n_0 ;
  wire \y_fu_240[7]_i_2_n_0 ;
  wire \y_fu_240[7]_i_3_n_0 ;
  wire \y_fu_240_reg_n_0_[0] ;
  wire \y_fu_240_reg_n_0_[1] ;
  wire \y_fu_240_reg_n_0_[2] ;
  wire \y_fu_240_reg_n_0_[3] ;
  wire \y_fu_240_reg_n_0_[4] ;
  wire \y_fu_240_reg_n_0_[5] ;
  wire \y_fu_240_reg_n_0_[6] ;
  wire \y_fu_240_reg_n_0_[7] ;
  wire NLW_tmp_146_cast_reg_8160_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_146_cast_reg_8160_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_146_cast_reg_8160_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_146_cast_reg_8160_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_146_cast_reg_8160_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_146_cast_reg_8160_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_146_cast_reg_8160_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_146_cast_reg_8160_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_146_cast_reg_8160_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_tmp_146_cast_reg_8160_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_146_cast_reg_8160_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_146_cast_reg_8160_reg_XOROUT_UNCONNECTED;
  wire [7:3]\NLW_tmp_147_reg_10233_reg[3]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_147_reg_10233_reg[3]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_147_reg_10233_reg[3]_i_13_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_147_reg_10233_reg[3]_i_13_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_147_reg_10233_reg[3]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_147_reg_10233_reg[3]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_147_reg_10233_reg[3]_i_9_O_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln50_reg_10238_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln50_reg_10238_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln50_reg_10238_reg[7]_i_1_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter13),
        .Q(output_r_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(indvar_flatten6_fu_2440),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/ap_loop_exit_ready_pp0_iter12_reg_reg_srl12 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter12_reg_reg_srl12
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_n_0));
  FDRE ap_loop_exit_ready_pp0_iter13_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter12_reg_reg_srl12_n_0),
        .Q(ap_loop_exit_ready_pp0_iter13_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_63 flow_control_loop_pipe_sequential_init_U
       (.A(mul_ln42_fu_4274_p0),
        .D(D),
        .DSP_A_B_DATA_INST(\y_fu_240_reg_n_0_[2] ),
        .DSP_A_B_DATA_INST_0(tmp_146_cast_reg_8160_reg_i_12_n_0),
        .DSP_A_B_DATA_INST_1(\y_fu_240_reg_n_0_[3] ),
        .DSP_A_B_DATA_INST_2(\y_fu_240_reg_n_0_[4] ),
        .DSP_A_B_DATA_INST_3(tmp_146_cast_reg_8160_reg_i_13_n_0),
        .DSP_A_B_DATA_INST_4(\y_fu_240_reg_n_0_[5] ),
        .DSP_A_B_DATA_INST_5(\y_fu_240_reg_n_0_[6] ),
        .DSP_A_B_DATA_INST_6(tmp_146_cast_reg_8160_reg_i_9_n_0),
        .DSP_A_B_DATA_INST_7(\y_fu_240_reg_n_0_[7] ),
        .DSP_A_B_DATA_INST_8(tmp_146_cast_reg_8160_reg_i_11_n_0),
        .Q(Q),
        .add_ln40_fu_4176_p2(add_ln40_fu_4176_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(\indvar_flatten6_fu_244[15]_i_3_n_0 ),
        .ap_loop_exit_ready_pp0_iter13_reg(ap_loop_exit_ready_pp0_iter13_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_30),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_32),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .grp_fu_4230_p0(grp_fu_4230_p0),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_0),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg_reg_2(flow_control_loop_pipe_sequential_init_U_n_7),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg_reg),
        .indvar_flatten6_fu_2440(indvar_flatten6_fu_2440),
        .\indvar_flatten6_fu_244_reg[0] (\indvar_flatten6_fu_244_reg_n_0_[0] ),
        .\indvar_flatten6_fu_244_reg[15] (\indvar_flatten6_fu_244_reg_n_0_[9] ),
        .\indvar_flatten6_fu_244_reg[15]_0 (\indvar_flatten6_fu_244_reg_n_0_[10] ),
        .\indvar_flatten6_fu_244_reg[15]_1 (\indvar_flatten6_fu_244_reg_n_0_[11] ),
        .\indvar_flatten6_fu_244_reg[15]_2 (\indvar_flatten6_fu_244_reg_n_0_[12] ),
        .\indvar_flatten6_fu_244_reg[15]_3 (\indvar_flatten6_fu_244_reg_n_0_[13] ),
        .\indvar_flatten6_fu_244_reg[15]_4 (\indvar_flatten6_fu_244_reg_n_0_[14] ),
        .\indvar_flatten6_fu_244_reg[15]_5 (\indvar_flatten6_fu_244_reg_n_0_[15] ),
        .\indvar_flatten6_fu_244_reg[8] (\indvar_flatten6_fu_244_reg_n_0_[1] ),
        .\indvar_flatten6_fu_244_reg[8]_0 (\indvar_flatten6_fu_244_reg_n_0_[2] ),
        .\indvar_flatten6_fu_244_reg[8]_1 (\indvar_flatten6_fu_244_reg_n_0_[3] ),
        .\indvar_flatten6_fu_244_reg[8]_2 (\indvar_flatten6_fu_244_reg_n_0_[4] ),
        .\indvar_flatten6_fu_244_reg[8]_3 (\indvar_flatten6_fu_244_reg_n_0_[5] ),
        .\indvar_flatten6_fu_244_reg[8]_4 (\indvar_flatten6_fu_244_reg_n_0_[6] ),
        .\indvar_flatten6_fu_244_reg[8]_5 (\indvar_flatten6_fu_244_reg_n_0_[7] ),
        .\indvar_flatten6_fu_244_reg[8]_6 (\indvar_flatten6_fu_244_reg_n_0_[8] ),
        .p_0_in(p_0_in),
        .\select_ln40_2_reg_8125_reg[0] (\y_fu_240_reg_n_0_[0] ),
        .\select_ln40_2_reg_8125_reg[0]_0 (\x_fu_236[7]_i_2_n_0 ),
        .tmp_146_cast_reg_8160_reg_i_1_0(\y_fu_240_reg_n_0_[1] ),
        .\trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0 (\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2_n_0 ),
        .\trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 (\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2_n_0 ),
        .\trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0 (\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2_n_0 ),
        .x_fu_236(x_fu_236),
        .\x_fu_236_reg[0] (flow_control_loop_pipe_sequential_init_U_n_17),
        .\x_fu_236_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_18),
        .\x_fu_236_reg[0]_1 (flow_control_loop_pipe_sequential_init_U_n_31),
        .\x_fu_236_reg[1] (flow_control_loop_pipe_sequential_init_U_n_20),
        .\x_fu_236_reg[1]_0 (\x_fu_236[1]_i_2_n_0 ),
        .\x_fu_236_reg[2] (flow_control_loop_pipe_sequential_init_U_n_19),
        .\x_fu_236_reg[2]_0 (flow_control_loop_pipe_sequential_init_U_n_22),
        .\x_fu_236_reg[3] (flow_control_loop_pipe_sequential_init_U_n_21),
        .\x_fu_236_reg[4] (flow_control_loop_pipe_sequential_init_U_n_27),
        .\x_fu_236_reg[5] (flow_control_loop_pipe_sequential_init_U_n_28),
        .\x_fu_236_reg[5]_0 (\x_fu_236[6]_i_2_n_0 ),
        .\x_fu_236_reg[6] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\y_fu_240_reg[0] (flow_control_loop_pipe_sequential_init_U_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \indvar_flatten6_fu_244[15]_i_11 
       (.I0(\indvar_flatten6_fu_244_reg_n_0_[5] ),
        .I1(\indvar_flatten6_fu_244_reg_n_0_[4] ),
        .I2(\indvar_flatten6_fu_244_reg_n_0_[7] ),
        .I3(\indvar_flatten6_fu_244_reg_n_0_[6] ),
        .O(\indvar_flatten6_fu_244[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \indvar_flatten6_fu_244[15]_i_12 
       (.I0(\indvar_flatten6_fu_244_reg_n_0_[10] ),
        .I1(\indvar_flatten6_fu_244_reg_n_0_[11] ),
        .I2(\indvar_flatten6_fu_244_reg_n_0_[8] ),
        .I3(\indvar_flatten6_fu_244_reg_n_0_[9] ),
        .I4(\indvar_flatten6_fu_244[15]_i_13_n_0 ),
        .O(\indvar_flatten6_fu_244[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \indvar_flatten6_fu_244[15]_i_13 
       (.I0(\indvar_flatten6_fu_244_reg_n_0_[13] ),
        .I1(\indvar_flatten6_fu_244_reg_n_0_[12] ),
        .I2(\indvar_flatten6_fu_244_reg_n_0_[15] ),
        .I3(\indvar_flatten6_fu_244_reg_n_0_[14] ),
        .O(\indvar_flatten6_fu_244[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \indvar_flatten6_fu_244[15]_i_3 
       (.I0(\indvar_flatten6_fu_244[15]_i_11_n_0 ),
        .I1(\indvar_flatten6_fu_244_reg_n_0_[1] ),
        .I2(\indvar_flatten6_fu_244_reg_n_0_[0] ),
        .I3(\indvar_flatten6_fu_244_reg_n_0_[2] ),
        .I4(\indvar_flatten6_fu_244_reg_n_0_[3] ),
        .I5(\indvar_flatten6_fu_244[15]_i_12_n_0 ),
        .O(\indvar_flatten6_fu_244[15]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[0]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[10]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[11]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[12]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[13]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[14]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[15]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[1]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[2]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[3]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[4]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[5]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[6]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[7]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[8]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten6_fu_244_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(add_ln40_fu_4176_p2[9]),
        .Q(\indvar_flatten6_fu_244_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1 mul_8ns_10ns_17_1_1_U59
       (.D(select_ln40_2_reg_8125_pp0_iter9_reg),
        .P(tmp_137_fu_4431_p3),
        .Q(Q[1]),
        .address0(address0),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_91 ),
        .ap_clk(ap_clk),
        .frame_2_address0(frame_2_address0[10:4]),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[10:4]),
        .ram0_reg_bram_0(tmp_140_fu_4549_p3),
        .tmp_143_fu_4725_p3(tmp_143_fu_4725_p3[10:4]),
        .trunc_ln40_reg_8167(trunc_ln40_reg_8167));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_8ns_10ns_17_1_1_64 mul_8ns_10ns_17_1_1_U60
       (.A(tmp_product_i_8_n_0),
        .DSP_A_B_DATA_INST(tmp_product_i_9_n_0),
        .P(tmp_140_fu_4549_p3),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg),
        .address1(address1[10:4]),
        .address2(address2),
        .frame_10_address11218_out(frame_10_address11218_out),
        .frame_11_address11216_out(frame_11_address11216_out),
        .frame_12_address11210_out(frame_12_address11210_out),
        .frame_13_address11202_out(frame_13_address11202_out),
        .frame_14_address11200_out(frame_14_address11200_out),
        .frame_15_address11192_out(frame_15_address11192_out),
        .frame_16_address11184_out(frame_16_address11184_out),
        .frame_17_address11182_out(frame_17_address11182_out),
        .frame_18_address11174_out(frame_18_address11174_out),
        .frame_19_address11166_out(frame_19_address11166_out),
        .frame_1_address11271_out(frame_1_address11271_out),
        .frame_20_address11164_out(frame_20_address11164_out),
        .frame_21_address11156_out(frame_21_address11156_out),
        .frame_22_address11148_out(frame_22_address11148_out),
        .frame_23_address11146_out(frame_23_address11146_out),
        .frame_24_address11138_out(frame_24_address11138_out),
        .frame_25_address11130_out(frame_25_address11130_out),
        .frame_26_address11128_out(frame_26_address11128_out),
        .frame_27_address11120_out(frame_27_address11120_out),
        .frame_28_address11112_out(frame_28_address11112_out),
        .frame_29_address11110_out(frame_29_address11110_out),
        .frame_2_address11269_out(frame_2_address11269_out),
        .frame_30_address11102_out(frame_30_address11102_out),
        .frame_31_address1194_out(frame_31_address1194_out),
        .frame_32_address1192_out(frame_32_address1192_out),
        .frame_33_address1184_out(frame_33_address1184_out),
        .frame_34_address1176_out(frame_34_address1176_out),
        .frame_35_address1174_out(frame_35_address1174_out),
        .frame_36_address1166_out(frame_36_address1166_out),
        .frame_37_address1158_out(frame_37_address1158_out),
        .frame_38_address1156_out(frame_38_address1156_out),
        .frame_39_address1148_out(frame_39_address1148_out),
        .frame_3_address11261_out(frame_3_address11261_out),
        .frame_40_address1140_out(frame_40_address1140_out),
        .frame_41_address1138_out(frame_41_address1138_out),
        .frame_42_address1130_out(frame_42_address1130_out),
        .frame_43_address1122_out(frame_43_address1122_out),
        .frame_44_address1120_out(frame_44_address1120_out),
        .frame_45_address1112_out(frame_45_address1112_out),
        .frame_46_address114_out(frame_46_address114_out),
        .frame_47_address112_out(frame_47_address112_out),
        .frame_4_address11253_out(frame_4_address11253_out),
        .frame_5_address11251_out(frame_5_address11251_out),
        .frame_6_address11243_out(frame_6_address11243_out),
        .frame_7_address11235_out(frame_7_address11235_out),
        .frame_8_address11233_out(frame_8_address11233_out),
        .frame_9_address11226_out(frame_9_address11226_out),
        .frame_address11279_out(frame_address11279_out),
        .ram0_reg_bram_0(ram0_reg_bram_0_i_14_n_0),
        .ram0_reg_bram_0_0(tmp_137_fu_4431_p3),
        .ram0_reg_bram_0_1(ram0_reg_bram_0_i_15_n_0),
        .ram0_reg_bram_0_10(ram0_reg_bram_0_i_14__4_n_0),
        .ram0_reg_bram_0_11(ram0_reg_bram_0_i_15__4_n_0),
        .ram0_reg_bram_0_12(ram0_reg_bram_0_i_14__5_n_0),
        .ram0_reg_bram_0_13(ram0_reg_bram_0_i_15__5_n_0),
        .ram0_reg_bram_0_14(ram0_reg_bram_0_i_14__6_n_0),
        .ram0_reg_bram_0_15(ram0_reg_bram_0_i_15__6_n_0),
        .ram0_reg_bram_0_16(ram0_reg_bram_0_i_14__7_n_0),
        .ram0_reg_bram_0_17(ram0_reg_bram_0_i_15__7_n_0),
        .ram0_reg_bram_0_18(ram0_reg_bram_0_i_14__8_n_0),
        .ram0_reg_bram_0_19(ram0_reg_bram_0_i_15__8_n_0),
        .ram0_reg_bram_0_2(ram0_reg_bram_0_i_14__0_n_0),
        .ram0_reg_bram_0_20(ram0_reg_bram_0_i_14__9_n_0),
        .ram0_reg_bram_0_21(ram0_reg_bram_0_i_15__9_n_0),
        .ram0_reg_bram_0_22(ram0_reg_bram_0_i_14__10_n_0),
        .ram0_reg_bram_0_23(ram0_reg_bram_0_i_15__10_n_0),
        .ram0_reg_bram_0_24(ram0_reg_bram_0_i_14__11_n_0),
        .ram0_reg_bram_0_25(ram0_reg_bram_0_i_15__11_n_0),
        .ram0_reg_bram_0_26(ram0_reg_bram_0_i_14__12_n_0),
        .ram0_reg_bram_0_27(ram0_reg_bram_0_i_15__12_n_0),
        .ram0_reg_bram_0_28(ram0_reg_bram_0_i_14__13_n_0),
        .ram0_reg_bram_0_29(ram0_reg_bram_0_i_15__13_n_0),
        .ram0_reg_bram_0_3(ram0_reg_bram_0_i_15__0_n_0),
        .ram0_reg_bram_0_30(ram0_reg_bram_0_i_14__14_n_0),
        .ram0_reg_bram_0_31(ram0_reg_bram_0_i_15__14_n_0),
        .ram0_reg_bram_0_32(ram0_reg_bram_0_i_14__15_n_0),
        .ram0_reg_bram_0_33(ram0_reg_bram_0_i_15__15_n_0),
        .ram0_reg_bram_0_34(ram0_reg_bram_0_i_14__16_n_0),
        .ram0_reg_bram_0_35(ram0_reg_bram_0_i_15__16_n_0),
        .ram0_reg_bram_0_36(ram0_reg_bram_0_i_14__17_n_0),
        .ram0_reg_bram_0_37(ram0_reg_bram_0_i_15__17_n_0),
        .ram0_reg_bram_0_38(ram0_reg_bram_0_i_14__18_n_0),
        .ram0_reg_bram_0_39(ram0_reg_bram_0_i_15__18_n_0),
        .ram0_reg_bram_0_4(ram0_reg_bram_0_i_14__1_n_0),
        .ram0_reg_bram_0_40(ram0_reg_bram_0_i_14__19_n_0),
        .ram0_reg_bram_0_41(ram0_reg_bram_0_i_15__19_n_0),
        .ram0_reg_bram_0_42(ram0_reg_bram_0_i_14__20_n_0),
        .ram0_reg_bram_0_43(ram0_reg_bram_0_i_15__20_n_0),
        .ram0_reg_bram_0_44(ram0_reg_bram_0_i_14__21_n_0),
        .ram0_reg_bram_0_45(ram0_reg_bram_0_i_15__21_n_0),
        .ram0_reg_bram_0_46(ram0_reg_bram_0_i_14__22_n_0),
        .ram0_reg_bram_0_47(ram0_reg_bram_0_i_15__22_n_0),
        .ram0_reg_bram_0_48(ram0_reg_bram_0_i_14__23_n_0),
        .ram0_reg_bram_0_49(ram0_reg_bram_0_i_15__23_n_0),
        .ram0_reg_bram_0_5(ram0_reg_bram_0_i_15__1_n_0),
        .ram0_reg_bram_0_50(ram0_reg_bram_0_i_14__24_n_0),
        .ram0_reg_bram_0_51(ram0_reg_bram_0_i_15__24_n_0),
        .ram0_reg_bram_0_52(ram0_reg_bram_0_i_14__25_n_0),
        .ram0_reg_bram_0_53(ram0_reg_bram_0_i_15__25_n_0),
        .ram0_reg_bram_0_54(ram0_reg_bram_0_i_14__26_n_0),
        .ram0_reg_bram_0_55(ram0_reg_bram_0_i_15__26_n_0),
        .ram0_reg_bram_0_56(ram0_reg_bram_0_i_14__27_n_0),
        .ram0_reg_bram_0_57(ram0_reg_bram_0_i_15__27_n_0),
        .ram0_reg_bram_0_58(ram0_reg_bram_0_i_14__28_n_0),
        .ram0_reg_bram_0_59(ram0_reg_bram_0_i_15__28_n_0),
        .ram0_reg_bram_0_6(ram0_reg_bram_0_i_14__2_n_0),
        .ram0_reg_bram_0_60(ram0_reg_bram_0_i_28_n_0),
        .ram0_reg_bram_0_61(ram0_reg_bram_0_i_29_n_0),
        .ram0_reg_bram_0_62(ram0_reg_bram_0_i_28__0_n_0),
        .ram0_reg_bram_0_63(ram0_reg_bram_0_i_29__0_n_0),
        .ram0_reg_bram_0_64(ram0_reg_bram_0_i_17__1_n_0),
        .ram0_reg_bram_0_65(ram0_reg_bram_0_i_18__1_n_0),
        .ram0_reg_bram_0_66(ram0_reg_bram_0_i_17__2_n_0),
        .ram0_reg_bram_0_67(ram0_reg_bram_0_i_18__2_n_0),
        .ram0_reg_bram_0_68(ram0_reg_bram_0_i_17__3_n_0),
        .ram0_reg_bram_0_69(ram0_reg_bram_0_i_18__3_n_0),
        .ram0_reg_bram_0_7(ram0_reg_bram_0_i_15__2_n_0),
        .ram0_reg_bram_0_70(ram0_reg_bram_0_i_38_n_0),
        .ram0_reg_bram_0_71(ram0_reg_bram_0_i_39_n_0),
        .ram0_reg_bram_0_72(ram0_reg_bram_0_i_18__5_n_0),
        .ram0_reg_bram_0_73(ram0_reg_bram_0_i_19__2_n_0),
        .ram0_reg_bram_0_74(ram0_reg_bram_0_i_22__2_n_0),
        .ram0_reg_bram_0_75(ram0_reg_bram_0_i_23__2_n_0),
        .ram0_reg_bram_0_76(ram0_reg_bram_0_i_17__6_n_0),
        .ram0_reg_bram_0_77(ram0_reg_bram_0_i_18__6_n_0),
        .ram0_reg_bram_0_78(ram0_reg_bram_0_i_18__7_n_0),
        .ram0_reg_bram_0_79(ram0_reg_bram_0_i_19__3_n_0),
        .ram0_reg_bram_0_8(ram0_reg_bram_0_i_14__3_n_0),
        .ram0_reg_bram_0_80(ram0_reg_bram_0_i_17__7_n_0),
        .ram0_reg_bram_0_81(ram0_reg_bram_0_i_18__8_n_0),
        .ram0_reg_bram_0_82(ram0_reg_bram_0_i_18__9_n_0),
        .ram0_reg_bram_0_83(ram0_reg_bram_0_i_19__4_n_0),
        .ram0_reg_bram_0_84(ram0_reg_bram_0_i_17__8_n_0),
        .ram0_reg_bram_0_85(ram0_reg_bram_0_i_18__10_n_0),
        .ram0_reg_bram_0_86(ram0_reg_bram_0_i_17__9_n_0),
        .ram0_reg_bram_0_87(ram0_reg_bram_0_i_18__11_n_0),
        .ram0_reg_bram_0_88(ram0_reg_bram_0_i_17__10_n_0),
        .ram0_reg_bram_0_89(ram0_reg_bram_0_i_18__12_n_0),
        .ram0_reg_bram_0_9(ram0_reg_bram_0_i_15__3_n_0),
        .ram0_reg_bram_0_90(ram0_reg_bram_0_i_17__11_n_0),
        .ram0_reg_bram_0_91(ram0_reg_bram_0_i_18__13_n_0),
        .ram0_reg_bram_0_92(ram0_reg_bram_0_i_17__12_n_0),
        .ram0_reg_bram_0_93(ram0_reg_bram_0_i_18__14_n_0),
        .ram0_reg_bram_0_94(ram0_reg_bram_0_i_17__13_n_0),
        .ram0_reg_bram_0_95(ram0_reg_bram_0_i_18__15_n_0),
        .tmp_143_fu_4725_p3(tmp_143_fu_4725_p3[10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 ),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_0 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 ),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_38 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [10:4]),
        .\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 (\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [10:4]),
        .trunc_ln40_reg_8167(trunc_ln40_reg_8167));
  LUT6 #(
    .INIT(64'h2A000A0020000000)) 
    ram0_reg_bram_0_i_1
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(p_1_in),
        .I5(p_0_in0_in),
        .O(ce1));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__0
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__1
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__10
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__11
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__12
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__13
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__14
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__15
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__16
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__16_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__17
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__17_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__18
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__18_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__19
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__19_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__2
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__20
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__20_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__21
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__21_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__22
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__22_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__23
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__23_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [2]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__24
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__24_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__25
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__25_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__26
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__26_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__27
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__27_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__28
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__28_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__3
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__31
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__32
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__33
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [3]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__34
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_19__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__36
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__37
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_19__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__38
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__39
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_19__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__4
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__40
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__41
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__42
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__43
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__44
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__45
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_18__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[3]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__5
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__5_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__6
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__7
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__7_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__8
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_10__9
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_15__9_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__0
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__1
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__10
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__11
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__12
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__13
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__14
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__15
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__16
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__16_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__17
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__17_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__18
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__18_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__19
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__19_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__2
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__20
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__20_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__21
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__21_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__22
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__22_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__23
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__23_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__24
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__24_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__25
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__25_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__26
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__26_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__27
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__27_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__28
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__28_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__3
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__31
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__32
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__33
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__34
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_19__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__36
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__37
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_19__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__38
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__39
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_19__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__4
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__40
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__41
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__42
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__43
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__44
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__45
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_18__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[2]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__5
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__5_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__6
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__7
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__7_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__8
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_11__9
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_15__9_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__0
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__1
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__10
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__11
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__12
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__13
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [0]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__14
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__15
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__16
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__16_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__17
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__17_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__18
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__18_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__19
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__19_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__2
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__20
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__20_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__21
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__21_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__22
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__22_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__23
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__23_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__24
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__24_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__25
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__25_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__26
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__26_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__27
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__27_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__28
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__28_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__3
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__31
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__32
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__33
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__34
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_19__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__36
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__37
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_19__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [1]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__38
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [1]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__39
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_19__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__4
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__40
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__41
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__42
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__43
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__44
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__45
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_18__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[1]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__5
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__5_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__6
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__7
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__7_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__8
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_12__9
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_15__9_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__1
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_32 [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__10
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_43 [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__11
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_44 [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__12
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_45 [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__13
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_46 [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__14
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_47 [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__15
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_48 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__2
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_33 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__3
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_34 [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__4
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_19__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_36 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[0]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__6
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_39 [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__7
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_19__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_40 [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__8
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_18__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_41 [0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_13__9
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_19__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_42 [0]));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    ram0_reg_bram_0_i_14
       (.I0(frame_47_address112_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14_n_0));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    ram0_reg_bram_0_i_14__0
       (.I0(frame_46_address114_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    ram0_reg_bram_0_i_14__1
       (.I0(frame_44_address1120_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[0]),
        .O(ram0_reg_bram_0_i_14__1_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_14__10
       (.I0(frame_31_address1194_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__10_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_14__11
       (.I0(frame_29_address11110_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__11_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_14__12
       (.I0(frame_28_address11112_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__12_n_0));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    ram0_reg_bram_0_i_14__13
       (.I0(frame_26_address11128_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__13_n_0));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    ram0_reg_bram_0_i_14__14
       (.I0(frame_25_address11130_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__14_n_0));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    ram0_reg_bram_0_i_14__15
       (.I0(frame_23_address11146_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_14__15_n_0));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    ram0_reg_bram_0_i_14__16
       (.I0(frame_22_address11148_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_14__16_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_14__17
       (.I0(frame_20_address11164_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_14__17_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_14__18
       (.I0(frame_19_address11166_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_14__18_n_0));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    ram0_reg_bram_0_i_14__19
       (.I0(frame_17_address11182_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_14__19_n_0));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    ram0_reg_bram_0_i_14__2
       (.I0(frame_43_address1122_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[0]),
        .O(ram0_reg_bram_0_i_14__2_n_0));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    ram0_reg_bram_0_i_14__20
       (.I0(frame_16_address11184_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_14__20_n_0));
  LUT6 #(
    .INIT(64'h5554555555555555)) 
    ram0_reg_bram_0_i_14__21
       (.I0(frame_14_address11200_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_14__21_n_0));
  LUT6 #(
    .INIT(64'h5554555555555555)) 
    ram0_reg_bram_0_i_14__22
       (.I0(frame_13_address11202_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_14__22_n_0));
  LUT6 #(
    .INIT(64'h5555551555555555)) 
    ram0_reg_bram_0_i_14__23
       (.I0(frame_11_address11216_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_14__23_n_0));
  LUT6 #(
    .INIT(64'h5555551555555555)) 
    ram0_reg_bram_0_i_14__24
       (.I0(frame_10_address11218_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_14__24_n_0));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    ram0_reg_bram_0_i_14__25
       (.I0(frame_8_address11233_out),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_14__25_n_0));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    ram0_reg_bram_0_i_14__26
       (.I0(frame_7_address11235_out),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_14__26_n_0));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    ram0_reg_bram_0_i_14__27
       (.I0(frame_5_address11251_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_14__27_n_0));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    ram0_reg_bram_0_i_14__28
       (.I0(frame_4_address11253_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_14__28_n_0));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    ram0_reg_bram_0_i_14__3
       (.I0(frame_41_address1138_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_14__32
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_23__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [3]));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    ram0_reg_bram_0_i_14__4
       (.I0(frame_40_address1140_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__4_n_0));
  LUT6 #(
    .INIT(64'h5555455555555555)) 
    ram0_reg_bram_0_i_14__5
       (.I0(frame_38_address1156_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[0]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_14__5_n_0));
  LUT6 #(
    .INIT(64'h5555455555555555)) 
    ram0_reg_bram_0_i_14__6
       (.I0(frame_37_address1158_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[0]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_14__6_n_0));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    ram0_reg_bram_0_i_14__7
       (.I0(frame_35_address1174_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__7_n_0));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    ram0_reg_bram_0_i_14__8
       (.I0(frame_34_address1176_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__8_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_14__9
       (.I0(frame_32_address1192_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_14__9_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15
       (.I0(frame_47_address112_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__0
       (.I0(frame_46_address114_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    ram0_reg_bram_0_i_15__1
       (.I0(frame_44_address1120_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[0]),
        .O(ram0_reg_bram_0_i_15__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__10
       (.I0(frame_31_address1194_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__11
       (.I0(frame_29_address11110_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__12
       (.I0(frame_28_address11112_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    ram0_reg_bram_0_i_15__13
       (.I0(frame_26_address11128_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    ram0_reg_bram_0_i_15__14
       (.I0(frame_25_address11130_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__14_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__15
       (.I0(frame_23_address11146_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_15__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__16
       (.I0(frame_22_address11148_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_15__16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__17
       (.I0(frame_20_address11164_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_15__17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__18
       (.I0(frame_19_address11166_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_15__18_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__19
       (.I0(frame_17_address11182_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_15__19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    ram0_reg_bram_0_i_15__2
       (.I0(frame_43_address1122_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[0]),
        .O(ram0_reg_bram_0_i_15__2_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__20
       (.I0(frame_16_address11184_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_15__20_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__21
       (.I0(frame_14_address11200_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_15__21_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__22
       (.I0(frame_13_address11202_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_15__22_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__23
       (.I0(frame_11_address11216_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_15__23_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__24
       (.I0(frame_10_address11218_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_15__24_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__25
       (.I0(frame_8_address11233_out),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_15__25_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__26
       (.I0(frame_7_address11235_out),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_15__26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__27
       (.I0(frame_5_address11251_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_15__27_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__28
       (.I0(frame_4_address11253_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_15__28_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__3
       (.I0(frame_41_address1138_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram0_reg_bram_0_i_15__31
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram0_reg_bram_0_i_15__32
       (.I0(trunc_ln5_reg_8306[0]),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in231_in));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram0_reg_bram_0_i_15__33
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in249_in));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_15__35
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_23__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_15__36
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[3]),
        .I3(trunc_ln5_reg_8306[2]),
        .O(p_1_in180_in));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_15__37
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in108_in));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_15__38
       (.I0(trunc_ln5_reg_8306[0]),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[3]),
        .I3(trunc_ln5_reg_8306[2]),
        .O(p_1_in162_in));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_15__39
       (.I0(trunc_ln5_reg_8306[0]),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in90_in));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__4
       (.I0(frame_40_address1140_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram0_reg_bram_0_i_15__40
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[3]),
        .I3(trunc_ln5_reg_8306[2]),
        .O(p_1_in144_in));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram0_reg_bram_0_i_15__41
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in72_in));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_15__42
       (.I0(trunc_ln5_reg_8306[0]),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_15__43
       (.I0(trunc_ln5_reg_8306[0]),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in36_in));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_bram_0_i_15__44
       (.I0(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .I1(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .O(ram0_reg_bram_0_i_15__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram0_reg_bram_0_i_15__45
       (.I0(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .I1(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .I2(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .O(ram0_reg_bram_0_i_15__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram0_reg_bram_0_i_15__46
       (.I0(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .I1(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .I2(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .O(ram0_reg_bram_0_i_15__46_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__5
       (.I0(frame_38_address1156_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[0]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_15__5_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__6
       (.I0(frame_37_address1158_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[0]),
        .I5(p_1_in1_in),
        .O(ram0_reg_bram_0_i_15__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__7
       (.I0(frame_35_address1174_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__7_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__8
       (.I0(frame_34_address1176_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_15__9
       (.I0(frame_32_address1192_out),
        .I1(ram0_reg_bram_0_i_32__1_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_15__9_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_16
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_47_address112_out));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram0_reg_bram_0_i_16__0
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_44_address1120_out));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram0_reg_bram_0_i_16__1
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_41_address1138_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram0_reg_bram_0_i_16__10
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_14_address11200_out));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    ram0_reg_bram_0_i_16__11
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_11_address11216_out));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram0_reg_bram_0_i_16__12
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_8_address11233_out));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram0_reg_bram_0_i_16__13
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_5_address11251_out));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_16__14
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_29_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_16__15
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_29__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram0_reg_bram_0_i_16__17
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[3]),
        .I3(trunc_ln5_reg_8306[2]),
        .O(p_1_in198_in));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_16__18
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_23__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [1]));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram0_reg_bram_0_i_16__19
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_46_address114_out));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ram0_reg_bram_0_i_16__2
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_38_address1156_out));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    ram0_reg_bram_0_i_16__20
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_43_address1122_out));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    ram0_reg_bram_0_i_16__21
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(frame_40_address1140_out));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram0_reg_bram_0_i_16__22
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_37_address1158_out));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram0_reg_bram_0_i_16__23
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_34_address1176_out));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ram0_reg_bram_0_i_16__24
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(frame_31_address1194_out));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ram0_reg_bram_0_i_16__25
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_28_address11112_out));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram0_reg_bram_0_i_16__26
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_25_address11130_out));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ram0_reg_bram_0_i_16__27
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_22_address11148_out));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ram0_reg_bram_0_i_16__28
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(frame_19_address11166_out));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ram0_reg_bram_0_i_16__29
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_16_address11184_out));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    ram0_reg_bram_0_i_16__3
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_35_address1174_out));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram0_reg_bram_0_i_16__30
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_13_address11202_out));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram0_reg_bram_0_i_16__31
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_10_address11218_out));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram0_reg_bram_0_i_16__32
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_7_address11235_out));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram0_reg_bram_0_i_16__33
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_4_address11253_out));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_16__34
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[2]),
        .I2(trunc_ln5_reg_8306[3]),
        .I3(trunc_ln5_reg_8306[0]),
        .O(p_1_in18_in));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram0_reg_bram_0_i_16__35
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[2]),
        .I2(trunc_ln5_reg_8306[3]),
        .I3(trunc_ln5_reg_8306[0]),
        .O(p_1_in54_in));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram0_reg_bram_0_i_16__36
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(ram0_reg_bram_0_i_16__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram0_reg_bram_0_i_16__37
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in232_in));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    ram0_reg_bram_0_i_16__38
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in250_in));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_16__39
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .O(p_0_in181_in));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram0_reg_bram_0_i_16__4
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_32_address1192_out));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_16__40
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in109_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_16__41
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .O(p_0_in163_in));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    ram0_reg_bram_0_i_16__42
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in91_in));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram0_reg_bram_0_i_16__43
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .O(p_0_in145_in));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    ram0_reg_bram_0_i_16__44
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in73_in));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_16__45
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in0_in));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_16__46
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in37_in));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram0_reg_bram_0_i_16__5
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_29_address11110_out));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram0_reg_bram_0_i_16__6
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_26_address11128_out));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    ram0_reg_bram_0_i_16__7
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_23_address11146_out));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram0_reg_bram_0_i_16__8
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_20_address11164_out));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram0_reg_bram_0_i_16__9
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_17_address11182_out));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_17
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_29_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_17__0
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_29__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [2]));
  LUT6 #(
    .INIT(64'h5555551555555555)) 
    ram0_reg_bram_0_i_17__1
       (.I0(frame_9_address11226_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_17__1_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_17__10
       (.I0(frame_27_address11120_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_17__10_n_0));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    ram0_reg_bram_0_i_17__11
       (.I0(frame_21_address11156_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_17__11_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_17__12
       (.I0(frame_18_address11174_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_17__12_n_0));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    ram0_reg_bram_0_i_17__13
       (.I0(frame_15_address11192_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_17__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram0_reg_bram_0_i_17__14
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .O(p_0_in199_in));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_17__15
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(p_0_in19_in));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram0_reg_bram_0_i_17__16
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(p_0_in55_in));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    ram0_reg_bram_0_i_17__2
       (.I0(frame_6_address11243_out),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_17__2_n_0));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    ram0_reg_bram_0_i_17__3
       (.I0(frame_3_address11261_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_17__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_17__5
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_23__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_37 [0]));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    ram0_reg_bram_0_i_17__6
       (.I0(frame_45_address1112_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_17__6_n_0));
  LUT6 #(
    .INIT(64'h5515555555555555)) 
    ram0_reg_bram_0_i_17__7
       (.I0(frame_39_address1148_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_17__7_n_0));
  LUT6 #(
    .INIT(64'h5555155555555555)) 
    ram0_reg_bram_0_i_17__8
       (.I0(frame_33_address1184_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_17__8_n_0));
  LUT6 #(
    .INIT(64'h5555515555555555)) 
    ram0_reg_bram_0_i_17__9
       (.I0(frame_30_address11102_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_17__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_18
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_29_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_18__0
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_29__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__1
       (.I0(frame_9_address11226_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_18__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__10
       (.I0(frame_33_address1184_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_18__10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__11
       (.I0(frame_30_address11102_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_18__11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__12
       (.I0(frame_27_address11120_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_18__12_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__13
       (.I0(frame_21_address11156_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_18__13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__14
       (.I0(frame_18_address11174_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[2]),
        .O(ram0_reg_bram_0_i_18__14_n_0));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__15
       (.I0(frame_15_address11192_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_18__15_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__2
       (.I0(frame_6_address11243_out),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_18__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__3
       (.I0(frame_3_address11261_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_18__3_n_0));
  LUT6 #(
    .INIT(64'h5554555555555555)) 
    ram0_reg_bram_0_i_18__5
       (.I0(frame_12_address11210_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_18__5_n_0));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__6
       (.I0(frame_45_address1112_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_18__6_n_0));
  LUT6 #(
    .INIT(64'h5555555515555555)) 
    ram0_reg_bram_0_i_18__7
       (.I0(frame_42_address1130_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[0]),
        .O(ram0_reg_bram_0_i_18__7_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_18__8
       (.I0(frame_39_address1148_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[1]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_18__8_n_0));
  LUT6 #(
    .INIT(64'h5555455555555555)) 
    ram0_reg_bram_0_i_18__9
       (.I0(frame_36_address1166_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[0]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_18__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_19
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_29_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_30 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_19__0
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_29__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_31 [0]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram0_reg_bram_0_i_19__10
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(frame_18_address11174_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram0_reg_bram_0_i_19__11
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(frame_30_address11102_out));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    ram0_reg_bram_0_i_19__12
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_21_address11156_out));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    ram0_reg_bram_0_i_19__13
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_33_address1184_out));
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_bram_0_i_19__14
       (.I0(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .I1(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .O(ram0_reg_bram_0_i_19__14_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_19__15
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_45_address1112_out));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    ram0_reg_bram_0_i_19__16
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .O(frame_39_address1148_out));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_19__2
       (.I0(frame_12_address11210_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_19__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    ram0_reg_bram_0_i_19__3
       (.I0(frame_42_address1130_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(trunc_ln5_reg_8306[0]),
        .O(ram0_reg_bram_0_i_19__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    ram0_reg_bram_0_i_19__4
       (.I0(frame_36_address1166_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .I4(trunc_ln5_reg_8306[0]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_19__4_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram0_reg_bram_0_i_19__5
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_9_address11226_out));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram0_reg_bram_0_i_19__6
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_6_address11243_out));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    ram0_reg_bram_0_i_19__7
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_3_address11261_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram0_reg_bram_0_i_19__8
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_15_address11192_out));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ram0_reg_bram_0_i_19__9
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_27_address11120_out));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in18_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in19_in),
        .O(\ap_CS_fsm_reg[4]_14 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in36_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in37_in),
        .O(\ap_CS_fsm_reg[4]_15 ));
  LUT6 #(
    .INIT(64'h0080A0A000800000)) 
    ram0_reg_bram_0_i_1__10
       (.I0(Q[1]),
        .I1(p_1_in198_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in199_in),
        .O(\ap_CS_fsm_reg[4]_24 ));
  LUT6 #(
    .INIT(64'h0080A0A000800000)) 
    ram0_reg_bram_0_i_1__11
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_15__31_n_0),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(ram0_reg_bram_0_i_16__36_n_0),
        .O(\ap_CS_fsm_reg[4]_25 ));
  LUT6 #(
    .INIT(64'h2A0A000020000000)) 
    ram0_reg_bram_0_i_1__12
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(p_1_in231_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in232_in),
        .O(\ap_CS_fsm_reg[4]_26 ));
  LUT6 #(
    .INIT(64'h2A0A000020000000)) 
    ram0_reg_bram_0_i_1__13
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(p_1_in249_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in250_in),
        .O(\ap_CS_fsm_reg[4]_27 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__14
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in267_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in268_in),
        .O(\ap_CS_fsm_reg[4]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ram0_reg_bram_0_i_1__15
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_15__45_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(ram0_reg_bram_0),
        .O(ce0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    ram0_reg_bram_0_i_1__16
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I3(ram0_reg_bram_0_i_15__45_n_0),
        .I4(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ram0_reg_bram_0_i_1__17
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_15__46_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    ram0_reg_bram_0_i_1__18
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I3(ram0_reg_bram_0_i_15__46_n_0),
        .I4(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_47 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ram0_reg_bram_0_i_1__19
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_19__14_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_48 ));
  LUT6 #(
    .INIT(64'h2A0A000020000000)) 
    ram0_reg_bram_0_i_1__2
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(p_1_in54_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in55_in),
        .O(\ap_CS_fsm_reg[4]_16 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ram0_reg_bram_0_i_1__20
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_19__14_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_49 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ram0_reg_bram_0_i_1__21
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_19__14_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_50 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    ram0_reg_bram_0_i_1__22
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_19__14_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_51 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ram0_reg_bram_0_i_1__23
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_15__44_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_52 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ram0_reg_bram_0_i_1__24
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_15__44_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_53 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ram0_reg_bram_0_i_1__25
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_15__44_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_54 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    ram0_reg_bram_0_i_1__26
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_15__44_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_55 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ram0_reg_bram_0_i_1__27
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_27__1_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_56 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ram0_reg_bram_0_i_1__28
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_27__1_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_57 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    ram0_reg_bram_0_i_1__29
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_27__1_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_58 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in72_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in73_in),
        .O(\ap_CS_fsm_reg[4]_17 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    ram0_reg_bram_0_i_1__30
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_26__1_n_0),
        .I2(ram0_reg_bram_0_i_27__1_n_0),
        .I3(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .I4(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(\ap_CS_fsm_reg[4]_59 ));
  LUT6 #(
    .INIT(64'h2A000A0020000000)) 
    ram0_reg_bram_0_i_1__31
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(p_1_in),
        .I5(p_0_in0_in),
        .O(\ap_CS_fsm_reg[4]_60 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__32
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in18_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in19_in),
        .O(\ap_CS_fsm_reg[4]_61 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__33
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in36_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in37_in),
        .O(\ap_CS_fsm_reg[4]_63 ));
  LUT6 #(
    .INIT(64'h2A0A000020000000)) 
    ram0_reg_bram_0_i_1__34
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(p_1_in54_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in55_in),
        .O(\ap_CS_fsm_reg[4]_65 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__35
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in72_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in73_in),
        .O(\ap_CS_fsm_reg[4]_67 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__36
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in90_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in91_in),
        .O(\ap_CS_fsm_reg[4]_69 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__37
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in108_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in109_in),
        .O(\ap_CS_fsm_reg[4]_71 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__38
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in126_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in127_in),
        .O(\ap_CS_fsm_reg[4]_73 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__39
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in144_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in145_in),
        .O(\ap_CS_fsm_reg[4]_75 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__4
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in90_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in91_in),
        .O(\ap_CS_fsm_reg[4]_18 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__40
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in162_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in163_in),
        .O(\ap_CS_fsm_reg[4]_77 ));
  LUT6 #(
    .INIT(64'h0080A0A000800000)) 
    ram0_reg_bram_0_i_1__41
       (.I0(Q[1]),
        .I1(p_1_in180_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in181_in),
        .O(\ap_CS_fsm_reg[4]_79 ));
  LUT6 #(
    .INIT(64'h0080A0A000800000)) 
    ram0_reg_bram_0_i_1__42
       (.I0(Q[1]),
        .I1(p_1_in198_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in199_in),
        .O(\ap_CS_fsm_reg[4]_81 ));
  LUT6 #(
    .INIT(64'h0080A0A000800000)) 
    ram0_reg_bram_0_i_1__43
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_15__31_n_0),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(ram0_reg_bram_0_i_16__36_n_0),
        .O(\ap_CS_fsm_reg[4]_83 ));
  LUT6 #(
    .INIT(64'h2A0A000020000000)) 
    ram0_reg_bram_0_i_1__44
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(p_1_in231_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in232_in),
        .O(\ap_CS_fsm_reg[4]_85 ));
  LUT6 #(
    .INIT(64'h2A0A000020000000)) 
    ram0_reg_bram_0_i_1__45
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(p_1_in249_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in250_in),
        .O(\ap_CS_fsm_reg[4]_87 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__46
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in267_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(p_0_in268_in),
        .O(\ap_CS_fsm_reg[4]_89 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__5
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in108_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in109_in),
        .O(\ap_CS_fsm_reg[4]_19 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__6
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in126_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in127_in),
        .O(\ap_CS_fsm_reg[4]_20 ));
  LUT6 #(
    .INIT(64'h2A000A0020000000)) 
    ram0_reg_bram_0_i_1__7
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(p_1_in144_in),
        .I5(p_0_in145_in),
        .O(\ap_CS_fsm_reg[4]_21 ));
  LUT6 #(
    .INIT(64'h0080888800800000)) 
    ram0_reg_bram_0_i_1__8
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in162_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in163_in),
        .O(\ap_CS_fsm_reg[4]_22 ));
  LUT6 #(
    .INIT(64'h0080A0A000800000)) 
    ram0_reg_bram_0_i_1__9
       (.I0(Q[1]),
        .I1(p_1_in180_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in181_in),
        .O(\ap_CS_fsm_reg[4]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram0_reg_bram_0_i_20__0
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in126_in));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram0_reg_bram_0_i_20__1
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_12_address11210_out));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ram0_reg_bram_0_i_20__2
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_42_address1130_out));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    ram0_reg_bram_0_i_20__3
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_36_address1166_out));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_21__1
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_39_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    ram0_reg_bram_0_i_21__2
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in127_in));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_22__1
       (.I0(tmp_143_fu_4725_p3[2]),
        .I1(ram0_reg_bram_0_i_39_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [2]));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    ram0_reg_bram_0_i_22__2
       (.I0(frame_24_address11138_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_22__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_23__1
       (.I0(tmp_143_fu_4725_p3[1]),
        .I1(ram0_reg_bram_0_i_39_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    ram0_reg_bram_0_i_23__2
       (.I0(frame_24_address11138_out),
        .I1(ram0_reg_bram_0_i_42_n_0),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_23__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_24__1
       (.I0(tmp_143_fu_4725_p3[0]),
        .I1(ram0_reg_bram_0_i_39_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_35 [0]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ram0_reg_bram_0_i_24__2
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .O(frame_24_address11138_out));
  LUT3 #(
    .INIT(8'h2A)) 
    ram0_reg_bram_0_i_26__1
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .O(ram0_reg_bram_0_i_26__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram0_reg_bram_0_i_27__1
       (.I0(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .I1(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .O(ram0_reg_bram_0_i_27__1_n_0));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    ram0_reg_bram_0_i_28
       (.I0(frame_2_address11269_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_28_n_0));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    ram0_reg_bram_0_i_28__0
       (.I0(frame_1_address11271_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_28__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram0_reg_bram_0_i_29
       (.I0(frame_2_address11269_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_32__1_n_0),
        .O(ram0_reg_bram_0_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram0_reg_bram_0_i_29__0
       (.I0(frame_1_address11271_out),
        .I1(p_1_in1_in),
        .I2(trunc_ln5_reg_8306[1]),
        .I3(trunc_ln5_reg_8306[0]),
        .I4(trunc_ln5_reg_8306[2]),
        .I5(trunc_ln5_reg_8306[3]),
        .O(ram0_reg_bram_0_i_29__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_bram_0_i_29__1
       (.I0(trunc_ln5_reg_8306[1]),
        .I1(trunc_ln5_reg_8306[0]),
        .I2(trunc_ln5_reg_8306[2]),
        .I3(trunc_ln5_reg_8306[3]),
        .O(p_1_in267_in));
  LUT6 #(
    .INIT(64'h2A00280002000000)) 
    ram0_reg_bram_0_i_2__31
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(p_1_in),
        .I5(p_0_in0_in),
        .O(\ap_CS_fsm_reg[4]_29 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__32
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in18_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in19_in),
        .O(\ap_CS_fsm_reg[4]_30 ));
  LUT6 #(
    .INIT(64'h2A00280002000000)) 
    ram0_reg_bram_0_i_2__33
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(p_1_in36_in),
        .I5(p_0_in37_in),
        .O(\ap_CS_fsm_reg[4]_31 ));
  LUT6 #(
    .INIT(64'h2A28000002000000)) 
    ram0_reg_bram_0_i_2__34
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(p_1_in54_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in55_in),
        .O(\ap_CS_fsm_reg[4]_32 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__35
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in72_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in73_in),
        .O(\ap_CS_fsm_reg[4]_33 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__36
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in90_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in91_in),
        .O(\ap_CS_fsm_reg[4]_34 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__37
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in108_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in109_in),
        .O(\ap_CS_fsm_reg[4]_35 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__38
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in126_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in127_in),
        .O(\ap_CS_fsm_reg[4]_36 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__39
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in144_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in145_in),
        .O(\ap_CS_fsm_reg[4]_37 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__40
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in162_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in163_in),
        .O(\ap_CS_fsm_reg[4]_38 ));
  LUT6 #(
    .INIT(64'h00A0A08000000080)) 
    ram0_reg_bram_0_i_2__41
       (.I0(Q[1]),
        .I1(p_1_in180_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in181_in),
        .O(\ap_CS_fsm_reg[4]_39 ));
  LUT6 #(
    .INIT(64'h00A0A08000000080)) 
    ram0_reg_bram_0_i_2__42
       (.I0(Q[1]),
        .I1(p_1_in198_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in199_in),
        .O(\ap_CS_fsm_reg[4]_40 ));
  LUT6 #(
    .INIT(64'h00A0A08000000080)) 
    ram0_reg_bram_0_i_2__43
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_15__31_n_0),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(ram0_reg_bram_0_i_16__36_n_0),
        .O(\ap_CS_fsm_reg[4]_41 ));
  LUT6 #(
    .INIT(64'h2A28000002000000)) 
    ram0_reg_bram_0_i_2__44
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(p_1_in231_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in232_in),
        .O(\ap_CS_fsm_reg[4]_42 ));
  LUT6 #(
    .INIT(64'h2A28000002000000)) 
    ram0_reg_bram_0_i_2__45
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(trunc_ln40_reg_8167[1]),
        .I3(p_1_in249_in),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(p_0_in250_in),
        .O(\ap_CS_fsm_reg[4]_43 ));
  LUT6 #(
    .INIT(64'h0088888000000080)) 
    ram0_reg_bram_0_i_2__46
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in267_in),
        .I3(trunc_ln40_reg_8167[0]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(p_0_in268_in),
        .O(\ap_CS_fsm_reg[4]_44 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram0_reg_bram_0_i_30
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[1]),
        .I5(trunc_ln40_reg_8167[0]),
        .O(frame_2_address11269_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram0_reg_bram_0_i_30__0
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_1_address11271_out));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_bram_0_i_30__1
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .O(p_0_in268_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_bram_0_i_32
       (.I0(trunc_ln40_reg_8167[0]),
        .I1(trunc_ln40_reg_8167[1]),
        .O(p_1_in1_in));
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_bram_0_i_32__1
       (.I0(trunc_ln40_reg_8167[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .O(ram0_reg_bram_0_i_32__1_n_0));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    ram0_reg_bram_0_i_38
       (.I0(frame_address11279_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram0_reg_bram_0_i_39
       (.I0(frame_address11279_out),
        .I1(trunc_ln5_reg_8306[1]),
        .I2(trunc_ln5_reg_8306[0]),
        .I3(trunc_ln5_reg_8306[2]),
        .I4(trunc_ln5_reg_8306[3]),
        .I5(ram0_reg_bram_0_i_42_n_0),
        .O(ram0_reg_bram_0_i_39_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_3__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[3]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 [3]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram0_reg_bram_0_i_40
       (.I0(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .I5(trunc_ln40_reg_8167[1]),
        .O(frame_address11279_out));
  LUT2 #(
    .INIT(4'h1)) 
    ram0_reg_bram_0_i_42
       (.I0(trunc_ln40_reg_8167[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .O(ram0_reg_bram_0_i_42_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_4__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[2]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_5__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[1]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_6__46
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[0]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__0
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__0_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__1
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__1_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__10
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__10_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__11
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__11_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__12
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__12_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_13 [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__13
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__13_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_14 [3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__14
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__14_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_15 [3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__15
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__15_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_16 [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__16
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__16_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_17 [3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__17
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__17_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_18 [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__18
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__18_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_19 [3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__19
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__19_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_20 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__2
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__2_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__20
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__20_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_21 [3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__21
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__21_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_22 [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__22
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__22_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_23 [3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__23
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__23_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_24 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__24
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__24_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_25 [3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__25
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__25_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_26 [3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__26
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__26_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_27 [3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__27
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__27_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_28 [3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__28
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__28_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_29 [3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__3
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__3_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__4
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__4_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__5
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__5_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__6
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__6_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__7
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__7_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__8
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__8_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram0_reg_bram_0_i_9__9
       (.I0(tmp_143_fu_4725_p3[3]),
        .I1(ram0_reg_bram_0_i_15__9_n_0),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .O(\tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    ram1_reg_bram_0_i_1
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(ap_enable_reg_pp0_iter12),
        .I4(p_1_in),
        .O(ce2));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in18_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in36_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_64 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__10
       (.I0(Q[1]),
        .I1(p_1_in198_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__11
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_15__31_n_0),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    ram1_reg_bram_0_i_1__12
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(p_1_in231_in),
        .I4(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    ram1_reg_bram_0_i_1__13
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(p_1_in249_in),
        .I4(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__14
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in267_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__15
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(p_1_in54_in),
        .I3(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__16
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(p_1_in54_in),
        .I3(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__17
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(p_1_in36_in),
        .O(\ap_CS_fsm_reg[4]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__18
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in36_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__19
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in18_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    ram1_reg_bram_0_i_1__2
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(trunc_ln40_reg_8167[0]),
        .I3(p_1_in54_in),
        .I4(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__20
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in18_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__21
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(p_1_in),
        .O(\ap_CS_fsm_reg[4]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__22
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(p_1_in),
        .O(\ap_CS_fsm_reg[4]_99 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__23
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in126_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__24
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in126_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_101 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__25
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in108_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__26
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in108_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__27
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in90_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_104 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__28
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in90_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_105 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__29
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in72_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__3
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in72_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__30
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in72_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__31
       (.I0(Q[1]),
        .I1(p_1_in198_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__32
       (.I0(Q[1]),
        .I1(p_1_in198_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_109 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__33
       (.I0(Q[1]),
        .I1(p_1_in180_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_110 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__34
       (.I0(Q[1]),
        .I1(p_1_in180_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__35
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in162_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__36
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in162_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__37
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in144_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__38
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in144_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__39
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in267_in),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_116 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__4
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in90_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__40
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in267_in),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__41
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(p_1_in249_in),
        .I3(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__42
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(p_1_in249_in),
        .I3(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_119 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__43
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[0]),
        .I2(p_1_in231_in),
        .I3(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_120 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram1_reg_bram_0_i_1__44
       (.I0(Q[1]),
        .I1(trunc_ln40_reg_8167[1]),
        .I2(p_1_in231_in),
        .I3(ap_enable_reg_pp0_iter12),
        .O(\ap_CS_fsm_reg[4]_121 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__45
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_15__31_n_0),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_122 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram1_reg_bram_0_i_1__46
       (.I0(Q[1]),
        .I1(ram0_reg_bram_0_i_15__31_n_0),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .O(\ap_CS_fsm_reg[4]_123 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__5
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in108_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__6
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in126_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__7
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in144_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__8
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter12),
        .I2(p_1_in162_in),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    ram1_reg_bram_0_i_1__9
       (.I0(Q[1]),
        .I1(p_1_in180_in),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(trunc_ln40_reg_8167[1]),
        .I4(trunc_ln40_reg_8167[0]),
        .O(\ap_CS_fsm_reg[4]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_2__1
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[3]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(frame_2_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_2__2
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[3]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[3]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_3__1
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[2]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(frame_2_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_3__2
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[2]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[2]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_4__1
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[1]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(frame_2_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_4__2
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[1]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[1]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_5__1
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[0]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(frame_2_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram1_reg_bram_0_i_5__2
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[0]),
        .I1(Q[1]),
        .I2(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0[0]),
        .O(\trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0_0 [0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_bram_0_i_1
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I3(output_r_ce0),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(WEA));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_14
       (.I0(trunc_ln50_reg_10238[7]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[7]));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_15
       (.I0(trunc_ln50_reg_10238[6]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[6]));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_16
       (.I0(trunc_ln50_reg_10238[5]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[5]));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_17
       (.I0(trunc_ln50_reg_10238[4]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[4]));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_18
       (.I0(trunc_ln50_reg_10238[3]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[3]));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_19
       (.I0(trunc_ln50_reg_10238[2]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[2]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_bram_0_i_1__0
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I3(output_r_ce0),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_bram_0_i_1__1
       (.I0(Q[1]),
        .I1(output_r_ce0),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram_reg_bram_0_i_1__10
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I2(output_r_ce0),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_9 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_bram_0_i_1__11
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I2(output_r_ce0),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_10 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_bram_0_i_1__12
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I4(output_r_ce0),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .O(\ap_CS_fsm_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    ram_reg_bram_0_i_1__13
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I2(output_r_ce0),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_bram_0_i_1__2
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(output_r_ce0),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_bram_0_i_1__3
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I3(output_r_ce0),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_bram_0_i_1__4
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I3(output_r_ce0),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ram_reg_bram_0_i_1__5
       (.I0(Q[1]),
        .I1(output_r_ce0),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_bram_0_i_1__6
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(output_r_ce0),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    ram_reg_bram_0_i_1__7
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I5(output_r_ce0),
        .O(\ap_CS_fsm_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_bram_0_i_1__8
       (.I0(Q[1]),
        .I1(output_r_ce0),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .O(\ap_CS_fsm_reg[4]_7 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_bram_0_i_1__9
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(output_r_ce0),
        .I3(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .O(\ap_CS_fsm_reg[4]_8 ));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_20
       (.I0(trunc_ln50_reg_10238[1]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[1]));
  LUT5 #(
    .INIT(32'hBBBBBBBA)) 
    ram_reg_bram_0_i_21
       (.I0(trunc_ln50_reg_10238[0]),
        .I1(tmp_147_reg_10233[3]),
        .I2(tmp_147_reg_10233[0]),
        .I3(tmp_147_reg_10233[1]),
        .I4(tmp_147_reg_10233[2]),
        .O(DINADIN[0]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    ram_reg_bram_0_i_22
       (.I0(Q[1]),
        .I1(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .I2(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .I3(output_r_ce0),
        .I4(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .O(\ap_CS_fsm_reg[4]_13 ));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[0]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[1]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[2]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[3]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[4]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[5]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[6]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[6]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter9_reg[7]),
        .Q(select_ln40_2_reg_8125_pp0_iter10_reg[7]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[0]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[1]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[2]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[3]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[4]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[5]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[6]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter11_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter10_reg[7]),
        .Q(select_ln40_2_reg_8125_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[0]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[1]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[2]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[3]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[4]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[5]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[6]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter12_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter11_reg[7]),
        .Q(select_ln40_2_reg_8125_pp0_iter12_reg[7]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[0]),
        .Q(output_r_address0[4]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[1]),
        .Q(output_r_address0[5]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[2]),
        .Q(output_r_address0[6]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[3]),
        .Q(output_r_address0[7]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[4]),
        .Q(output_r_address0[8]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[5]),
        .Q(output_r_address0[9]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[6]),
        .Q(output_r_address0[10]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter13_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter12_reg[7]),
        .Q(output_r_address0[11]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[0]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[1]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[2]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[3]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[4]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[5]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[6]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125[7]),
        .Q(select_ln40_2_reg_8125_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[0]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[1]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[2]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[3]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[4]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[5]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[6]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7 " *) 
  SRL16E \select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[7]),
        .Q(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7_n_0 ));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[0]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[1]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[2]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[3]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[4]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[5]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[6]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln40_2_reg_8125_pp0_iter8_reg_reg[7]_srl7_n_0 ),
        .Q(select_ln40_2_reg_8125_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_4230_p0),
        .Q(select_ln40_2_reg_8125[0]),
        .R(1'b0));
  FDRE \select_ln40_2_reg_8125_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[1]_i_1_n_0 ),
        .Q(select_ln40_2_reg_8125[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \select_ln40_2_reg_8125_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[2]_i_1_n_0 ),
        .Q(select_ln40_2_reg_8125[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \select_ln40_2_reg_8125_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[3]_i_1_n_0 ),
        .Q(select_ln40_2_reg_8125[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \select_ln40_2_reg_8125_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[4]_i_1_n_0 ),
        .Q(select_ln40_2_reg_8125[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \select_ln40_2_reg_8125_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[5]_i_1_n_0 ),
        .Q(select_ln40_2_reg_8125[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \select_ln40_2_reg_8125_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[6]_i_1_n_0 ),
        .Q(select_ln40_2_reg_8125[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \select_ln40_2_reg_8125_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y_fu_240[7]_i_2_n_0 ),
        .Q(select_ln40_2_reg_8125[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65 sparsemux_33_4_8_1_1_U111
       (.Q(trunc_ln45_2_reg_8153_pp0_iter12_reg),
        .tmp_34_fu_5599_p9(tmp_34_fu_5599_p9),
        .tmp_35_fu_5618_p9(tmp_35_fu_5618_p9),
        .tmp_36_fu_5637_p9(tmp_36_fu_5637_p9),
        .tmp_37_fu_5656_p9(tmp_37_fu_5656_p9),
        .tmp_38_fu_5675_p9(tmp_38_fu_5675_p9),
        .tmp_39_fu_5694_p9(tmp_39_fu_5694_p9),
        .tmp_40_fu_5713_p9(tmp_40_fu_5713_p9),
        .tmp_41_fu_5732_p9(tmp_41_fu_5732_p9),
        .tmp_42_fu_5751_p9(tmp_42_fu_5751_p9),
        .tmp_43_fu_5770_p9(tmp_43_fu_5770_p9),
        .tmp_44_fu_5789_p9(tmp_44_fu_5789_p9),
        .tmp_45_fu_5808_p9(tmp_45_fu_5808_p9),
        .tmp_46_fu_5827_p9(tmp_46_fu_5827_p9),
        .tmp_47_fu_5846_p9(tmp_47_fu_5846_p9),
        .tmp_48_fu_5865_p9(tmp_48_fu_5865_p9),
        .tmp_49_fu_5884_p9(tmp_49_fu_5884_p9),
        .tmp_50_fu_5903_p35(tmp_50_fu_5903_p35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66 sparsemux_33_4_8_1_1_U128
       (.Q(trunc_ln5_reg_8306_pp0_iter12_reg),
        .tmp_51_fu_5982_p9(tmp_51_fu_5982_p9),
        .tmp_52_fu_6001_p9(tmp_52_fu_6001_p9),
        .tmp_53_fu_6020_p9(tmp_53_fu_6020_p9),
        .tmp_54_fu_6039_p9(tmp_54_fu_6039_p9),
        .tmp_55_fu_6058_p9(tmp_55_fu_6058_p9),
        .tmp_56_fu_6077_p9(tmp_56_fu_6077_p9),
        .tmp_57_fu_6096_p9(tmp_57_fu_6096_p9),
        .tmp_58_fu_6115_p9(tmp_58_fu_6115_p9),
        .tmp_59_fu_6134_p9(tmp_59_fu_6134_p9),
        .tmp_60_fu_6153_p9(tmp_60_fu_6153_p9),
        .tmp_61_fu_6172_p9(tmp_61_fu_6172_p9),
        .tmp_62_fu_6191_p9(tmp_62_fu_6191_p9),
        .tmp_63_fu_6210_p9(tmp_63_fu_6210_p9),
        .tmp_64_fu_6229_p9(tmp_64_fu_6229_p9),
        .tmp_65_fu_6248_p9(tmp_65_fu_6248_p9),
        .tmp_66_fu_6267_p9(tmp_66_fu_6267_p9),
        .tmp_67_fu_6286_p35(tmp_67_fu_6286_p35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67 sparsemux_33_4_8_1_1_U145
       (.Q(trunc_ln45_2_reg_8153_pp0_iter12_reg),
        .tmp_68_fu_6361_p9(tmp_68_fu_6361_p9),
        .tmp_69_fu_6380_p9(tmp_69_fu_6380_p9),
        .tmp_70_fu_6399_p9(tmp_70_fu_6399_p9),
        .tmp_71_fu_6418_p9(tmp_71_fu_6418_p9),
        .tmp_72_fu_6437_p9(tmp_72_fu_6437_p9),
        .tmp_73_fu_6456_p9(tmp_73_fu_6456_p9),
        .tmp_74_fu_6475_p9(tmp_74_fu_6475_p9),
        .tmp_75_fu_6494_p9(tmp_75_fu_6494_p9),
        .tmp_76_fu_6513_p9(tmp_76_fu_6513_p9),
        .tmp_77_fu_6532_p9(tmp_77_fu_6532_p9),
        .tmp_78_fu_6551_p9(tmp_78_fu_6551_p9),
        .tmp_79_fu_6570_p9(tmp_79_fu_6570_p9),
        .tmp_80_fu_6589_p9(tmp_80_fu_6589_p9),
        .tmp_81_fu_6608_p9(tmp_81_fu_6608_p9),
        .tmp_82_fu_6627_p9(tmp_82_fu_6627_p9),
        .tmp_83_fu_6646_p9(tmp_83_fu_6646_p9),
        .tmp_84_fu_6665_p35(tmp_84_fu_6665_p35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68 sparsemux_33_4_8_1_1_U162
       (.Q(trunc_ln5_reg_8306_pp0_iter12_reg),
        .tmp_100_fu_7025_p9(tmp_100_fu_7025_p9),
        .tmp_101_fu_7044_p35(tmp_101_fu_7044_p35),
        .tmp_85_fu_6740_p9(tmp_85_fu_6740_p9),
        .tmp_86_fu_6759_p9(tmp_86_fu_6759_p9),
        .tmp_87_fu_6778_p9(tmp_87_fu_6778_p9),
        .tmp_88_fu_6797_p9(tmp_88_fu_6797_p9),
        .tmp_89_fu_6816_p9(tmp_89_fu_6816_p9),
        .tmp_90_fu_6835_p9(tmp_90_fu_6835_p9),
        .tmp_91_fu_6854_p9(tmp_91_fu_6854_p9),
        .tmp_92_fu_6873_p9(tmp_92_fu_6873_p9),
        .tmp_93_fu_6892_p9(tmp_93_fu_6892_p9),
        .tmp_94_fu_6911_p9(tmp_94_fu_6911_p9),
        .tmp_95_fu_6930_p9(tmp_95_fu_6930_p9),
        .tmp_96_fu_6949_p9(tmp_96_fu_6949_p9),
        .tmp_97_fu_6968_p9(tmp_97_fu_6968_p9),
        .tmp_98_fu_6987_p9(tmp_98_fu_6987_p9),
        .tmp_99_fu_7006_p9(tmp_99_fu_7006_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69 sparsemux_33_4_8_1_1_U179
       (.Q(trunc_ln45_1_reg_8140_pp0_iter12_reg),
        .tmp_102_fu_7123_p9(tmp_102_fu_7123_p9),
        .tmp_103_fu_7142_p9(tmp_103_fu_7142_p9),
        .tmp_104_fu_7161_p9(tmp_104_fu_7161_p9),
        .tmp_105_fu_7180_p9(tmp_105_fu_7180_p9),
        .tmp_106_fu_7199_p9(tmp_106_fu_7199_p9),
        .tmp_107_fu_7218_p9(tmp_107_fu_7218_p9),
        .tmp_108_fu_7237_p9(tmp_108_fu_7237_p9),
        .tmp_109_fu_7256_p9(tmp_109_fu_7256_p9),
        .tmp_110_fu_7275_p9(tmp_110_fu_7275_p9),
        .tmp_111_fu_7294_p9(tmp_111_fu_7294_p9),
        .tmp_112_fu_7313_p9(tmp_112_fu_7313_p9),
        .tmp_113_fu_7332_p9(tmp_113_fu_7332_p9),
        .tmp_114_fu_7351_p9(tmp_114_fu_7351_p9),
        .tmp_115_fu_7370_p9(tmp_115_fu_7370_p9),
        .tmp_116_fu_7389_p9(tmp_116_fu_7389_p9),
        .tmp_117_fu_7408_p9(tmp_117_fu_7408_p9),
        .tmp_118_fu_7427_p35(tmp_118_fu_7427_p35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70 sparsemux_33_4_8_1_1_U196
       (.Q(trunc_ln45_2_reg_8153_pp0_iter12_reg),
        .tmp_119_fu_7502_p9(tmp_119_fu_7502_p9),
        .tmp_120_fu_7521_p9(tmp_120_fu_7521_p9),
        .tmp_121_fu_7540_p9(tmp_121_fu_7540_p9),
        .tmp_122_fu_7559_p9(tmp_122_fu_7559_p9),
        .tmp_123_fu_7578_p9(tmp_123_fu_7578_p9),
        .tmp_124_fu_7597_p9(tmp_124_fu_7597_p9),
        .tmp_125_fu_7616_p9(tmp_125_fu_7616_p9),
        .tmp_126_fu_7635_p9(tmp_126_fu_7635_p9),
        .tmp_127_fu_7654_p9(tmp_127_fu_7654_p9),
        .tmp_128_fu_7673_p9(tmp_128_fu_7673_p9),
        .tmp_129_fu_7692_p9(tmp_129_fu_7692_p9),
        .tmp_130_fu_7711_p9(tmp_130_fu_7711_p9),
        .tmp_131_fu_7730_p9(tmp_131_fu_7730_p9),
        .tmp_132_fu_7749_p9(tmp_132_fu_7749_p9),
        .tmp_133_fu_7768_p9(tmp_133_fu_7768_p9),
        .tmp_134_fu_7787_p9(tmp_134_fu_7787_p9),
        .tmp_135_fu_7806_p35(tmp_135_fu_7806_p35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71 sparsemux_33_4_8_1_1_U77
       (.Q(trunc_ln5_reg_8306_pp0_iter12_reg),
        .tmp_10_fu_5031_p9(tmp_10_fu_5031_p9),
        .tmp_11_fu_5050_p9(tmp_11_fu_5050_p9),
        .tmp_12_fu_5069_p9(tmp_12_fu_5069_p9),
        .tmp_13_fu_5088_p9(tmp_13_fu_5088_p9),
        .tmp_14_fu_5107_p9(tmp_14_fu_5107_p9),
        .tmp_15_fu_5126_p9(tmp_15_fu_5126_p9),
        .tmp_16_fu_5145_p35(tmp_16_fu_5145_p35),
        .tmp_1_fu_4841_p9(tmp_1_fu_4841_p9),
        .tmp_2_fu_4860_p9(tmp_2_fu_4860_p9),
        .tmp_3_fu_4879_p9(tmp_3_fu_4879_p9),
        .tmp_4_fu_4898_p9(tmp_4_fu_4898_p9),
        .tmp_5_fu_4917_p9(tmp_5_fu_4917_p9),
        .tmp_6_fu_4936_p9(tmp_6_fu_4936_p9),
        .tmp_7_fu_4955_p9(tmp_7_fu_4955_p9),
        .tmp_8_fu_4974_p9(tmp_8_fu_4974_p9),
        .tmp_9_fu_4993_p9(tmp_9_fu_4993_p9),
        .tmp_s_fu_5012_p9(tmp_s_fu_5012_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72 sparsemux_33_4_8_1_1_U94
       (.Q(trunc_ln45_1_reg_8140_pp0_iter12_reg),
        .tmp_17_fu_5220_p9(tmp_17_fu_5220_p9),
        .tmp_18_fu_5239_p9(tmp_18_fu_5239_p9),
        .tmp_19_fu_5258_p9(tmp_19_fu_5258_p9),
        .tmp_20_fu_5277_p9(tmp_20_fu_5277_p9),
        .tmp_21_fu_5296_p9(tmp_21_fu_5296_p9),
        .tmp_22_fu_5315_p9(tmp_22_fu_5315_p9),
        .tmp_23_fu_5334_p9(tmp_23_fu_5334_p9),
        .tmp_24_fu_5353_p9(tmp_24_fu_5353_p9),
        .tmp_25_fu_5372_p9(tmp_25_fu_5372_p9),
        .tmp_26_fu_5391_p9(tmp_26_fu_5391_p9),
        .tmp_27_fu_5410_p9(tmp_27_fu_5410_p9),
        .tmp_28_fu_5429_p9(tmp_28_fu_5429_p9),
        .tmp_29_fu_5448_p9(tmp_29_fu_5448_p9),
        .tmp_30_fu_5467_p9(tmp_30_fu_5467_p9),
        .tmp_31_fu_5486_p9(tmp_31_fu_5486_p9),
        .tmp_32_fu_5505_p9(tmp_32_fu_5505_p9),
        .tmp_33_fu_5524_p35(tmp_33_fu_5524_p35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1 sparsemux_7_2_8_1_1_U100
       (.\tmp_147_reg_10233_reg[3]_i_514 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_514_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_514_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_674 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_674_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_674_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770 (\tmp_147_reg_10233_reg[3]_i_770 ),
        .\tmp_147_reg_10233_reg[3]_i_770_0 (\tmp_147_reg_10233_reg[3]_i_770_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770_1 (\tmp_147_reg_10233_reg[3]_i_770_1 ),
        .\tmp_147_reg_10233_reg[3]_i_770_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_39_fu_5694_p9(tmp_39_fu_5694_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73 sparsemux_7_2_8_1_1_U101
       (.\tmp_147_reg_10233_reg[3]_i_515 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_515_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_515_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_675 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_675_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_675_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771 (\tmp_147_reg_10233_reg[3]_i_771 ),
        .\tmp_147_reg_10233_reg[3]_i_771_0 (\tmp_147_reg_10233_reg[3]_i_771_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771_1 (\tmp_147_reg_10233_reg[3]_i_771_1 ),
        .\tmp_147_reg_10233_reg[3]_i_771_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_40_fu_5713_p9(tmp_40_fu_5713_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74 sparsemux_7_2_8_1_1_U102
       (.\tmp_147_reg_10233_reg[3]_i_515 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_515_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_515_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_675 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_675_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_675_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771 (\tmp_147_reg_10233_reg[3]_i_771_2 ),
        .\tmp_147_reg_10233_reg[3]_i_771_0 (\tmp_147_reg_10233_reg[3]_i_771_3 ),
        .\tmp_147_reg_10233_reg[3]_i_771_1 (\tmp_147_reg_10233_reg[3]_i_771_4 ),
        .\tmp_147_reg_10233_reg[3]_i_771_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_771_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_41_fu_5732_p9(tmp_41_fu_5732_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75 sparsemux_7_2_8_1_1_U103
       (.\tmp_147_reg_10233_reg[3]_i_512 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_512_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_512_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_672 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_672_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_672_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768 (\tmp_147_reg_10233_reg[3]_i_768 ),
        .\tmp_147_reg_10233_reg[3]_i_768_0 (\tmp_147_reg_10233_reg[3]_i_768_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768_1 (\tmp_147_reg_10233_reg[3]_i_768_1 ),
        .\tmp_147_reg_10233_reg[3]_i_768_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_42_fu_5751_p9(tmp_42_fu_5751_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76 sparsemux_7_2_8_1_1_U104
       (.\tmp_147_reg_10233_reg[3]_i_512 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_512_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_512_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_672 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_672_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_672_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768 (\tmp_147_reg_10233_reg[3]_i_768_2 ),
        .\tmp_147_reg_10233_reg[3]_i_768_0 (\tmp_147_reg_10233_reg[3]_i_768_3 ),
        .\tmp_147_reg_10233_reg[3]_i_768_1 (\tmp_147_reg_10233_reg[3]_i_768_4 ),
        .\tmp_147_reg_10233_reg[3]_i_768_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_768_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_43_fu_5770_p9(tmp_43_fu_5770_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77 sparsemux_7_2_8_1_1_U105
       (.\tmp_147_reg_10233_reg[3]_i_673 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_673_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_673_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769 (\tmp_147_reg_10233_reg[3]_i_769 ),
        .\tmp_147_reg_10233_reg[3]_i_769_0 (\tmp_147_reg_10233_reg[3]_i_769_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769_1 (\tmp_147_reg_10233_reg[3]_i_769_1 ),
        .\tmp_147_reg_10233_reg[3]_i_769_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_44_fu_5789_p9(tmp_44_fu_5789_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_285 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_285_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_285_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78 sparsemux_7_2_8_1_1_U106
       (.\tmp_147_reg_10233_reg[3]_i_673 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_673_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_673_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769 (\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .\tmp_147_reg_10233_reg[3]_i_769_0 (\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .\tmp_147_reg_10233_reg[3]_i_769_1 (\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .\tmp_147_reg_10233_reg[3]_i_769_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_769_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_45_fu_5808_p9(tmp_45_fu_5808_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_285 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_285_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_285_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79 sparsemux_7_2_8_1_1_U107
       (.\tmp_147_reg_10233_reg[3]_i_670 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_670_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_670_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766 (\tmp_147_reg_10233_reg[3]_i_766 ),
        .\tmp_147_reg_10233_reg[3]_i_766_0 (\tmp_147_reg_10233_reg[3]_i_766_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766_1 (\tmp_147_reg_10233_reg[3]_i_766_1 ),
        .\tmp_147_reg_10233_reg[3]_i_766_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_46_fu_5827_p9(tmp_46_fu_5827_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_282 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_282_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_282_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80 sparsemux_7_2_8_1_1_U108
       (.\tmp_147_reg_10233_reg[3]_i_670 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_670_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_670_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766 (\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .\tmp_147_reg_10233_reg[3]_i_766_0 (\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .\tmp_147_reg_10233_reg[3]_i_766_1 (\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .\tmp_147_reg_10233_reg[3]_i_766_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_766_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_47_fu_5846_p9(tmp_47_fu_5846_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_282 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_282_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_282_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81 sparsemux_7_2_8_1_1_U109
       (.\tmp_147_reg_10233_reg[3]_i_671 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_671_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_671_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767 (\tmp_147_reg_10233_reg[3]_i_767 ),
        .\tmp_147_reg_10233_reg[3]_i_767_0 (\tmp_147_reg_10233_reg[3]_i_767_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767_1 (\tmp_147_reg_10233_reg[3]_i_767_1 ),
        .\tmp_147_reg_10233_reg[3]_i_767_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_48_fu_5865_p9(tmp_48_fu_5865_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_283 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_283_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_283_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82 sparsemux_7_2_8_1_1_U110
       (.\tmp_147_reg_10233_reg[3]_i_671 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_671_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_671_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767 (\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .\tmp_147_reg_10233_reg[3]_i_767_0 (\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .\tmp_147_reg_10233_reg[3]_i_767_1 (\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .\tmp_147_reg_10233_reg[3]_i_767_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_767_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_49_fu_5884_p9(tmp_49_fu_5884_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_283 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_283_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_283_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0 sparsemux_7_2_8_1_1_U112
       (.q1(q1),
        .\tmp_147_reg_10233_reg[3]_i_812 (\tmp_147_reg_10233_reg[3]_i_812 ),
        .\tmp_147_reg_10233_reg[3]_i_812_0 (\tmp_147_reg_10233_reg[3]_i_812_0 ),
        .\tmp_147_reg_10233_reg[3]_i_812_1 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_812_2 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_812_3 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_51_fu_5982_p9(tmp_51_fu_5982_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_320 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_320_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_320_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_400 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_400_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_400_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83 sparsemux_7_2_8_1_1_U113
       (.\tmp_147_reg_10233_reg[3]_i_812 (\tmp_147_reg_10233_reg[3]_i_812_1 ),
        .\tmp_147_reg_10233_reg[3]_i_812_0 (\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .\tmp_147_reg_10233_reg[3]_i_812_1 (\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .\tmp_147_reg_10233_reg[3]_i_812_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_812_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_812_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_52_fu_6001_p9(tmp_52_fu_6001_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_320 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_320_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_320_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_400 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_400_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_400_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84 sparsemux_7_2_8_1_1_U114
       (.\tmp_147_reg_10233_reg[3]_i_813 (\tmp_147_reg_10233_reg[3]_i_813 ),
        .\tmp_147_reg_10233_reg[3]_i_813_0 (\tmp_147_reg_10233_reg[3]_i_813_0 ),
        .\tmp_147_reg_10233_reg[3]_i_813_1 (\tmp_147_reg_10233_reg[3]_i_813_1 ),
        .\tmp_147_reg_10233_reg[3]_i_813_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_813_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_813_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_53_fu_6020_p9(tmp_53_fu_6020_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_321 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_321_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_321_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_401 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_401_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_401_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85 sparsemux_7_2_8_1_1_U115
       (.\tmp_147_reg_10233_reg[3]_i_813 (\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .\tmp_147_reg_10233_reg[3]_i_813_0 (\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .\tmp_147_reg_10233_reg[3]_i_813_1 (\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .\tmp_147_reg_10233_reg[3]_i_813_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_813_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_813_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_54_fu_6039_p9(tmp_54_fu_6039_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_321 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_321_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_321_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_401 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_401_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_401_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86 sparsemux_7_2_8_1_1_U116
       (.\tmp_147_reg_10233_reg[3]_i_810 (\tmp_147_reg_10233_reg[3]_i_810 ),
        .\tmp_147_reg_10233_reg[3]_i_810_0 (\tmp_147_reg_10233_reg[3]_i_810_0 ),
        .\tmp_147_reg_10233_reg[3]_i_810_1 (\tmp_147_reg_10233_reg[3]_i_810_1 ),
        .\tmp_147_reg_10233_reg[3]_i_810_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_810_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_810_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_55_fu_6058_p9(tmp_55_fu_6058_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_318 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_318_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_318_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_398 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_398_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_398_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87 sparsemux_7_2_8_1_1_U117
       (.\tmp_147_reg_10233_reg[3]_i_810 (\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .\tmp_147_reg_10233_reg[3]_i_810_0 (\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .\tmp_147_reg_10233_reg[3]_i_810_1 (\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .\tmp_147_reg_10233_reg[3]_i_810_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_810_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_810_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_56_fu_6077_p9(tmp_56_fu_6077_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_318 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_318_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_318_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_398 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_398_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_398_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88 sparsemux_7_2_8_1_1_U118
       (.\tmp_147_reg_10233_reg[3]_i_811 (\tmp_147_reg_10233_reg[3]_i_811 ),
        .\tmp_147_reg_10233_reg[3]_i_811_0 (\tmp_147_reg_10233_reg[3]_i_811_0 ),
        .\tmp_147_reg_10233_reg[3]_i_811_1 (\tmp_147_reg_10233_reg[3]_i_811_1 ),
        .\tmp_147_reg_10233_reg[3]_i_811_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_811_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_811_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_57_fu_6096_p9(tmp_57_fu_6096_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_319 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_319_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_319_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_399 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_399_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_399_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89 sparsemux_7_2_8_1_1_U119
       (.\tmp_147_reg_10233_reg[3]_i_811 (\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .\tmp_147_reg_10233_reg[3]_i_811_0 (\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .\tmp_147_reg_10233_reg[3]_i_811_1 (\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .\tmp_147_reg_10233_reg[3]_i_811_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_811_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_811_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_58_fu_6115_p9(tmp_58_fu_6115_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_319 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_319_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_319_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_399 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_399_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_399_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90 sparsemux_7_2_8_1_1_U120
       (.\tmp_147_reg_10233_reg[3]_i_808 (\tmp_147_reg_10233_reg[3]_i_808 ),
        .\tmp_147_reg_10233_reg[3]_i_808_0 (\tmp_147_reg_10233_reg[3]_i_808_0 ),
        .\tmp_147_reg_10233_reg[3]_i_808_1 (\tmp_147_reg_10233_reg[3]_i_808_1 ),
        .\tmp_147_reg_10233_reg[3]_i_808_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_808_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_808_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_59_fu_6134_p9(tmp_59_fu_6134_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_316 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_316_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_316_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_396 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_396_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_396_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91 sparsemux_7_2_8_1_1_U121
       (.\tmp_147_reg_10233_reg[3]_i_808 (\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .\tmp_147_reg_10233_reg[3]_i_808_0 (\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .\tmp_147_reg_10233_reg[3]_i_808_1 (\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .\tmp_147_reg_10233_reg[3]_i_808_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_808_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_808_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_60_fu_6153_p9(tmp_60_fu_6153_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_316 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_316_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_316_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_396 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_396_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_396_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92 sparsemux_7_2_8_1_1_U122
       (.\tmp_147_reg_10233_reg[3]_i_809 (\tmp_147_reg_10233_reg[3]_i_809 ),
        .\tmp_147_reg_10233_reg[3]_i_809_0 (\tmp_147_reg_10233_reg[3]_i_809_0 ),
        .\tmp_147_reg_10233_reg[3]_i_809_1 (\tmp_147_reg_10233_reg[3]_i_809_1 ),
        .\tmp_147_reg_10233_reg[3]_i_809_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_809_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_809_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_61_fu_6172_p9(tmp_61_fu_6172_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_317 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_317_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_317_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_397 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_397_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_397_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93 sparsemux_7_2_8_1_1_U123
       (.\tmp_147_reg_10233_reg[3]_i_809 (\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .\tmp_147_reg_10233_reg[3]_i_809_0 (\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .\tmp_147_reg_10233_reg[3]_i_809_1 (\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .\tmp_147_reg_10233_reg[3]_i_809_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_809_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_809_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_62_fu_6191_p9(tmp_62_fu_6191_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_317 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_317_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_317_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_397 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_397_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_397_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94 sparsemux_7_2_8_1_1_U124
       (.\tmp_147_reg_10233_reg[3]_i_806 (\tmp_147_reg_10233_reg[3]_i_806 ),
        .\tmp_147_reg_10233_reg[3]_i_806_0 (\tmp_147_reg_10233_reg[3]_i_806_0 ),
        .\tmp_147_reg_10233_reg[3]_i_806_1 (\tmp_147_reg_10233_reg[3]_i_806_1 ),
        .\tmp_147_reg_10233_reg[3]_i_806_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_806_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_806_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_63_fu_6210_p9(tmp_63_fu_6210_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_314 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_314_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_314_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_394 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_394_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_394_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95 sparsemux_7_2_8_1_1_U125
       (.\tmp_147_reg_10233_reg[3]_i_806 (\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .\tmp_147_reg_10233_reg[3]_i_806_0 (\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .\tmp_147_reg_10233_reg[3]_i_806_1 (\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .\tmp_147_reg_10233_reg[3]_i_806_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_806_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_806_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_64_fu_6229_p9(tmp_64_fu_6229_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_314 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_314_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_314_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_394 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_394_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_394_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96 sparsemux_7_2_8_1_1_U126
       (.\tmp_147_reg_10233_reg[3]_i_807 (\tmp_147_reg_10233_reg[3]_i_807 ),
        .\tmp_147_reg_10233_reg[3]_i_807_0 (\tmp_147_reg_10233_reg[3]_i_807_0 ),
        .\tmp_147_reg_10233_reg[3]_i_807_1 (\tmp_147_reg_10233_reg[3]_i_807_1 ),
        .\tmp_147_reg_10233_reg[3]_i_807_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_807_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_807_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_65_fu_6248_p9(tmp_65_fu_6248_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_315 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_315_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_315_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_395 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_395_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_395_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97 sparsemux_7_2_8_1_1_U127
       (.\tmp_147_reg_10233_reg[3]_i_807 (\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .\tmp_147_reg_10233_reg[3]_i_807_0 (\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .\tmp_147_reg_10233_reg[3]_i_807_1 (\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .\tmp_147_reg_10233_reg[3]_i_807_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_807_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_807_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_66_fu_6267_p9(tmp_66_fu_6267_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_315 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_315_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_315_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_395 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_395_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_395_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98 sparsemux_7_2_8_1_1_U129
       (.q0(q0),
        .\tmp_147_reg_10233_reg[3]_i_820 (\tmp_147_reg_10233_reg[3]_i_820 ),
        .\tmp_147_reg_10233_reg[3]_i_820_0 (\tmp_147_reg_10233_reg[3]_i_820_0 ),
        .\tmp_147_reg_10233_reg[3]_i_820_1 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_820_2 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_820_3 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_68_fu_6361_p9(tmp_68_fu_6361_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_312 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_312_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_312_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_392 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_392_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_392_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99 sparsemux_7_2_8_1_1_U130
       (.\tmp_147_reg_10233_reg[3]_i_820 (\tmp_147_reg_10233_reg[3]_i_820_1 ),
        .\tmp_147_reg_10233_reg[3]_i_820_0 (\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .\tmp_147_reg_10233_reg[3]_i_820_1 (\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .\tmp_147_reg_10233_reg[3]_i_820_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_820_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_820_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_69_fu_6380_p9(tmp_69_fu_6380_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_312 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_312_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_312_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_392 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_392_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_392_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100 sparsemux_7_2_8_1_1_U131
       (.\tmp_147_reg_10233_reg[3]_i_821 (\tmp_147_reg_10233_reg[3]_i_821 ),
        .\tmp_147_reg_10233_reg[3]_i_821_0 (\tmp_147_reg_10233_reg[3]_i_821_0 ),
        .\tmp_147_reg_10233_reg[3]_i_821_1 (\tmp_147_reg_10233_reg[3]_i_821_1 ),
        .\tmp_147_reg_10233_reg[3]_i_821_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_821_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_821_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_70_fu_6399_p9(tmp_70_fu_6399_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_313 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_313_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_313_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_393 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_393_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_393_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101 sparsemux_7_2_8_1_1_U132
       (.\tmp_147_reg_10233_reg[3]_i_821 (\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .\tmp_147_reg_10233_reg[3]_i_821_0 (\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .\tmp_147_reg_10233_reg[3]_i_821_1 (\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .\tmp_147_reg_10233_reg[3]_i_821_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_821_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_821_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_71_fu_6418_p9(tmp_71_fu_6418_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_313 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_313_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_313_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_393 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_393_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_393_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102 sparsemux_7_2_8_1_1_U133
       (.\tmp_147_reg_10233_reg[3]_i_818 (\tmp_147_reg_10233_reg[3]_i_818 ),
        .\tmp_147_reg_10233_reg[3]_i_818_0 (\tmp_147_reg_10233_reg[3]_i_818_0 ),
        .\tmp_147_reg_10233_reg[3]_i_818_1 (\tmp_147_reg_10233_reg[3]_i_818_1 ),
        .\tmp_147_reg_10233_reg[3]_i_818_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_818_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_818_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_72_fu_6437_p9(tmp_72_fu_6437_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_310 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_310_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_310_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_390 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_390_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_390_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103 sparsemux_7_2_8_1_1_U134
       (.\tmp_147_reg_10233_reg[3]_i_818 (\tmp_147_reg_10233_reg[3]_i_770 ),
        .\tmp_147_reg_10233_reg[3]_i_818_0 (\tmp_147_reg_10233_reg[3]_i_770_0 ),
        .\tmp_147_reg_10233_reg[3]_i_818_1 (\tmp_147_reg_10233_reg[3]_i_770_1 ),
        .\tmp_147_reg_10233_reg[3]_i_818_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_818_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_818_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_73_fu_6456_p9(tmp_73_fu_6456_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_310 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_310_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_310_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_390 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_390_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_390_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104 sparsemux_7_2_8_1_1_U135
       (.\tmp_147_reg_10233_reg[3]_i_819 (\tmp_147_reg_10233_reg[3]_i_771 ),
        .\tmp_147_reg_10233_reg[3]_i_819_0 (\tmp_147_reg_10233_reg[3]_i_771_0 ),
        .\tmp_147_reg_10233_reg[3]_i_819_1 (\tmp_147_reg_10233_reg[3]_i_771_1 ),
        .\tmp_147_reg_10233_reg[3]_i_819_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_819_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_819_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_74_fu_6475_p9(tmp_74_fu_6475_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_311 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_311_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_311_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_391 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_391_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_391_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105 sparsemux_7_2_8_1_1_U136
       (.\tmp_147_reg_10233_reg[3]_i_819 (\tmp_147_reg_10233_reg[3]_i_771_2 ),
        .\tmp_147_reg_10233_reg[3]_i_819_0 (\tmp_147_reg_10233_reg[3]_i_771_3 ),
        .\tmp_147_reg_10233_reg[3]_i_819_1 (\tmp_147_reg_10233_reg[3]_i_771_4 ),
        .\tmp_147_reg_10233_reg[3]_i_819_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_819_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_819_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_75_fu_6494_p9(tmp_75_fu_6494_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_311 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_311_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_311_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_391 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_391_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_391_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106 sparsemux_7_2_8_1_1_U137
       (.\tmp_147_reg_10233_reg[3]_i_816 (\tmp_147_reg_10233_reg[3]_i_768 ),
        .\tmp_147_reg_10233_reg[3]_i_816_0 (\tmp_147_reg_10233_reg[3]_i_768_0 ),
        .\tmp_147_reg_10233_reg[3]_i_816_1 (\tmp_147_reg_10233_reg[3]_i_768_1 ),
        .\tmp_147_reg_10233_reg[3]_i_816_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_816_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_816_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_76_fu_6513_p9(tmp_76_fu_6513_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_308 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_308_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_308_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_388 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_388_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_388_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107 sparsemux_7_2_8_1_1_U138
       (.\tmp_147_reg_10233_reg[3]_i_816 (\tmp_147_reg_10233_reg[3]_i_768_2 ),
        .\tmp_147_reg_10233_reg[3]_i_816_0 (\tmp_147_reg_10233_reg[3]_i_768_3 ),
        .\tmp_147_reg_10233_reg[3]_i_816_1 (\tmp_147_reg_10233_reg[3]_i_768_4 ),
        .\tmp_147_reg_10233_reg[3]_i_816_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_816_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_816_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_77_fu_6532_p9(tmp_77_fu_6532_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_308 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_308_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_308_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_388 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_388_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_388_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108 sparsemux_7_2_8_1_1_U139
       (.\tmp_147_reg_10233_reg[3]_i_817 (\tmp_147_reg_10233_reg[3]_i_769 ),
        .\tmp_147_reg_10233_reg[3]_i_817_0 (\tmp_147_reg_10233_reg[3]_i_769_0 ),
        .\tmp_147_reg_10233_reg[3]_i_817_1 (\tmp_147_reg_10233_reg[3]_i_769_1 ),
        .\tmp_147_reg_10233_reg[3]_i_817_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_817_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_817_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_78_fu_6551_p9(tmp_78_fu_6551_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_309 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_309_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_309_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_389 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_389_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_389_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109 sparsemux_7_2_8_1_1_U140
       (.\tmp_147_reg_10233_reg[3]_i_817 (\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .\tmp_147_reg_10233_reg[3]_i_817_0 (\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .\tmp_147_reg_10233_reg[3]_i_817_1 (\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .\tmp_147_reg_10233_reg[3]_i_817_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_817_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_817_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_79_fu_6570_p9(tmp_79_fu_6570_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_309 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_309_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_309_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_389 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_389_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_389_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110 sparsemux_7_2_8_1_1_U141
       (.\tmp_147_reg_10233_reg[3]_i_814 (\tmp_147_reg_10233_reg[3]_i_766 ),
        .\tmp_147_reg_10233_reg[3]_i_814_0 (\tmp_147_reg_10233_reg[3]_i_766_0 ),
        .\tmp_147_reg_10233_reg[3]_i_814_1 (\tmp_147_reg_10233_reg[3]_i_766_1 ),
        .\tmp_147_reg_10233_reg[3]_i_814_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_814_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_814_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_80_fu_6589_p9(tmp_80_fu_6589_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_306 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_306_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_306_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_386 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_386_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_386_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111 sparsemux_7_2_8_1_1_U142
       (.\tmp_147_reg_10233_reg[3]_i_814 (\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .\tmp_147_reg_10233_reg[3]_i_814_0 (\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .\tmp_147_reg_10233_reg[3]_i_814_1 (\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .\tmp_147_reg_10233_reg[3]_i_814_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_814_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_814_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_81_fu_6608_p9(tmp_81_fu_6608_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_306 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_306_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_306_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_386 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_386_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_386_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112 sparsemux_7_2_8_1_1_U143
       (.\tmp_147_reg_10233_reg[3]_i_815 (\tmp_147_reg_10233_reg[3]_i_767 ),
        .\tmp_147_reg_10233_reg[3]_i_815_0 (\tmp_147_reg_10233_reg[3]_i_767_0 ),
        .\tmp_147_reg_10233_reg[3]_i_815_1 (\tmp_147_reg_10233_reg[3]_i_767_1 ),
        .\tmp_147_reg_10233_reg[3]_i_815_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_815_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_815_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_82_fu_6627_p9(tmp_82_fu_6627_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_307 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_307_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_307_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_387 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_387_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_387_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113 sparsemux_7_2_8_1_1_U144
       (.\tmp_147_reg_10233_reg[3]_i_815 (\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .\tmp_147_reg_10233_reg[3]_i_815_0 (\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .\tmp_147_reg_10233_reg[3]_i_815_1 (\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .\tmp_147_reg_10233_reg[3]_i_815_2 (\tmp_147_reg_10233[3]_i_1387_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_815_3 (\tmp_147_reg_10233[3]_i_1388_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_815_4 (\tmp_147_reg_10233[3]_i_1389_n_0 ),
        .tmp_83_fu_6646_p9(tmp_83_fu_6646_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_307 (\trunc_ln50_reg_10238[7]_i_658_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_307_0 (\trunc_ln50_reg_10238[7]_i_659_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_307_1 (\trunc_ln50_reg_10238[7]_i_660_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_387 (\trunc_ln50_reg_10238[7]_i_661_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_387_0 (\trunc_ln50_reg_10238[7]_i_662_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_387_1 (\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1 sparsemux_7_2_8_1_1_U146
       (.q2(q2),
        .\tmp_147_reg_10233_reg[3]_i_668 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_668_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_668_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764 (\tmp_147_reg_10233_reg[3]_i_764 ),
        .\tmp_147_reg_10233_reg[3]_i_764_0 (\tmp_147_reg_10233_reg[3]_i_764_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764_1 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_85_fu_6740_p9(tmp_85_fu_6740_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_280 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_280_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_280_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114 sparsemux_7_2_8_1_1_U147
       (.\tmp_147_reg_10233_reg[3]_i_668 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_668_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_668_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764 (\tmp_147_reg_10233_reg[3]_i_764_1 ),
        .\tmp_147_reg_10233_reg[3]_i_764_0 (\tmp_147_reg_10233_reg[3]_i_764_2 ),
        .\tmp_147_reg_10233_reg[3]_i_764_1 (\tmp_147_reg_10233_reg[3]_i_764_3 ),
        .\tmp_147_reg_10233_reg[3]_i_764_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_764_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_86_fu_6759_p9(tmp_86_fu_6759_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_280 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_280_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_280_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115 sparsemux_7_2_8_1_1_U148
       (.\tmp_147_reg_10233_reg[3]_i_669 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_669_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_669_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765 (\tmp_147_reg_10233_reg[3]_i_765 ),
        .\tmp_147_reg_10233_reg[3]_i_765_0 (\tmp_147_reg_10233_reg[3]_i_765_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765_1 (\tmp_147_reg_10233_reg[3]_i_765_1 ),
        .\tmp_147_reg_10233_reg[3]_i_765_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_87_fu_6778_p9(tmp_87_fu_6778_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_281 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_281_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_281_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116 sparsemux_7_2_8_1_1_U149
       (.\tmp_147_reg_10233_reg[3]_i_669 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_669_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_669_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765 (\tmp_147_reg_10233_reg[3]_i_765_2 ),
        .\tmp_147_reg_10233_reg[3]_i_765_0 (\tmp_147_reg_10233_reg[3]_i_765_3 ),
        .\tmp_147_reg_10233_reg[3]_i_765_1 (\tmp_147_reg_10233_reg[3]_i_765_4 ),
        .\tmp_147_reg_10233_reg[3]_i_765_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_765_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_88_fu_6797_p9(tmp_88_fu_6797_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_281 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_281_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_281_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117 sparsemux_7_2_8_1_1_U150
       (.\tmp_147_reg_10233_reg[3]_i_666 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_666_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_666_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762 (\tmp_147_reg_10233_reg[3]_i_762 ),
        .\tmp_147_reg_10233_reg[3]_i_762_0 (\tmp_147_reg_10233_reg[3]_i_762_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762_1 (\tmp_147_reg_10233_reg[3]_i_762_1 ),
        .\tmp_147_reg_10233_reg[3]_i_762_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_89_fu_6816_p9(tmp_89_fu_6816_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_278 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_278_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_278_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118 sparsemux_7_2_8_1_1_U151
       (.\tmp_147_reg_10233_reg[3]_i_666 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_666_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_666_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762 (\tmp_147_reg_10233_reg[3]_i_762_2 ),
        .\tmp_147_reg_10233_reg[3]_i_762_0 (\tmp_147_reg_10233_reg[3]_i_762_3 ),
        .\tmp_147_reg_10233_reg[3]_i_762_1 (\tmp_147_reg_10233_reg[3]_i_762_4 ),
        .\tmp_147_reg_10233_reg[3]_i_762_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_762_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_90_fu_6835_p9(tmp_90_fu_6835_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_278 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_278_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_278_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119 sparsemux_7_2_8_1_1_U152
       (.\tmp_147_reg_10233_reg[3]_i_667 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_667_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_667_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763 (\tmp_147_reg_10233_reg[3]_i_763 ),
        .\tmp_147_reg_10233_reg[3]_i_763_0 (\tmp_147_reg_10233_reg[3]_i_763_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763_1 (\tmp_147_reg_10233_reg[3]_i_763_1 ),
        .\tmp_147_reg_10233_reg[3]_i_763_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_91_fu_6854_p9(tmp_91_fu_6854_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_279 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_279_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_279_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120 sparsemux_7_2_8_1_1_U153
       (.\tmp_147_reg_10233_reg[3]_i_667 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_667_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_667_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763 (\tmp_147_reg_10233_reg[3]_i_763_2 ),
        .\tmp_147_reg_10233_reg[3]_i_763_0 (\tmp_147_reg_10233_reg[3]_i_763_3 ),
        .\tmp_147_reg_10233_reg[3]_i_763_1 (\tmp_147_reg_10233_reg[3]_i_763_4 ),
        .\tmp_147_reg_10233_reg[3]_i_763_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_763_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_92_fu_6873_p9(tmp_92_fu_6873_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_279 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_279_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_279_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121 sparsemux_7_2_8_1_1_U154
       (.\tmp_147_reg_10233_reg[3]_i_664 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_664_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_664_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760 (\tmp_147_reg_10233_reg[3]_i_760 ),
        .\tmp_147_reg_10233_reg[3]_i_760_0 (\tmp_147_reg_10233_reg[3]_i_760_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760_1 (\tmp_147_reg_10233_reg[3]_i_760_1 ),
        .\tmp_147_reg_10233_reg[3]_i_760_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_93_fu_6892_p9(tmp_93_fu_6892_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_276 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_276_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_276_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122 sparsemux_7_2_8_1_1_U155
       (.\tmp_147_reg_10233_reg[3]_i_664 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_664_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_664_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760 (\tmp_147_reg_10233_reg[3]_i_760_2 ),
        .\tmp_147_reg_10233_reg[3]_i_760_0 (\tmp_147_reg_10233_reg[3]_i_760_3 ),
        .\tmp_147_reg_10233_reg[3]_i_760_1 (\tmp_147_reg_10233_reg[3]_i_760_4 ),
        .\tmp_147_reg_10233_reg[3]_i_760_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_760_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_94_fu_6911_p9(tmp_94_fu_6911_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_276 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_276_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_276_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123 sparsemux_7_2_8_1_1_U156
       (.\tmp_147_reg_10233_reg[3]_i_665 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_665_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_665_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761 (\tmp_147_reg_10233_reg[3]_i_761 ),
        .\tmp_147_reg_10233_reg[3]_i_761_0 (\tmp_147_reg_10233_reg[3]_i_761_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761_1 (\tmp_147_reg_10233_reg[3]_i_761_1 ),
        .\tmp_147_reg_10233_reg[3]_i_761_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_95_fu_6930_p9(tmp_95_fu_6930_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_277 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_277_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_277_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124 sparsemux_7_2_8_1_1_U157
       (.\tmp_147_reg_10233_reg[3]_i_665 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_665_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_665_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761 (\tmp_147_reg_10233_reg[3]_i_761_2 ),
        .\tmp_147_reg_10233_reg[3]_i_761_0 (\tmp_147_reg_10233_reg[3]_i_761_3 ),
        .\tmp_147_reg_10233_reg[3]_i_761_1 (\tmp_147_reg_10233_reg[3]_i_761_4 ),
        .\tmp_147_reg_10233_reg[3]_i_761_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_761_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_96_fu_6949_p9(tmp_96_fu_6949_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_277 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_277_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_277_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125 sparsemux_7_2_8_1_1_U158
       (.\tmp_147_reg_10233_reg[3]_i_662 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_662_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_662_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758 (\tmp_147_reg_10233_reg[3]_i_758 ),
        .\tmp_147_reg_10233_reg[3]_i_758_0 (\tmp_147_reg_10233_reg[3]_i_758_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758_1 (\tmp_147_reg_10233_reg[3]_i_758_1 ),
        .\tmp_147_reg_10233_reg[3]_i_758_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_97_fu_6968_p9(tmp_97_fu_6968_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_274 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_274_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_274_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126 sparsemux_7_2_8_1_1_U159
       (.\tmp_147_reg_10233_reg[3]_i_662 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_662_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_662_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758 (\tmp_147_reg_10233_reg[3]_i_758_2 ),
        .\tmp_147_reg_10233_reg[3]_i_758_0 (\tmp_147_reg_10233_reg[3]_i_758_3 ),
        .\tmp_147_reg_10233_reg[3]_i_758_1 (\tmp_147_reg_10233_reg[3]_i_758_4 ),
        .\tmp_147_reg_10233_reg[3]_i_758_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_758_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_98_fu_6987_p9(tmp_98_fu_6987_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_274 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_274_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_274_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127 sparsemux_7_2_8_1_1_U160
       (.\tmp_147_reg_10233_reg[3]_i_663 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_663_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_663_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759 (\tmp_147_reg_10233_reg[3]_i_759 ),
        .\tmp_147_reg_10233_reg[3]_i_759_0 (\tmp_147_reg_10233_reg[3]_i_759_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759_1 (\tmp_147_reg_10233_reg[3]_i_759_1 ),
        .\tmp_147_reg_10233_reg[3]_i_759_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .tmp_99_fu_7006_p9(tmp_99_fu_7006_p9),
        .\trunc_ln50_reg_10238_reg[7]_i_275 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_275_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_275_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128 sparsemux_7_2_8_1_1_U161
       (.tmp_100_fu_7025_p9(tmp_100_fu_7025_p9),
        .\tmp_147_reg_10233_reg[3]_i_663 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_663_0 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_663_1 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759 (\tmp_147_reg_10233_reg[3]_i_759_2 ),
        .\tmp_147_reg_10233_reg[3]_i_759_0 (\tmp_147_reg_10233_reg[3]_i_759_3 ),
        .\tmp_147_reg_10233_reg[3]_i_759_1 (\tmp_147_reg_10233_reg[3]_i_759_4 ),
        .\tmp_147_reg_10233_reg[3]_i_759_2 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759_3 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_759_4 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_275 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_275_0 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\trunc_ln50_reg_10238_reg[7]_i_275_1 (\tmp_147_reg_10233[3]_i_1385_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129 sparsemux_7_2_8_1_1_U163
       (.q1(q1),
        .tmp_102_fu_7123_p9(tmp_102_fu_7123_p9),
        .\tmp_147_reg_10233_reg[3]_i_178 (\tmp_147_reg_10233_reg[3]_i_812 ),
        .\tmp_147_reg_10233_reg[3]_i_178_0 (\tmp_147_reg_10233_reg[3]_i_812_0 ),
        .\tmp_147_reg_10233_reg[3]_i_178_1 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_178_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_178_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_243 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_243_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_243_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_299 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_299_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_299_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_452 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_452_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_452_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130 sparsemux_7_2_8_1_1_U164
       (.tmp_103_fu_7142_p9(tmp_103_fu_7142_p9),
        .\tmp_147_reg_10233_reg[3]_i_178 (\tmp_147_reg_10233_reg[3]_i_812_1 ),
        .\tmp_147_reg_10233_reg[3]_i_178_0 (\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .\tmp_147_reg_10233_reg[3]_i_178_1 (\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .\tmp_147_reg_10233_reg[3]_i_178_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_178_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_178_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_243 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_243_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_243_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_299 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_299_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_299_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_452 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_452_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_452_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131 sparsemux_7_2_8_1_1_U165
       (.tmp_104_fu_7161_p9(tmp_104_fu_7161_p9),
        .\tmp_147_reg_10233_reg[3]_i_179 (\tmp_147_reg_10233_reg[3]_i_813 ),
        .\tmp_147_reg_10233_reg[3]_i_179_0 (\tmp_147_reg_10233_reg[3]_i_813_0 ),
        .\tmp_147_reg_10233_reg[3]_i_179_1 (\tmp_147_reg_10233_reg[3]_i_813_1 ),
        .\tmp_147_reg_10233_reg[3]_i_179_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_179_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_179_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_244 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_244_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_244_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_300 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_300_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_300_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_453 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_453_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_453_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132 sparsemux_7_2_8_1_1_U166
       (.tmp_105_fu_7180_p9(tmp_105_fu_7180_p9),
        .\tmp_147_reg_10233_reg[3]_i_179 (\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .\tmp_147_reg_10233_reg[3]_i_179_0 (\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .\tmp_147_reg_10233_reg[3]_i_179_1 (\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .\tmp_147_reg_10233_reg[3]_i_179_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_179_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_179_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_244 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_244_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_244_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_300 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_300_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_300_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_453 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_453_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_453_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133 sparsemux_7_2_8_1_1_U167
       (.tmp_106_fu_7199_p9(tmp_106_fu_7199_p9),
        .\tmp_147_reg_10233_reg[3]_i_176 (\tmp_147_reg_10233_reg[3]_i_810 ),
        .\tmp_147_reg_10233_reg[3]_i_176_0 (\tmp_147_reg_10233_reg[3]_i_810_0 ),
        .\tmp_147_reg_10233_reg[3]_i_176_1 (\tmp_147_reg_10233_reg[3]_i_810_1 ),
        .\tmp_147_reg_10233_reg[3]_i_176_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_176_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_176_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_241 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_241_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_241_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_297 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_297_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_297_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_450 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_450_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_450_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134 sparsemux_7_2_8_1_1_U168
       (.tmp_107_fu_7218_p9(tmp_107_fu_7218_p9),
        .\tmp_147_reg_10233_reg[3]_i_176 (\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .\tmp_147_reg_10233_reg[3]_i_176_0 (\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .\tmp_147_reg_10233_reg[3]_i_176_1 (\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .\tmp_147_reg_10233_reg[3]_i_176_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_176_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_176_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_241 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_241_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_241_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_297 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_297_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_297_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_450 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_450_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_450_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135 sparsemux_7_2_8_1_1_U169
       (.tmp_108_fu_7237_p9(tmp_108_fu_7237_p9),
        .\tmp_147_reg_10233_reg[3]_i_177 (\tmp_147_reg_10233_reg[3]_i_811 ),
        .\tmp_147_reg_10233_reg[3]_i_177_0 (\tmp_147_reg_10233_reg[3]_i_811_0 ),
        .\tmp_147_reg_10233_reg[3]_i_177_1 (\tmp_147_reg_10233_reg[3]_i_811_1 ),
        .\tmp_147_reg_10233_reg[3]_i_177_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_177_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_177_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_242 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_242_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_242_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_298 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_298_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_298_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_451 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_451_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_451_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136 sparsemux_7_2_8_1_1_U170
       (.tmp_109_fu_7256_p9(tmp_109_fu_7256_p9),
        .\tmp_147_reg_10233_reg[3]_i_177 (\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .\tmp_147_reg_10233_reg[3]_i_177_0 (\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .\tmp_147_reg_10233_reg[3]_i_177_1 (\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .\tmp_147_reg_10233_reg[3]_i_177_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_177_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_177_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_242 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_242_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_242_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_298 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_298_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_298_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_451 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_451_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_451_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137 sparsemux_7_2_8_1_1_U171
       (.tmp_110_fu_7275_p9(tmp_110_fu_7275_p9),
        .\tmp_147_reg_10233_reg[3]_i_174 (\tmp_147_reg_10233_reg[3]_i_808 ),
        .\tmp_147_reg_10233_reg[3]_i_174_0 (\tmp_147_reg_10233_reg[3]_i_808_0 ),
        .\tmp_147_reg_10233_reg[3]_i_174_1 (\tmp_147_reg_10233_reg[3]_i_808_1 ),
        .\tmp_147_reg_10233_reg[3]_i_174_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_174_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_174_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_239 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_239_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_239_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_295 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_295_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_295_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_448 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_448_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_448_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138 sparsemux_7_2_8_1_1_U172
       (.tmp_111_fu_7294_p9(tmp_111_fu_7294_p9),
        .\tmp_147_reg_10233_reg[3]_i_174 (\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .\tmp_147_reg_10233_reg[3]_i_174_0 (\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .\tmp_147_reg_10233_reg[3]_i_174_1 (\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .\tmp_147_reg_10233_reg[3]_i_174_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_174_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_174_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_239 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_239_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_239_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_295 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_295_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_295_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_448 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_448_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_448_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139 sparsemux_7_2_8_1_1_U173
       (.tmp_112_fu_7313_p9(tmp_112_fu_7313_p9),
        .\tmp_147_reg_10233_reg[3]_i_175 (\tmp_147_reg_10233_reg[3]_i_809 ),
        .\tmp_147_reg_10233_reg[3]_i_175_0 (\tmp_147_reg_10233_reg[3]_i_809_0 ),
        .\tmp_147_reg_10233_reg[3]_i_175_1 (\tmp_147_reg_10233_reg[3]_i_809_1 ),
        .\tmp_147_reg_10233_reg[3]_i_175_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_175_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_175_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_240 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_240_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_240_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_296 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_296_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_296_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_449 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_449_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_449_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140 sparsemux_7_2_8_1_1_U174
       (.tmp_113_fu_7332_p9(tmp_113_fu_7332_p9),
        .\tmp_147_reg_10233_reg[3]_i_175 (\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .\tmp_147_reg_10233_reg[3]_i_175_0 (\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .\tmp_147_reg_10233_reg[3]_i_175_1 (\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .\tmp_147_reg_10233_reg[3]_i_175_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_175_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_175_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_240 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_240_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_240_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_296 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_296_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_296_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_449 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_449_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_449_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141 sparsemux_7_2_8_1_1_U175
       (.tmp_114_fu_7351_p9(tmp_114_fu_7351_p9),
        .\tmp_147_reg_10233_reg[3]_i_172 (\tmp_147_reg_10233_reg[3]_i_806 ),
        .\tmp_147_reg_10233_reg[3]_i_172_0 (\tmp_147_reg_10233_reg[3]_i_806_0 ),
        .\tmp_147_reg_10233_reg[3]_i_172_1 (\tmp_147_reg_10233_reg[3]_i_806_1 ),
        .\tmp_147_reg_10233_reg[3]_i_172_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_172_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_172_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_237 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_237_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_237_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_293 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_293_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_293_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_446 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_446_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_446_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142 sparsemux_7_2_8_1_1_U176
       (.tmp_115_fu_7370_p9(tmp_115_fu_7370_p9),
        .\tmp_147_reg_10233_reg[3]_i_172 (\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .\tmp_147_reg_10233_reg[3]_i_172_0 (\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .\tmp_147_reg_10233_reg[3]_i_172_1 (\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .\tmp_147_reg_10233_reg[3]_i_172_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_172_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_172_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_237 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_237_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_237_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_293 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_293_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_293_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_446 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_446_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_446_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143 sparsemux_7_2_8_1_1_U177
       (.tmp_116_fu_7389_p9(tmp_116_fu_7389_p9),
        .\tmp_147_reg_10233_reg[3]_i_173 (\tmp_147_reg_10233_reg[3]_i_807 ),
        .\tmp_147_reg_10233_reg[3]_i_173_0 (\tmp_147_reg_10233_reg[3]_i_807_0 ),
        .\tmp_147_reg_10233_reg[3]_i_173_1 (\tmp_147_reg_10233_reg[3]_i_807_1 ),
        .\tmp_147_reg_10233_reg[3]_i_173_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_173_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_173_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_238 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_238_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_238_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_294 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_294_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_294_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_447 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_447_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_447_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144 sparsemux_7_2_8_1_1_U178
       (.tmp_117_fu_7408_p9(tmp_117_fu_7408_p9),
        .\tmp_147_reg_10233_reg[3]_i_173 (\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .\tmp_147_reg_10233_reg[3]_i_173_0 (\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .\tmp_147_reg_10233_reg[3]_i_173_1 (\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .\tmp_147_reg_10233_reg[3]_i_173_2 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_173_3 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_173_4 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_238 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_238_0 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_238_1 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_294 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_294_0 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_294_1 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_447 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_447_0 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_447_1 (\tmp_147_reg_10233[3]_i_1376_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145 sparsemux_7_2_8_1_1_U180
       (.q0(q0),
        .tmp_119_fu_7502_p9(tmp_119_fu_7502_p9),
        .\tmp_147_reg_10233_reg[3]_i_484 (\tmp_147_reg_10233_reg[3]_i_820 ),
        .\tmp_147_reg_10233_reg[3]_i_484_0 (\tmp_147_reg_10233_reg[3]_i_820_0 ),
        .\tmp_147_reg_10233_reg[3]_i_500 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_500_0 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_500_1 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_556 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_556_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_556_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_716 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_716_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_716_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146 sparsemux_7_2_8_1_1_U181
       (.tmp_120_fu_7521_p9(tmp_120_fu_7521_p9),
        .\tmp_147_reg_10233_reg[3]_i_484 (\tmp_147_reg_10233_reg[3]_i_820_1 ),
        .\tmp_147_reg_10233_reg[3]_i_484_0 (\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .\tmp_147_reg_10233_reg[3]_i_484_1 (\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .\tmp_147_reg_10233_reg[3]_i_500 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_500_0 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_500_1 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_556 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_556_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_556_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_716 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_716_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_716_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147 sparsemux_7_2_8_1_1_U182
       (.tmp_121_fu_7540_p9(tmp_121_fu_7540_p9),
        .\tmp_147_reg_10233_reg[3]_i_485 (\tmp_147_reg_10233_reg[3]_i_821 ),
        .\tmp_147_reg_10233_reg[3]_i_485_0 (\tmp_147_reg_10233_reg[3]_i_821_0 ),
        .\tmp_147_reg_10233_reg[3]_i_485_1 (\tmp_147_reg_10233_reg[3]_i_821_1 ),
        .\tmp_147_reg_10233_reg[3]_i_501 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_501_0 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_501_1 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_557 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_557_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_557_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_717 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_717_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_717_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148 sparsemux_7_2_8_1_1_U183
       (.tmp_122_fu_7559_p9(tmp_122_fu_7559_p9),
        .\tmp_147_reg_10233_reg[3]_i_485 (\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .\tmp_147_reg_10233_reg[3]_i_485_0 (\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .\tmp_147_reg_10233_reg[3]_i_485_1 (\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .\tmp_147_reg_10233_reg[3]_i_501 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_501_0 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_501_1 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_557 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_557_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_557_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_717 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_717_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_717_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149 sparsemux_7_2_8_1_1_U184
       (.tmp_123_fu_7578_p9(tmp_123_fu_7578_p9),
        .\tmp_147_reg_10233_reg[3]_i_482 (\tmp_147_reg_10233_reg[3]_i_818 ),
        .\tmp_147_reg_10233_reg[3]_i_482_0 (\tmp_147_reg_10233_reg[3]_i_818_0 ),
        .\tmp_147_reg_10233_reg[3]_i_482_1 (\tmp_147_reg_10233_reg[3]_i_818_1 ),
        .\tmp_147_reg_10233_reg[3]_i_554 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_554_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_554_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_714 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_714_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_714_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150 sparsemux_7_2_8_1_1_U185
       (.tmp_124_fu_7597_p9(tmp_124_fu_7597_p9),
        .\tmp_147_reg_10233_reg[3]_i_482 (\tmp_147_reg_10233_reg[3]_i_770 ),
        .\tmp_147_reg_10233_reg[3]_i_482_0 (\tmp_147_reg_10233_reg[3]_i_770_0 ),
        .\tmp_147_reg_10233_reg[3]_i_482_1 (\tmp_147_reg_10233_reg[3]_i_770_1 ),
        .\tmp_147_reg_10233_reg[3]_i_554 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_554_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_554_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_714 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_714_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_714_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151 sparsemux_7_2_8_1_1_U186
       (.tmp_125_fu_7616_p9(tmp_125_fu_7616_p9),
        .\tmp_147_reg_10233_reg[3]_i_483 (\tmp_147_reg_10233_reg[3]_i_771 ),
        .\tmp_147_reg_10233_reg[3]_i_483_0 (\tmp_147_reg_10233_reg[3]_i_771_0 ),
        .\tmp_147_reg_10233_reg[3]_i_483_1 (\tmp_147_reg_10233_reg[3]_i_771_1 ),
        .\tmp_147_reg_10233_reg[3]_i_555 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_555_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_555_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_715 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_715_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_715_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152 sparsemux_7_2_8_1_1_U187
       (.tmp_126_fu_7635_p9(tmp_126_fu_7635_p9),
        .\tmp_147_reg_10233_reg[3]_i_483 (\tmp_147_reg_10233_reg[3]_i_771_2 ),
        .\tmp_147_reg_10233_reg[3]_i_483_0 (\tmp_147_reg_10233_reg[3]_i_771_3 ),
        .\tmp_147_reg_10233_reg[3]_i_483_1 (\tmp_147_reg_10233_reg[3]_i_771_4 ),
        .\tmp_147_reg_10233_reg[3]_i_555 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_555_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_555_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_715 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_715_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_715_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153 sparsemux_7_2_8_1_1_U188
       (.tmp_127_fu_7654_p9(tmp_127_fu_7654_p9),
        .\tmp_147_reg_10233_reg[3]_i_480 (\tmp_147_reg_10233_reg[3]_i_768 ),
        .\tmp_147_reg_10233_reg[3]_i_480_0 (\tmp_147_reg_10233_reg[3]_i_768_0 ),
        .\tmp_147_reg_10233_reg[3]_i_480_1 (\tmp_147_reg_10233_reg[3]_i_768_1 ),
        .\tmp_147_reg_10233_reg[3]_i_552 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_552_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_552_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_712 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_712_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_712_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154 sparsemux_7_2_8_1_1_U189
       (.tmp_128_fu_7673_p9(tmp_128_fu_7673_p9),
        .\tmp_147_reg_10233_reg[3]_i_480 (\tmp_147_reg_10233_reg[3]_i_768_2 ),
        .\tmp_147_reg_10233_reg[3]_i_480_0 (\tmp_147_reg_10233_reg[3]_i_768_3 ),
        .\tmp_147_reg_10233_reg[3]_i_480_1 (\tmp_147_reg_10233_reg[3]_i_768_4 ),
        .\tmp_147_reg_10233_reg[3]_i_552 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_552_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_552_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_712 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_712_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_712_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155 sparsemux_7_2_8_1_1_U190
       (.tmp_129_fu_7692_p9(tmp_129_fu_7692_p9),
        .\tmp_147_reg_10233_reg[3]_i_481 (\tmp_147_reg_10233_reg[3]_i_769 ),
        .\tmp_147_reg_10233_reg[3]_i_481_0 (\tmp_147_reg_10233_reg[3]_i_769_0 ),
        .\tmp_147_reg_10233_reg[3]_i_481_1 (\tmp_147_reg_10233_reg[3]_i_769_1 ),
        .\tmp_147_reg_10233_reg[3]_i_553 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_553_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_553_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_713 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_713_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_713_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156 sparsemux_7_2_8_1_1_U191
       (.tmp_130_fu_7711_p9(tmp_130_fu_7711_p9),
        .\tmp_147_reg_10233_reg[3]_i_481 (\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .\tmp_147_reg_10233_reg[3]_i_481_0 (\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .\tmp_147_reg_10233_reg[3]_i_481_1 (\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .\tmp_147_reg_10233_reg[3]_i_553 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_553_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_553_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_713 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_713_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_713_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157 sparsemux_7_2_8_1_1_U192
       (.tmp_131_fu_7730_p9(tmp_131_fu_7730_p9),
        .\tmp_147_reg_10233_reg[3]_i_478 (\tmp_147_reg_10233_reg[3]_i_766 ),
        .\tmp_147_reg_10233_reg[3]_i_478_0 (\tmp_147_reg_10233_reg[3]_i_766_0 ),
        .\tmp_147_reg_10233_reg[3]_i_478_1 (\tmp_147_reg_10233_reg[3]_i_766_1 ),
        .\tmp_147_reg_10233_reg[3]_i_550 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_550_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_550_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_710 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_710_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_710_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158 sparsemux_7_2_8_1_1_U193
       (.tmp_132_fu_7749_p9(tmp_132_fu_7749_p9),
        .\tmp_147_reg_10233_reg[3]_i_478 (\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .\tmp_147_reg_10233_reg[3]_i_478_0 (\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .\tmp_147_reg_10233_reg[3]_i_478_1 (\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .\tmp_147_reg_10233_reg[3]_i_550 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_550_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_550_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_710 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_710_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_710_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159 sparsemux_7_2_8_1_1_U194
       (.tmp_133_fu_7768_p9(tmp_133_fu_7768_p9),
        .\tmp_147_reg_10233_reg[3]_i_479 (\tmp_147_reg_10233_reg[3]_i_767 ),
        .\tmp_147_reg_10233_reg[3]_i_479_0 (\tmp_147_reg_10233_reg[3]_i_767_0 ),
        .\tmp_147_reg_10233_reg[3]_i_479_1 (\tmp_147_reg_10233_reg[3]_i_767_1 ),
        .\tmp_147_reg_10233_reg[3]_i_551 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_551_0 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_551_1 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_567 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_567_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_567_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_711 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_711_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_711_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160 sparsemux_7_2_8_1_1_U195
       (.tmp_134_fu_7787_p9(tmp_134_fu_7787_p9),
        .\tmp_147_reg_10233_reg[3]_i_479 (\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .\tmp_147_reg_10233_reg[3]_i_479_0 (\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .\tmp_147_reg_10233_reg[3]_i_479_1 (\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .\tmp_147_reg_10233_reg[3]_i_551 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_551_0 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_551_1 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_567 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_567_0 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_567_1 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_711 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_711_0 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_711_1 (\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161 sparsemux_7_2_8_1_1_U61
       (.q2(q2),
        .\tmp_147_reg_10233_reg[3]_i_476 (\tmp_147_reg_10233_reg[3]_i_764 ),
        .\tmp_147_reg_10233_reg[3]_i_476_0 (\tmp_147_reg_10233_reg[3]_i_764_0 ),
        .\tmp_147_reg_10233_reg[3]_i_476_1 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_476_2 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_476_3 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_564 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_564_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_564_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_724 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_724_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_724_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_1_fu_4841_p9(tmp_1_fu_4841_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162 sparsemux_7_2_8_1_1_U62
       (.\tmp_147_reg_10233_reg[3]_i_476 (\tmp_147_reg_10233_reg[3]_i_764_1 ),
        .\tmp_147_reg_10233_reg[3]_i_476_0 (\tmp_147_reg_10233_reg[3]_i_764_2 ),
        .\tmp_147_reg_10233_reg[3]_i_476_1 (\tmp_147_reg_10233_reg[3]_i_764_3 ),
        .\tmp_147_reg_10233_reg[3]_i_476_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_476_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_476_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_564 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_564_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_564_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_724 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_724_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_724_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_2_fu_4860_p9(tmp_2_fu_4860_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163 sparsemux_7_2_8_1_1_U63
       (.\tmp_147_reg_10233_reg[3]_i_477 (\tmp_147_reg_10233_reg[3]_i_765 ),
        .\tmp_147_reg_10233_reg[3]_i_477_0 (\tmp_147_reg_10233_reg[3]_i_765_0 ),
        .\tmp_147_reg_10233_reg[3]_i_477_1 (\tmp_147_reg_10233_reg[3]_i_765_1 ),
        .\tmp_147_reg_10233_reg[3]_i_477_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_477_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_477_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_565 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_565_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_565_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_725 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_725_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_725_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_3_fu_4879_p9(tmp_3_fu_4879_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164 sparsemux_7_2_8_1_1_U64
       (.\tmp_147_reg_10233_reg[3]_i_477 (\tmp_147_reg_10233_reg[3]_i_765_2 ),
        .\tmp_147_reg_10233_reg[3]_i_477_0 (\tmp_147_reg_10233_reg[3]_i_765_3 ),
        .\tmp_147_reg_10233_reg[3]_i_477_1 (\tmp_147_reg_10233_reg[3]_i_765_4 ),
        .\tmp_147_reg_10233_reg[3]_i_477_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_477_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_477_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_565 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_565_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_565_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_725 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_725_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_725_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_4_fu_4898_p9(tmp_4_fu_4898_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165 sparsemux_7_2_8_1_1_U65
       (.\tmp_147_reg_10233_reg[3]_i_474 (\tmp_147_reg_10233_reg[3]_i_762 ),
        .\tmp_147_reg_10233_reg[3]_i_474_0 (\tmp_147_reg_10233_reg[3]_i_762_0 ),
        .\tmp_147_reg_10233_reg[3]_i_474_1 (\tmp_147_reg_10233_reg[3]_i_762_1 ),
        .\tmp_147_reg_10233_reg[3]_i_474_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_474_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_474_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_562 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_562_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_562_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_722 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_722_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_722_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_5_fu_4917_p9(tmp_5_fu_4917_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166 sparsemux_7_2_8_1_1_U66
       (.\tmp_147_reg_10233_reg[3]_i_474 (\tmp_147_reg_10233_reg[3]_i_762_2 ),
        .\tmp_147_reg_10233_reg[3]_i_474_0 (\tmp_147_reg_10233_reg[3]_i_762_3 ),
        .\tmp_147_reg_10233_reg[3]_i_474_1 (\tmp_147_reg_10233_reg[3]_i_762_4 ),
        .\tmp_147_reg_10233_reg[3]_i_474_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_474_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_474_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_562 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_562_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_562_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_722 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_722_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_722_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_6_fu_4936_p9(tmp_6_fu_4936_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167 sparsemux_7_2_8_1_1_U67
       (.\tmp_147_reg_10233_reg[3]_i_475 (\tmp_147_reg_10233_reg[3]_i_763 ),
        .\tmp_147_reg_10233_reg[3]_i_475_0 (\tmp_147_reg_10233_reg[3]_i_763_0 ),
        .\tmp_147_reg_10233_reg[3]_i_475_1 (\tmp_147_reg_10233_reg[3]_i_763_1 ),
        .\tmp_147_reg_10233_reg[3]_i_475_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_475_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_475_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_563 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_563_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_563_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_723 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_723_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_723_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_7_fu_4955_p9(tmp_7_fu_4955_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168 sparsemux_7_2_8_1_1_U68
       (.\tmp_147_reg_10233_reg[3]_i_475 (\tmp_147_reg_10233_reg[3]_i_763_2 ),
        .\tmp_147_reg_10233_reg[3]_i_475_0 (\tmp_147_reg_10233_reg[3]_i_763_3 ),
        .\tmp_147_reg_10233_reg[3]_i_475_1 (\tmp_147_reg_10233_reg[3]_i_763_4 ),
        .\tmp_147_reg_10233_reg[3]_i_475_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_475_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_475_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_563 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_563_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_563_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_723 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_723_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_723_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_8_fu_4974_p9(tmp_8_fu_4974_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169 sparsemux_7_2_8_1_1_U69
       (.\tmp_147_reg_10233_reg[3]_i_472 (\tmp_147_reg_10233_reg[3]_i_760 ),
        .\tmp_147_reg_10233_reg[3]_i_472_0 (\tmp_147_reg_10233_reg[3]_i_760_0 ),
        .\tmp_147_reg_10233_reg[3]_i_472_1 (\tmp_147_reg_10233_reg[3]_i_760_1 ),
        .\tmp_147_reg_10233_reg[3]_i_472_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_472_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_472_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_560 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_560_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_560_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_720 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_720_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_720_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_9_fu_4993_p9(tmp_9_fu_4993_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170 sparsemux_7_2_8_1_1_U70
       (.\tmp_147_reg_10233_reg[3]_i_472 (\tmp_147_reg_10233_reg[3]_i_760_2 ),
        .\tmp_147_reg_10233_reg[3]_i_472_0 (\tmp_147_reg_10233_reg[3]_i_760_3 ),
        .\tmp_147_reg_10233_reg[3]_i_472_1 (\tmp_147_reg_10233_reg[3]_i_760_4 ),
        .\tmp_147_reg_10233_reg[3]_i_472_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_472_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_472_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_560 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_560_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_560_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_720 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_720_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_720_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_s_fu_5012_p9(tmp_s_fu_5012_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171 sparsemux_7_2_8_1_1_U71
       (.tmp_10_fu_5031_p9(tmp_10_fu_5031_p9),
        .\tmp_147_reg_10233_reg[3]_i_473 (\tmp_147_reg_10233_reg[3]_i_761 ),
        .\tmp_147_reg_10233_reg[3]_i_473_0 (\tmp_147_reg_10233_reg[3]_i_761_0 ),
        .\tmp_147_reg_10233_reg[3]_i_473_1 (\tmp_147_reg_10233_reg[3]_i_761_1 ),
        .\tmp_147_reg_10233_reg[3]_i_473_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_473_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_473_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_561 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_561_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_561_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_721 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_721_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_721_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172 sparsemux_7_2_8_1_1_U72
       (.tmp_11_fu_5050_p9(tmp_11_fu_5050_p9),
        .\tmp_147_reg_10233_reg[3]_i_473 (\tmp_147_reg_10233_reg[3]_i_761_2 ),
        .\tmp_147_reg_10233_reg[3]_i_473_0 (\tmp_147_reg_10233_reg[3]_i_761_3 ),
        .\tmp_147_reg_10233_reg[3]_i_473_1 (\tmp_147_reg_10233_reg[3]_i_761_4 ),
        .\tmp_147_reg_10233_reg[3]_i_473_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_473_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_473_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_561 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_561_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_561_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_721 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_721_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_721_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173 sparsemux_7_2_8_1_1_U73
       (.tmp_12_fu_5069_p9(tmp_12_fu_5069_p9),
        .\tmp_147_reg_10233_reg[3]_i_470 (\tmp_147_reg_10233_reg[3]_i_758 ),
        .\tmp_147_reg_10233_reg[3]_i_470_0 (\tmp_147_reg_10233_reg[3]_i_758_0 ),
        .\tmp_147_reg_10233_reg[3]_i_470_1 (\tmp_147_reg_10233_reg[3]_i_758_1 ),
        .\tmp_147_reg_10233_reg[3]_i_470_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_470_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_470_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_558 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_558_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_558_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_718 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_718_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_718_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174 sparsemux_7_2_8_1_1_U74
       (.tmp_13_fu_5088_p9(tmp_13_fu_5088_p9),
        .\tmp_147_reg_10233_reg[3]_i_470 (\tmp_147_reg_10233_reg[3]_i_758_2 ),
        .\tmp_147_reg_10233_reg[3]_i_470_0 (\tmp_147_reg_10233_reg[3]_i_758_3 ),
        .\tmp_147_reg_10233_reg[3]_i_470_1 (\tmp_147_reg_10233_reg[3]_i_758_4 ),
        .\tmp_147_reg_10233_reg[3]_i_470_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_470_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_470_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_558 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_558_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_558_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_718 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_718_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_718_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175 sparsemux_7_2_8_1_1_U75
       (.\tmp_147_reg_10233_reg[3]_i_471 (\tmp_147_reg_10233_reg[3]_i_759 ),
        .\tmp_147_reg_10233_reg[3]_i_471_0 (\tmp_147_reg_10233_reg[3]_i_759_0 ),
        .\tmp_147_reg_10233_reg[3]_i_471_1 (\tmp_147_reg_10233_reg[3]_i_759_1 ),
        .\tmp_147_reg_10233_reg[3]_i_471_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_471_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_471_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_559 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_559_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_559_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_719 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_719_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_719_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_14_fu_5107_p9(tmp_14_fu_5107_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176 sparsemux_7_2_8_1_1_U76
       (.\tmp_147_reg_10233_reg[3]_i_471 (\tmp_147_reg_10233_reg[3]_i_759_2 ),
        .\tmp_147_reg_10233_reg[3]_i_471_0 (\tmp_147_reg_10233_reg[3]_i_759_3 ),
        .\tmp_147_reg_10233_reg[3]_i_471_1 (\tmp_147_reg_10233_reg[3]_i_759_4 ),
        .\tmp_147_reg_10233_reg[3]_i_471_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_471_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_471_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_559 (\tmp_147_reg_10233[3]_i_1379_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_559_0 (\tmp_147_reg_10233[3]_i_1380_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_559_1 (\tmp_147_reg_10233[3]_i_1378_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_719 (\trunc_ln50_reg_10238[7]_i_205_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_719_0 (\trunc_ln50_reg_10238[7]_i_206_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_719_1 (\trunc_ln50_reg_10238[7]_i_204_n_0 ),
        .tmp_15_fu_5126_p9(tmp_15_fu_5126_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177 sparsemux_7_2_8_1_1_U78
       (.q1(q1),
        .\tmp_147_reg_10233_reg[3]_i_186 (\tmp_147_reg_10233_reg[3]_i_812 ),
        .\tmp_147_reg_10233_reg[3]_i_186_0 (\tmp_147_reg_10233_reg[3]_i_812_0 ),
        .\tmp_147_reg_10233_reg[3]_i_186_1 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_186_2 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_186_3 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_251 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_251_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_251_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_307 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_307_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_307_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_444 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_444_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_444_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_17_fu_5220_p9(tmp_17_fu_5220_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178 sparsemux_7_2_8_1_1_U79
       (.\tmp_147_reg_10233_reg[3]_i_186 (\tmp_147_reg_10233_reg[3]_i_812_1 ),
        .\tmp_147_reg_10233_reg[3]_i_186_0 (\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .\tmp_147_reg_10233_reg[3]_i_186_1 (\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .\tmp_147_reg_10233_reg[3]_i_186_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_186_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_186_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_251 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_251_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_251_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_307 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_307_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_307_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_444 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_444_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_444_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_18_fu_5239_p9(tmp_18_fu_5239_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179 sparsemux_7_2_8_1_1_U80
       (.\tmp_147_reg_10233_reg[3]_i_187 (\tmp_147_reg_10233_reg[3]_i_813 ),
        .\tmp_147_reg_10233_reg[3]_i_187_0 (\tmp_147_reg_10233_reg[3]_i_813_0 ),
        .\tmp_147_reg_10233_reg[3]_i_187_1 (\tmp_147_reg_10233_reg[3]_i_813_1 ),
        .\tmp_147_reg_10233_reg[3]_i_187_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_187_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_187_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_252 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_252_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_252_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_308 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_308_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_308_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_445 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_445_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_445_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_19_fu_5258_p9(tmp_19_fu_5258_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180 sparsemux_7_2_8_1_1_U81
       (.\tmp_147_reg_10233_reg[3]_i_187 (\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .\tmp_147_reg_10233_reg[3]_i_187_0 (\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .\tmp_147_reg_10233_reg[3]_i_187_1 (\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .\tmp_147_reg_10233_reg[3]_i_187_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_187_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_187_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_252 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_252_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_252_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_308 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_308_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_308_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_445 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_445_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_445_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_20_fu_5277_p9(tmp_20_fu_5277_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181 sparsemux_7_2_8_1_1_U82
       (.\tmp_147_reg_10233_reg[3]_i_184 (\tmp_147_reg_10233_reg[3]_i_810 ),
        .\tmp_147_reg_10233_reg[3]_i_184_0 (\tmp_147_reg_10233_reg[3]_i_810_0 ),
        .\tmp_147_reg_10233_reg[3]_i_184_1 (\tmp_147_reg_10233_reg[3]_i_810_1 ),
        .\tmp_147_reg_10233_reg[3]_i_184_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_184_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_184_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_249 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_249_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_249_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_305 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_305_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_305_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_442 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_442_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_442_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_21_fu_5296_p9(tmp_21_fu_5296_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182 sparsemux_7_2_8_1_1_U83
       (.\tmp_147_reg_10233_reg[3]_i_184 (\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .\tmp_147_reg_10233_reg[3]_i_184_0 (\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .\tmp_147_reg_10233_reg[3]_i_184_1 (\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .\tmp_147_reg_10233_reg[3]_i_184_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_184_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_184_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_249 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_249_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_249_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_305 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_305_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_305_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_442 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_442_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_442_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_22_fu_5315_p9(tmp_22_fu_5315_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183 sparsemux_7_2_8_1_1_U84
       (.\tmp_147_reg_10233_reg[3]_i_185 (\tmp_147_reg_10233_reg[3]_i_811 ),
        .\tmp_147_reg_10233_reg[3]_i_185_0 (\tmp_147_reg_10233_reg[3]_i_811_0 ),
        .\tmp_147_reg_10233_reg[3]_i_185_1 (\tmp_147_reg_10233_reg[3]_i_811_1 ),
        .\tmp_147_reg_10233_reg[3]_i_185_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_185_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_185_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_250 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_250_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_250_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_306 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_306_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_306_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_443 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_443_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_443_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_23_fu_5334_p9(tmp_23_fu_5334_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184 sparsemux_7_2_8_1_1_U85
       (.\tmp_147_reg_10233_reg[3]_i_185 (\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .\tmp_147_reg_10233_reg[3]_i_185_0 (\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .\tmp_147_reg_10233_reg[3]_i_185_1 (\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .\tmp_147_reg_10233_reg[3]_i_185_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_185_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_185_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_250 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_250_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_250_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_306 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_306_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_306_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_443 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_443_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_443_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_24_fu_5353_p9(tmp_24_fu_5353_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185 sparsemux_7_2_8_1_1_U86
       (.\tmp_147_reg_10233_reg[3]_i_182 (\tmp_147_reg_10233_reg[3]_i_808 ),
        .\tmp_147_reg_10233_reg[3]_i_182_0 (\tmp_147_reg_10233_reg[3]_i_808_0 ),
        .\tmp_147_reg_10233_reg[3]_i_182_1 (\tmp_147_reg_10233_reg[3]_i_808_1 ),
        .\tmp_147_reg_10233_reg[3]_i_182_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_182_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_182_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_247 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_247_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_247_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_303 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_303_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_303_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_440 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_440_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_440_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_25_fu_5372_p9(tmp_25_fu_5372_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186 sparsemux_7_2_8_1_1_U87
       (.\tmp_147_reg_10233_reg[3]_i_182 (\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .\tmp_147_reg_10233_reg[3]_i_182_0 (\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .\tmp_147_reg_10233_reg[3]_i_182_1 (\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .\tmp_147_reg_10233_reg[3]_i_182_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_182_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_182_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_247 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_247_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_247_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_303 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_303_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_303_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_440 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_440_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_440_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_26_fu_5391_p9(tmp_26_fu_5391_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187 sparsemux_7_2_8_1_1_U88
       (.\tmp_147_reg_10233_reg[3]_i_183 (\tmp_147_reg_10233_reg[3]_i_809 ),
        .\tmp_147_reg_10233_reg[3]_i_183_0 (\tmp_147_reg_10233_reg[3]_i_809_0 ),
        .\tmp_147_reg_10233_reg[3]_i_183_1 (\tmp_147_reg_10233_reg[3]_i_809_1 ),
        .\tmp_147_reg_10233_reg[3]_i_183_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_183_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_183_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_248 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_248_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_248_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_304 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_304_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_304_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_441 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_441_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_441_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_27_fu_5410_p9(tmp_27_fu_5410_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188 sparsemux_7_2_8_1_1_U89
       (.\tmp_147_reg_10233_reg[3]_i_183 (\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .\tmp_147_reg_10233_reg[3]_i_183_0 (\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .\tmp_147_reg_10233_reg[3]_i_183_1 (\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .\tmp_147_reg_10233_reg[3]_i_183_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_183_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_183_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_248 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_248_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_248_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_304 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_304_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_304_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_441 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_441_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_441_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_28_fu_5429_p9(tmp_28_fu_5429_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189 sparsemux_7_2_8_1_1_U90
       (.\tmp_147_reg_10233_reg[3]_i_180 (\tmp_147_reg_10233_reg[3]_i_806 ),
        .\tmp_147_reg_10233_reg[3]_i_180_0 (\tmp_147_reg_10233_reg[3]_i_806_0 ),
        .\tmp_147_reg_10233_reg[3]_i_180_1 (\tmp_147_reg_10233_reg[3]_i_806_1 ),
        .\tmp_147_reg_10233_reg[3]_i_180_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_180_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_180_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_245 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_245_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_245_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_301 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_301_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_301_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_438 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_438_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_438_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_29_fu_5448_p9(tmp_29_fu_5448_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190 sparsemux_7_2_8_1_1_U91
       (.\tmp_147_reg_10233_reg[3]_i_180 (\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .\tmp_147_reg_10233_reg[3]_i_180_0 (\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .\tmp_147_reg_10233_reg[3]_i_180_1 (\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .\tmp_147_reg_10233_reg[3]_i_180_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_180_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_180_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_245 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_245_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_245_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_301 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_301_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_301_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_438 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_438_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_438_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_30_fu_5467_p9(tmp_30_fu_5467_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191 sparsemux_7_2_8_1_1_U92
       (.\tmp_147_reg_10233_reg[3]_i_181 (\tmp_147_reg_10233_reg[3]_i_807 ),
        .\tmp_147_reg_10233_reg[3]_i_181_0 (\tmp_147_reg_10233_reg[3]_i_807_0 ),
        .\tmp_147_reg_10233_reg[3]_i_181_1 (\tmp_147_reg_10233_reg[3]_i_807_1 ),
        .\tmp_147_reg_10233_reg[3]_i_181_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_181_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_181_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_246 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_246_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_246_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_302 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_302_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_302_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_439 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_439_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_439_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_31_fu_5486_p9(tmp_31_fu_5486_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192 sparsemux_7_2_8_1_1_U93
       (.\tmp_147_reg_10233_reg[3]_i_181 (\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .\tmp_147_reg_10233_reg[3]_i_181_0 (\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .\tmp_147_reg_10233_reg[3]_i_181_1 (\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .\tmp_147_reg_10233_reg[3]_i_181_2 (\tmp_147_reg_10233[3]_i_823_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_181_3 (\tmp_147_reg_10233[3]_i_824_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_181_4 (\tmp_147_reg_10233[3]_i_822_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_246 (\tmp_147_reg_10233[3]_i_1018_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_246_0 (\tmp_147_reg_10233[3]_i_1019_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_246_1 (\tmp_147_reg_10233[3]_i_1017_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_302 (\tmp_147_reg_10233[3]_i_1117_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_302_0 (\tmp_147_reg_10233[3]_i_1118_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_302_1 (\tmp_147_reg_10233[3]_i_1116_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_439 (\tmp_147_reg_10233[3]_i_1375_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_439_0 (\tmp_147_reg_10233[3]_i_1376_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_439_1 (\tmp_147_reg_10233[3]_i_1377_n_0 ),
        .tmp_32_fu_5505_p9(tmp_32_fu_5505_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193 sparsemux_7_2_8_1_1_U95
       (.q0(q0),
        .\tmp_147_reg_10233_reg[3]_i_516 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_516_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_516_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_676 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_676_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_676_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772 (\tmp_147_reg_10233_reg[3]_i_820 ),
        .\tmp_147_reg_10233_reg[3]_i_772_0 (\tmp_147_reg_10233_reg[3]_i_820_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772_1 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772_2 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772_3 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_34_fu_5599_p9(tmp_34_fu_5599_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194 sparsemux_7_2_8_1_1_U96
       (.\tmp_147_reg_10233_reg[3]_i_516 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_516_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_516_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_676 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_676_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_676_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772 (\tmp_147_reg_10233_reg[3]_i_820_1 ),
        .\tmp_147_reg_10233_reg[3]_i_772_0 (\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .\tmp_147_reg_10233_reg[3]_i_772_1 (\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .\tmp_147_reg_10233_reg[3]_i_772_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_772_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_35_fu_5618_p9(tmp_35_fu_5618_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195 sparsemux_7_2_8_1_1_U97
       (.\tmp_147_reg_10233_reg[3]_i_517 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_517_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_517_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_677 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_677_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_677_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773 (\tmp_147_reg_10233_reg[3]_i_821 ),
        .\tmp_147_reg_10233_reg[3]_i_773_0 (\tmp_147_reg_10233_reg[3]_i_821_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773_1 (\tmp_147_reg_10233_reg[3]_i_821_1 ),
        .\tmp_147_reg_10233_reg[3]_i_773_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_36_fu_5637_p9(tmp_36_fu_5637_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196 sparsemux_7_2_8_1_1_U98
       (.\tmp_147_reg_10233_reg[3]_i_517 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_517_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_517_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_677 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_677_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_677_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773 (\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .\tmp_147_reg_10233_reg[3]_i_773_0 (\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .\tmp_147_reg_10233_reg[3]_i_773_1 (\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .\tmp_147_reg_10233_reg[3]_i_773_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_773_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_37_fu_5656_p9(tmp_37_fu_5656_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197 sparsemux_7_2_8_1_1_U99
       (.\tmp_147_reg_10233_reg[3]_i_514 (\tmp_147_reg_10233[3]_i_1384_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_514_0 (\tmp_147_reg_10233[3]_i_1385_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_514_1 (\tmp_147_reg_10233[3]_i_1386_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_674 (\trunc_ln50_reg_10238[7]_i_271_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_674_0 (\trunc_ln50_reg_10238[7]_i_272_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_674_1 (\trunc_ln50_reg_10238[7]_i_273_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770 (\tmp_147_reg_10233_reg[3]_i_818 ),
        .\tmp_147_reg_10233_reg[3]_i_770_0 (\tmp_147_reg_10233_reg[3]_i_818_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770_1 (\tmp_147_reg_10233_reg[3]_i_818_1 ),
        .\tmp_147_reg_10233_reg[3]_i_770_2 (\tmp_147_reg_10233[3]_i_1381_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770_3 (\tmp_147_reg_10233[3]_i_1382_n_0 ),
        .\tmp_147_reg_10233_reg[3]_i_770_4 (\tmp_147_reg_10233[3]_i_1383_n_0 ),
        .tmp_38_fu_5675_p9(tmp_38_fu_5675_p9));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[0]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[1]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[2]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[3]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[4]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[5]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9 " *) 
  SRL16E \tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(tmp_146_cast_reg_8160_pp0_iter1_reg[6]),
        .Q(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9_n_0 ));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[0]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[4]),
        .R(1'b0));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[1]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[5]),
        .R(1'b0));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[2]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[6]),
        .R(1'b0));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[3]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[7]),
        .R(1'b0));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[4]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[8]),
        .R(1'b0));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[5]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[9]),
        .R(1'b0));
  FDRE \tmp_146_cast_reg_8160_pp0_iter11_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_146_cast_reg_8160_pp0_iter10_reg_reg[6]_srl9_n_0 ),
        .Q(tmp_143_fu_4725_p3[10]),
        .R(1'b0));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_146_cast_reg_8160_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mul_ln42_fu_4274_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_146_cast_reg_8160_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_146_cast_reg_8160_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_146_cast_reg_8160_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_146_cast_reg_8160_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_146_cast_reg_8160_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_146_cast_reg_8160_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_146_cast_reg_8160_reg_P_UNCONNECTED[47:17],tmp_146_cast_reg_8160_pp0_iter1_reg,tmp_146_cast_reg_8160_reg_n_96,tmp_146_cast_reg_8160_reg_n_97,tmp_146_cast_reg_8160_reg_n_98,tmp_146_cast_reg_8160_reg_n_99,tmp_146_cast_reg_8160_reg_n_100,tmp_146_cast_reg_8160_reg_n_101,tmp_146_cast_reg_8160_reg_n_102,tmp_146_cast_reg_8160_reg_n_103,tmp_146_cast_reg_8160_reg_n_104,tmp_146_cast_reg_8160_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_146_cast_reg_8160_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_146_cast_reg_8160_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_146_cast_reg_8160_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_146_cast_reg_8160_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_146_cast_reg_8160_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    tmp_146_cast_reg_8160_reg_i_11
       (.I0(\y_fu_240_reg_n_0_[5] ),
        .I1(\y_fu_240_reg_n_0_[6] ),
        .I2(\y_fu_240_reg_n_0_[7] ),
        .I3(\y_fu_240_reg_n_0_[4] ),
        .I4(\y_fu_240_reg_n_0_[2] ),
        .I5(\y_fu_240_reg_n_0_[3] ),
        .O(tmp_146_cast_reg_8160_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    tmp_146_cast_reg_8160_reg_i_12
       (.I0(\y_fu_240_reg_n_0_[0] ),
        .I1(x_fu_236[6]),
        .I2(x_fu_236[7]),
        .I3(\x_fu_236[7]_i_2_n_0 ),
        .O(tmp_146_cast_reg_8160_reg_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    tmp_146_cast_reg_8160_reg_i_13
       (.I0(\y_fu_240_reg_n_0_[3] ),
        .I1(\y_fu_240_reg_n_0_[2] ),
        .I2(\y_fu_240_reg_n_0_[4] ),
        .O(tmp_146_cast_reg_8160_reg_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00BFFFFF)) 
    tmp_146_cast_reg_8160_reg_i_14
       (.I0(\x_fu_236[7]_i_2_n_0 ),
        .I1(x_fu_236[7]),
        .I2(x_fu_236[6]),
        .I3(\y_fu_240_reg_n_0_[0] ),
        .I4(\y_fu_240_reg_n_0_[1] ),
        .O(tmp_146_cast_reg_8160_reg_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    tmp_146_cast_reg_8160_reg_i_9
       (.I0(tmp_146_cast_reg_8160_reg_i_14_n_0),
        .I1(\y_fu_240_reg_n_0_[3] ),
        .I2(\y_fu_240_reg_n_0_[2] ),
        .I3(\y_fu_240_reg_n_0_[4] ),
        .I4(\y_fu_240_reg_n_0_[5] ),
        .O(tmp_146_cast_reg_8160_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_147_reg_10233[3]_i_10 
       (.I0(py_fu_7961_p2[5]),
        .I1(py_fu_7961_p2[3]),
        .I2(py_fu_7961_p2[1]),
        .I3(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I4(py_fu_7961_p2[2]),
        .I5(py_fu_7961_p2[4]),
        .O(\tmp_147_reg_10233[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1017 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1017_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1018 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1018_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1019 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1019_n_0 ));
  LUT6 #(
    .INIT(64'h00808888AAAAAAAA)) 
    \tmp_147_reg_10233[3]_i_102 
       (.I0(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_94_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_135_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .I5(\trunc_ln50_reg_10238[7]_i_93_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_147_reg_10233[3]_i_103 
       (.I0(tmp_135_fu_7806_p35[7]),
        .I1(tmp_16_fu_5145_p35[7]),
        .O(\tmp_147_reg_10233[3]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \tmp_147_reg_10233[3]_i_104 
       (.I0(\tmp_147_reg_10233[3]_i_122_n_0 ),
        .I1(tmp_16_fu_5145_p35[3]),
        .I2(tmp_135_fu_7806_p35[3]),
        .I3(tmp_16_fu_5145_p35[4]),
        .I4(tmp_135_fu_7806_p35[4]),
        .O(\tmp_147_reg_10233[3]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \tmp_147_reg_10233[3]_i_107 
       (.I0(\trunc_ln50_reg_10238[7]_i_93_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_135_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_94_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_147_reg_10233[3]_i_11 
       (.I0(py_fu_7961_p2[6]),
        .I1(py_fu_7961_p2[4]),
        .I2(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .I3(py_fu_7961_p2[5]),
        .I4(py_fu_7961_p2[7]),
        .I5(py_fu_7961_p2[8]),
        .O(\tmp_147_reg_10233[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1116 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1116_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1117 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1117_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1118 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1118_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \tmp_147_reg_10233[3]_i_12 
       (.I0(px_fu_7921_p2[8]),
        .I1(px_fu_7921_p2[7]),
        .I2(\tmp_147_reg_10233[3]_i_36_n_0 ),
        .I3(px_fu_7921_p2[6]),
        .I4(px_fu_7921_p2[9]),
        .O(\tmp_147_reg_10233[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBB2BFFFF0000BB2B)) 
    \tmp_147_reg_10233[3]_i_122 
       (.I0(tmp_135_fu_7806_p35[1]),
        .I1(tmp_16_fu_5145_p35[1]),
        .I2(tmp_16_fu_5145_p35[0]),
        .I3(tmp_135_fu_7806_p35[0]),
        .I4(tmp_16_fu_5145_p35[2]),
        .I5(tmp_135_fu_7806_p35[2]),
        .O(\tmp_147_reg_10233[3]_i_122_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_147_reg_10233[3]_i_123 
       (.I0(tmp_16_fu_5145_p35[5]),
        .I1(tmp_135_fu_7806_p35[5]),
        .O(\tmp_147_reg_10233[3]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_147_reg_10233[3]_i_134 
       (.I0(\tmp_147_reg_10233[3]_i_122_n_0 ),
        .I1(tmp_16_fu_5145_p35[3]),
        .I2(tmp_135_fu_7806_p35[3]),
        .O(\tmp_147_reg_10233[3]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hBB2BFFFF0000BB2B)) 
    \tmp_147_reg_10233[3]_i_135 
       (.I0(tmp_101_fu_7044_p35[1]),
        .I1(tmp_50_fu_5903_p35[1]),
        .I2(tmp_50_fu_5903_p35[0]),
        .I3(tmp_101_fu_7044_p35[0]),
        .I4(tmp_50_fu_5903_p35[2]),
        .I5(tmp_101_fu_7044_p35[2]),
        .O(\tmp_147_reg_10233[3]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1375 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1375_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1376 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1376_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1377 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1377_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1378 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1378_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1379 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1379_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1380 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1380_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1381 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1381_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1382 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1382_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1383 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1383_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1384 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1384_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1385 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1385_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1386 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1386_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1387 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1387_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_1388 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_1388_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_1389 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_1389_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_147_reg_10233[3]_i_14 
       (.I0(px_fu_7921_p2[6]),
        .I1(\tmp_147_reg_10233[3]_i_36_n_0 ),
        .I2(px_fu_7921_p2[7]),
        .I3(px_fu_7921_p2[8]),
        .O(\tmp_147_reg_10233[3]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \tmp_147_reg_10233[3]_i_15 
       (.I0(px_fu_7921_p2[8]),
        .I1(px_fu_7921_p2[7]),
        .I2(\tmp_147_reg_10233[3]_i_36_n_0 ),
        .I3(px_fu_7921_p2[6]),
        .I4(\tmp_147_reg_10233_reg[3]_i_13_n_5 ),
        .O(\tmp_147_reg_10233[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    \tmp_147_reg_10233[3]_i_16 
       (.I0(tmp_118_fu_7427_p35[7]),
        .I1(tmp_33_fu_5524_p35[7]),
        .I2(\tmp_147_reg_10233[3]_i_43_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_44_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_45_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_147_reg_10233[3]_i_162 
       (.I0(tmp_67_fu_6286_p35[7]),
        .I1(tmp_84_fu_6665_p35[7]),
        .O(\tmp_147_reg_10233[3]_i_162_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \tmp_147_reg_10233[3]_i_167 
       (.I0(\trunc_ln50_reg_10238[7]_i_156_n_0 ),
        .I1(tmp_67_fu_6286_p35[3]),
        .I2(tmp_84_fu_6665_p35[3]),
        .I3(tmp_67_fu_6286_p35[4]),
        .I4(tmp_84_fu_6665_p35[4]),
        .O(\tmp_147_reg_10233[3]_i_167_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_147_reg_10233[3]_i_168 
       (.I0(tmp_84_fu_6665_p35[5]),
        .I1(tmp_67_fu_6286_p35[5]),
        .O(\tmp_147_reg_10233[3]_i_168_n_0 ));
  LUT6 #(
    .INIT(64'h20A22020A2A220A2)) 
    \tmp_147_reg_10233[3]_i_169 
       (.I0(\tmp_147_reg_10233[3]_i_381_n_0 ),
        .I1(tmp_84_fu_6665_p35[4]),
        .I2(tmp_67_fu_6286_p35[4]),
        .I3(tmp_84_fu_6665_p35[3]),
        .I4(tmp_67_fu_6286_p35[3]),
        .I5(\trunc_ln50_reg_10238[7]_i_156_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_169_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \tmp_147_reg_10233[3]_i_17 
       (.I0(\tmp_147_reg_10233[3]_i_46_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_48_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hDB4DB2DB)) 
    \tmp_147_reg_10233[3]_i_18 
       (.I0(\tmp_147_reg_10233[3]_i_45_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_44_n_0 ),
        .I2(tmp_118_fu_7427_p35[7]),
        .I3(tmp_33_fu_5524_p35[7]),
        .I4(\tmp_147_reg_10233[3]_i_43_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \tmp_147_reg_10233[3]_i_19 
       (.I0(\tmp_147_reg_10233[3]_i_17_n_0 ),
        .I1(tmp_118_fu_7427_p35[7]),
        .I2(tmp_33_fu_5524_p35[7]),
        .I3(\tmp_147_reg_10233[3]_i_43_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_44_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_45_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_147_reg_10233[3]_i_2 
       (.I0(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I1(py_fu_7961_p2[9]),
        .I2(py_fu_7961_p2[6]),
        .I3(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I4(py_fu_7961_p2[7]),
        .I5(py_fu_7961_p2[8]),
        .O(\tmp_147_reg_10233[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF770F880)) 
    \tmp_147_reg_10233[3]_i_20 
       (.I0(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_51_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_52_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_53_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \tmp_147_reg_10233[3]_i_21 
       (.I0(tmp_118_fu_7427_p35[4]),
        .I1(tmp_33_fu_5524_p35[4]),
        .I2(\tmp_147_reg_10233[3]_i_56_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_57_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_58_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_212 
       (.I0(tmp_135_fu_7806_p35[5]),
        .I1(tmp_16_fu_5145_p35[5]),
        .O(\tmp_147_reg_10233[3]_i_212_n_0 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \tmp_147_reg_10233[3]_i_22 
       (.I0(tmp_118_fu_7427_p35[3]),
        .I1(tmp_33_fu_5524_p35[3]),
        .I2(\tmp_147_reg_10233[3]_i_61_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_62_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_63_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFF696900)) 
    \tmp_147_reg_10233[3]_i_23 
       (.I0(tmp_118_fu_7427_p35[2]),
        .I1(tmp_33_fu_5524_p35[2]),
        .I2(\tmp_147_reg_10233[3]_i_66_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_67_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_68_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \tmp_147_reg_10233[3]_i_24 
       (.I0(\tmp_147_reg_10233[3]_i_69_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_70_n_0 ),
        .I2(tmp6_fu_7927_p2),
        .I3(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_147_reg_10233[3]_i_25 
       (.I0(\tmp_147_reg_10233[3]_i_69_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_70_n_0 ),
        .I2(tmp6_fu_7927_p2),
        .I3(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_147_reg_10233[3]_i_26 
       (.I0(\tmp_147_reg_10233[3]_i_73_n_0 ),
        .I1(sub_ln45_cast1_fu_7887_p1[1]),
        .O(\tmp_147_reg_10233[3]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_147_reg_10233[3]_i_27 
       (.I0(tmp_50_fu_5903_p35[0]),
        .I1(tmp_101_fu_7044_p35[0]),
        .O(\tmp_147_reg_10233[3]_i_27_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_147_reg_10233[3]_i_28 
       (.I0(\tmp_147_reg_10233[3]_i_46_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_48_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_20_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8778788778878778)) 
    \tmp_147_reg_10233[3]_i_29 
       (.I0(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_21_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_51_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_52_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_53_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555556)) 
    \tmp_147_reg_10233[3]_i_3 
       (.I0(py_fu_7961_p2[9]),
        .I1(py_fu_7961_p2[6]),
        .I2(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I3(py_fu_7961_p2[7]),
        .I4(py_fu_7961_p2[8]),
        .I5(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .O(\tmp_147_reg_10233[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_147_reg_10233[3]_i_30 
       (.I0(tmp_118_fu_7427_p35[4]),
        .I1(tmp_33_fu_5524_p35[4]),
        .I2(\tmp_147_reg_10233[3]_i_56_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_22_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_57_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_58_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_147_reg_10233[3]_i_31 
       (.I0(tmp_118_fu_7427_p35[3]),
        .I1(tmp_33_fu_5524_p35[3]),
        .I2(\tmp_147_reg_10233[3]_i_61_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_23_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_62_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_63_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \tmp_147_reg_10233[3]_i_32 
       (.I0(tmp_118_fu_7427_p35[2]),
        .I1(tmp_33_fu_5524_p35[2]),
        .I2(\tmp_147_reg_10233[3]_i_66_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_24_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_67_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_68_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h6996966969966996)) 
    \tmp_147_reg_10233[3]_i_33 
       (.I0(\tmp_147_reg_10233[3]_i_69_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_70_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .I3(tmp6_fu_7927_p2),
        .I4(\tmp_147_reg_10233[3]_i_73_n_0 ),
        .I5(sub_ln45_cast1_fu_7887_p1[1]),
        .O(\tmp_147_reg_10233[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_147_reg_10233[3]_i_34 
       (.I0(sub_ln45_cast1_fu_7887_p1[1]),
        .I1(\tmp_147_reg_10233[3]_i_73_n_0 ),
        .I2(tmp_118_fu_7427_p35[0]),
        .I3(tmp_33_fu_5524_p35[0]),
        .O(\tmp_147_reg_10233[3]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_147_reg_10233[3]_i_35 
       (.I0(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I1(tmp_135_fu_7806_p35[0]),
        .I2(tmp_16_fu_5145_p35[0]),
        .O(\tmp_147_reg_10233[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_147_reg_10233[3]_i_36 
       (.I0(px_fu_7921_p2[5]),
        .I1(px_fu_7921_p2[3]),
        .I2(px_fu_7921_p2[1]),
        .I3(px_fu_7921_p2[0]),
        .I4(px_fu_7921_p2[2]),
        .I5(px_fu_7921_p2[4]),
        .O(\tmp_147_reg_10233[3]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h7000FF70)) 
    \tmp_147_reg_10233[3]_i_37 
       (.I0(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_77_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_78_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_79_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_44_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFA2A200A200FFA2)) 
    \tmp_147_reg_10233[3]_i_38 
       (.I0(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_52_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_80_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_81_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_147_reg_10233[3]_i_381 
       (.I0(tmp_67_fu_6286_p35[5]),
        .I1(tmp_84_fu_6665_p35[5]),
        .O(\tmp_147_reg_10233[3]_i_381_n_0 ));
  LUT6 #(
    .INIT(64'hBB2B2B2B44D4D4D4)) 
    \tmp_147_reg_10233[3]_i_39 
       (.I0(\tmp_147_reg_10233[3]_i_44_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_79_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_78_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_77_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_82_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA5556)) 
    \tmp_147_reg_10233[3]_i_4 
       (.I0(py_fu_7961_p2[8]),
        .I1(py_fu_7961_p2[7]),
        .I2(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I3(py_fu_7961_p2[6]),
        .I4(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .O(\tmp_147_reg_10233[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6A5595AA95AA6A55)) 
    \tmp_147_reg_10233[3]_i_40 
       (.I0(\tmp_147_reg_10233[3]_i_38_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_77_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_78_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_44_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_79_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \tmp_147_reg_10233[3]_i_43 
       (.I0(\tmp_147_reg_10233[3]_i_91_n_0 ),
        .I1(tmp_33_fu_5524_p35[5]),
        .I2(tmp_118_fu_7427_p35[5]),
        .I3(tmp_33_fu_5524_p35[6]),
        .I4(tmp_118_fu_7427_p35[6]),
        .O(\tmp_147_reg_10233[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hDDD40000FFFFDDD4)) 
    \tmp_147_reg_10233[3]_i_44 
       (.I0(tmp_135_fu_7806_p35[6]),
        .I1(tmp_16_fu_5145_p35[6]),
        .I2(\tmp_147_reg_10233[3]_i_98_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_99_n_0 ),
        .I4(tmp_16_fu_5145_p35[7]),
        .I5(tmp_135_fu_7806_p35[7]),
        .O(\tmp_147_reg_10233[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h08AA0000AAAAAAAA)) 
    \tmp_147_reg_10233[3]_i_45 
       (.I0(\tmp_147_reg_10233[3]_i_77_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_102_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_78_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \tmp_147_reg_10233[3]_i_46 
       (.I0(tmp_118_fu_7427_p35[6]),
        .I1(tmp_33_fu_5524_p35[6]),
        .I2(tmp_118_fu_7427_p35[5]),
        .I3(tmp_33_fu_5524_p35[5]),
        .I4(\tmp_147_reg_10233[3]_i_91_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h9A59AAAA55559A59)) 
    \tmp_147_reg_10233[3]_i_47 
       (.I0(\tmp_147_reg_10233[3]_i_103_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_104_n_0 ),
        .I2(tmp_16_fu_5145_p35[5]),
        .I3(tmp_135_fu_7806_p35[5]),
        .I4(tmp_16_fu_5145_p35[6]),
        .I5(tmp_135_fu_7806_p35[6]),
        .O(\tmp_147_reg_10233[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h9999599959595959)) 
    \tmp_147_reg_10233[3]_i_48 
       (.I0(\tmp_147_reg_10233[3]_i_81_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_107_n_0 ),
        .I5(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_147_reg_10233[3]_i_49 
       (.I0(tmp_101_fu_7044_p35[6]),
        .I1(tmp_50_fu_5903_p35[6]),
        .O(\tmp_147_reg_10233[3]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h0202FD02)) 
    \tmp_147_reg_10233[3]_i_5 
       (.I0(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I1(py_fu_7961_p2[9]),
        .I2(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I3(\tmp_147_reg_10233[3]_i_12_n_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_13_n_5 ),
        .O(\tmp_147_reg_10233[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_147_reg_10233[3]_i_50 
       (.I0(tmp_50_fu_5903_p35[6]),
        .I1(tmp_101_fu_7044_p35[6]),
        .O(\tmp_147_reg_10233[3]_i_50_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_147_reg_10233[3]_i_51 
       (.I0(tmp_118_fu_7427_p35[5]),
        .I1(tmp_33_fu_5524_p35[5]),
        .I2(\tmp_147_reg_10233[3]_i_91_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \tmp_147_reg_10233[3]_i_52 
       (.I0(\tmp_147_reg_10233[3]_i_104_n_0 ),
        .I1(tmp_16_fu_5145_p35[5]),
        .I2(tmp_135_fu_7806_p35[5]),
        .I3(tmp_135_fu_7806_p35[6]),
        .I4(tmp_16_fu_5145_p35[6]),
        .O(\tmp_147_reg_10233[3]_i_52_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \tmp_147_reg_10233[3]_i_53 
       (.I0(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_107_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_147_reg_10233[3]_i_56 
       (.I0(\tmp_147_reg_10233[3]_i_61_n_0 ),
        .I1(tmp_33_fu_5524_p35[3]),
        .I2(tmp_118_fu_7427_p35[3]),
        .O(\tmp_147_reg_10233[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h4D44DD4DB2BB22B2)) 
    \tmp_147_reg_10233[3]_i_57 
       (.I0(tmp_135_fu_7806_p35[4]),
        .I1(tmp_16_fu_5145_p35[4]),
        .I2(tmp_135_fu_7806_p35[3]),
        .I3(tmp_16_fu_5145_p35[3]),
        .I4(\tmp_147_reg_10233[3]_i_122_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_123_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_147_reg_10233[3]_i_58 
       (.I0(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_107_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h1E1E1EE1E1E1E11E)) 
    \tmp_147_reg_10233[3]_i_6 
       (.I0(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_13_n_5 ),
        .I4(\tmp_147_reg_10233[3]_i_14_n_0 ),
        .I5(px_fu_7921_p2[9]),
        .O(\tmp_147_reg_10233[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBB2BFFFF0000BB2B)) 
    \tmp_147_reg_10233[3]_i_61 
       (.I0(tmp_118_fu_7427_p35[1]),
        .I1(tmp_33_fu_5524_p35[1]),
        .I2(tmp_33_fu_5524_p35[0]),
        .I3(tmp_118_fu_7427_p35[0]),
        .I4(tmp_33_fu_5524_p35[2]),
        .I5(tmp_118_fu_7427_p35[2]),
        .O(\tmp_147_reg_10233[3]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_147_reg_10233[3]_i_62 
       (.I0(tmp_16_fu_5145_p35[4]),
        .I1(tmp_135_fu_7806_p35[4]),
        .I2(\tmp_147_reg_10233[3]_i_134_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h78887878)) 
    \tmp_147_reg_10233[3]_i_63 
       (.I0(\trunc_ln50_reg_10238[7]_i_93_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_94_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_135_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hBB2B)) 
    \tmp_147_reg_10233[3]_i_66 
       (.I0(tmp_118_fu_7427_p35[1]),
        .I1(tmp_33_fu_5524_p35[1]),
        .I2(tmp_33_fu_5524_p35[0]),
        .I3(tmp_118_fu_7427_p35[0]),
        .O(\tmp_147_reg_10233[3]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_147_reg_10233[3]_i_67 
       (.I0(tmp_135_fu_7806_p35[3]),
        .I1(tmp_16_fu_5145_p35[3]),
        .I2(\tmp_147_reg_10233[3]_i_122_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tmp_147_reg_10233[3]_i_68 
       (.I0(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_135_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_147_reg_10233[3]_i_69 
       (.I0(tmp_101_fu_7044_p35[2]),
        .I1(tmp_50_fu_5903_p35[2]),
        .O(\tmp_147_reg_10233[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h5554AAABAAAB5554)) 
    \tmp_147_reg_10233[3]_i_7 
       (.I0(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I1(py_fu_7961_p2[6]),
        .I2(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I3(py_fu_7961_p2[7]),
        .I4(py_fu_7961_p2[8]),
        .I5(\tmp_147_reg_10233[3]_i_15_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hBB2B)) 
    \tmp_147_reg_10233[3]_i_70 
       (.I0(tmp_101_fu_7044_p35[1]),
        .I1(tmp_50_fu_5903_p35[1]),
        .I2(tmp_50_fu_5903_p35[0]),
        .I3(tmp_101_fu_7044_p35[0]),
        .O(\tmp_147_reg_10233[3]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_147_reg_10233[3]_i_71 
       (.I0(tmp_33_fu_5524_p35[0]),
        .I1(tmp_118_fu_7427_p35[0]),
        .I2(tmp_118_fu_7427_p35[1]),
        .I3(tmp_33_fu_5524_p35[1]),
        .O(tmp6_fu_7927_p2));
  LUT6 #(
    .INIT(64'h44D4BB2BBB2B44D4)) 
    \tmp_147_reg_10233[3]_i_72 
       (.I0(tmp_135_fu_7806_p35[1]),
        .I1(tmp_16_fu_5145_p35[1]),
        .I2(tmp_16_fu_5145_p35[0]),
        .I3(tmp_135_fu_7806_p35[0]),
        .I4(tmp_135_fu_7806_p35[2]),
        .I5(tmp_16_fu_5145_p35[2]),
        .O(\tmp_147_reg_10233[3]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \tmp_147_reg_10233[3]_i_73 
       (.I0(tmp_101_fu_7044_p35[1]),
        .I1(tmp_50_fu_5903_p35[1]),
        .I2(tmp_50_fu_5903_p35[0]),
        .I3(tmp_101_fu_7044_p35[0]),
        .O(\tmp_147_reg_10233[3]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \tmp_147_reg_10233[3]_i_74 
       (.I0(tmp_16_fu_5145_p35[0]),
        .I1(tmp_135_fu_7806_p35[0]),
        .I2(tmp_135_fu_7806_p35[1]),
        .I3(tmp_16_fu_5145_p35[1]),
        .O(sub_ln45_cast1_fu_7887_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_147_reg_10233[3]_i_77 
       (.I0(tmp_101_fu_7044_p35[7]),
        .I1(tmp_50_fu_5903_p35[7]),
        .O(\tmp_147_reg_10233[3]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_147_reg_10233[3]_i_78 
       (.I0(tmp_50_fu_5903_p35[7]),
        .I1(tmp_101_fu_7044_p35[7]),
        .O(\tmp_147_reg_10233[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h65A66565A6A665A6)) 
    \tmp_147_reg_10233[3]_i_79 
       (.I0(\tmp_147_reg_10233[3]_i_162_n_0 ),
        .I1(tmp_84_fu_6665_p35[6]),
        .I2(tmp_67_fu_6286_p35[6]),
        .I3(tmp_84_fu_6665_p35[5]),
        .I4(tmp_67_fu_6286_p35[5]),
        .I5(\tmp_147_reg_10233[3]_i_167_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_79_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h69669969)) 
    \tmp_147_reg_10233[3]_i_80 
       (.I0(tmp_84_fu_6665_p35[6]),
        .I1(tmp_67_fu_6286_p35[6]),
        .I2(tmp_84_fu_6665_p35[5]),
        .I3(tmp_67_fu_6286_p35[5]),
        .I4(\tmp_147_reg_10233[3]_i_167_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_147_reg_10233[3]_i_81 
       (.I0(\tmp_147_reg_10233[3]_i_77_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_78_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h2F02FFFF00002F02)) 
    \tmp_147_reg_10233[3]_i_82 
       (.I0(\tmp_147_reg_10233[3]_i_168_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_169_n_0 ),
        .I2(tmp_67_fu_6286_p35[6]),
        .I3(tmp_84_fu_6665_p35[6]),
        .I4(tmp_67_fu_6286_p35[7]),
        .I5(tmp_84_fu_6665_p35[7]),
        .O(\tmp_147_reg_10233[3]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_147_reg_10233[3]_i_822 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_822_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_823 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\tmp_147_reg_10233[3]_i_823_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_824 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\tmp_147_reg_10233[3]_i_824_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \tmp_147_reg_10233[3]_i_91 
       (.I0(\tmp_147_reg_10233[3]_i_61_n_0 ),
        .I1(tmp_33_fu_5524_p35[3]),
        .I2(tmp_118_fu_7427_p35[3]),
        .I3(tmp_33_fu_5524_p35[4]),
        .I4(tmp_118_fu_7427_p35[4]),
        .O(\tmp_147_reg_10233[3]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_147_reg_10233[3]_i_98 
       (.I0(tmp_16_fu_5145_p35[5]),
        .I1(tmp_135_fu_7806_p35[5]),
        .O(\tmp_147_reg_10233[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'h000000004D44DD4D)) 
    \tmp_147_reg_10233[3]_i_99 
       (.I0(tmp_135_fu_7806_p35[4]),
        .I1(tmp_16_fu_5145_p35[4]),
        .I2(tmp_135_fu_7806_p35[3]),
        .I3(tmp_16_fu_5145_p35[3]),
        .I4(\tmp_147_reg_10233[3]_i_122_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_212_n_0 ),
        .O(\tmp_147_reg_10233[3]_i_99_n_0 ));
  FDRE \tmp_147_reg_10233_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(magnitude_fu_8021_p2[8]),
        .Q(tmp_147_reg_10233[0]),
        .R(1'b0));
  FDRE \tmp_147_reg_10233_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(magnitude_fu_8021_p2[9]),
        .Q(tmp_147_reg_10233[1]),
        .R(1'b0));
  FDRE \tmp_147_reg_10233_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(magnitude_fu_8021_p2[10]),
        .Q(tmp_147_reg_10233[2]),
        .R(1'b0));
  FDRE \tmp_147_reg_10233_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(magnitude_fu_8021_p2[11]),
        .Q(tmp_147_reg_10233[3]),
        .R(1'b0));
  CARRY8 \tmp_147_reg_10233_reg[3]_i_1 
       (.CI(\trunc_ln50_reg_10238_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_147_reg_10233_reg[3]_i_1_CO_UNCONNECTED [7:3],\tmp_147_reg_10233_reg[3]_i_1_n_5 ,\tmp_147_reg_10233_reg[3]_i_1_n_6 ,\tmp_147_reg_10233_reg[3]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_147_reg_10233[3]_i_2_n_0 ,\tmp_147_reg_10233[3]_i_3_n_0 ,\tmp_147_reg_10233[3]_i_4_n_0 }),
        .O({\NLW_tmp_147_reg_10233_reg[3]_i_1_O_UNCONNECTED [7:4],magnitude_fu_8021_p2}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_147_reg_10233[3]_i_5_n_0 ,\tmp_147_reg_10233[3]_i_6_n_0 ,\tmp_147_reg_10233[3]_i_7_n_0 }));
  CARRY8 \tmp_147_reg_10233_reg[3]_i_13 
       (.CI(\trunc_ln50_reg_10238_reg[7]_i_32_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_147_reg_10233_reg[3]_i_13_CO_UNCONNECTED [7:3],\tmp_147_reg_10233_reg[3]_i_13_n_5 ,\NLW_tmp_147_reg_10233_reg[3]_i_13_CO_UNCONNECTED [1],\tmp_147_reg_10233_reg[3]_i_13_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_147_reg_10233[3]_i_37_n_0 ,\tmp_147_reg_10233[3]_i_38_n_0 }),
        .O({\NLW_tmp_147_reg_10233_reg[3]_i_13_O_UNCONNECTED [7:2],px_fu_7921_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_147_reg_10233[3]_i_39_n_0 ,\tmp_147_reg_10233[3]_i_40_n_0 }));
  CARRY8 \tmp_147_reg_10233_reg[3]_i_8 
       (.CI(\tmp_147_reg_10233_reg[3]_i_9_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_147_reg_10233_reg[3]_i_8_CO_UNCONNECTED [7:3],\tmp_147_reg_10233_reg[3]_i_8_n_5 ,\NLW_tmp_147_reg_10233_reg[3]_i_8_CO_UNCONNECTED [1],\tmp_147_reg_10233_reg[3]_i_8_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_147_reg_10233[3]_i_16_n_0 ,\tmp_147_reg_10233[3]_i_17_n_0 }),
        .O({\NLW_tmp_147_reg_10233_reg[3]_i_8_O_UNCONNECTED [7:2],py_fu_7961_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_147_reg_10233[3]_i_18_n_0 ,\tmp_147_reg_10233[3]_i_19_n_0 }));
  CARRY8 \tmp_147_reg_10233_reg[3]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_147_reg_10233_reg[3]_i_9_n_0 ,\tmp_147_reg_10233_reg[3]_i_9_n_1 ,\tmp_147_reg_10233_reg[3]_i_9_n_2 ,\tmp_147_reg_10233_reg[3]_i_9_n_3 ,\tmp_147_reg_10233_reg[3]_i_9_n_4 ,\tmp_147_reg_10233_reg[3]_i_9_n_5 ,\tmp_147_reg_10233_reg[3]_i_9_n_6 ,\tmp_147_reg_10233_reg[3]_i_9_n_7 }),
        .DI({\tmp_147_reg_10233[3]_i_20_n_0 ,\tmp_147_reg_10233[3]_i_21_n_0 ,\tmp_147_reg_10233[3]_i_22_n_0 ,\tmp_147_reg_10233[3]_i_23_n_0 ,\tmp_147_reg_10233[3]_i_24_n_0 ,\tmp_147_reg_10233[3]_i_25_n_0 ,\tmp_147_reg_10233[3]_i_26_n_0 ,\tmp_147_reg_10233[3]_i_27_n_0 }),
        .O({py_fu_7961_p2[7:1],\NLW_tmp_147_reg_10233_reg[3]_i_9_O_UNCONNECTED [0]}),
        .S({\tmp_147_reg_10233[3]_i_28_n_0 ,\tmp_147_reg_10233[3]_i_29_n_0 ,\tmp_147_reg_10233[3]_i_30_n_0 ,\tmp_147_reg_10233[3]_i_31_n_0 ,\tmp_147_reg_10233[3]_i_32_n_0 ,\tmp_147_reg_10233[3]_i_33_n_0 ,\tmp_147_reg_10233[3]_i_34_n_0 ,\tmp_147_reg_10233[3]_i_35_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product_i_8
       (.I0(select_ln40_2_reg_8125_pp0_iter11_reg[0]),
        .O(tmp_product_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_product_i_9
       (.I0(select_ln40_2_reg_8125_pp0_iter11_reg[4]),
        .I1(select_ln40_2_reg_8125_pp0_iter11_reg[2]),
        .I2(select_ln40_2_reg_8125_pp0_iter11_reg[0]),
        .I3(select_ln40_2_reg_8125_pp0_iter11_reg[1]),
        .I4(select_ln40_2_reg_8125_pp0_iter11_reg[3]),
        .I5(select_ln40_2_reg_8125_pp0_iter11_reg[5]),
        .O(tmp_product_i_9_n_0));
  FDRE \trunc_ln40_reg_8167_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln40_reg_8167[0]),
        .Q(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_8167_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln40_reg_8167[1]),
        .Q(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_8167_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(urem_8ns_3ns_2_12_1_U57_n_1),
        .Q(trunc_ln40_reg_8167[0]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_8167_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(urem_8ns_3ns_2_12_1_U57_n_0),
        .Q(trunc_ln40_reg_8167[1]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_n_0 ),
        .Q(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_n_0 ),
        .Q(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_n_0 ),
        .Q(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_n_0 ),
        .Q(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .Q(tmp_143_fu_4725_p3[0]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .Q(tmp_143_fu_4725_p3[1]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .Q(tmp_143_fu_4725_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .Q(tmp_143_fu_4725_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_143_fu_4725_p3[0]),
        .Q(trunc_ln41_reg_8133_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_143_fu_4725_p3[1]),
        .Q(trunc_ln41_reg_8133_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_143_fu_4725_p3[2]),
        .Q(trunc_ln41_reg_8133_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_143_fu_4725_p3[3]),
        .Q(trunc_ln41_reg_8133_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter12_reg[0]),
        .Q(output_r_address0[0]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter12_reg[1]),
        .Q(output_r_address0[1]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter12_reg[2]),
        .Q(output_r_address0[2]),
        .R(1'b0));
  FDRE \trunc_ln41_reg_8133_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln41_reg_8133_pp0_iter12_reg[3]),
        .Q(output_r_address0[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10 " *) 
  SRL16E \trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10 " *) 
  SRL16E \trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[1]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10 " *) 
  SRL16E \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2 
       (.I0(x_fu_236[7]),
        .I1(x_fu_236[6]),
        .I2(x_fu_236[5]),
        .I3(x_fu_236[3]),
        .I4(x_fu_236[4]),
        .O(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[2]_srl10_i_2_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10 " *) 
  SRL16E \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2 
       (.I0(x_fu_236[1]),
        .I1(x_fu_236[0]),
        .I2(x_fu_236[2]),
        .I3(x_fu_236[6]),
        .I4(x_fu_236[7]),
        .I5(x_fu_236[5]),
        .O(\trunc_ln41_reg_8133_pp0_iter9_reg_reg[3]_srl10_i_2_n_0 ));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_n_0 ),
        .Q(trunc_ln45_1_reg_8140_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_n_0 ),
        .Q(trunc_ln45_1_reg_8140_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_n_0 ),
        .Q(trunc_ln45_1_reg_8140_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_n_0 ),
        .Q(trunc_ln45_1_reg_8140_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter10_reg[0]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter10_reg[1]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter10_reg[2]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter11_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter10_reg[3]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter11_reg[0]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter11_reg[1]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter11_reg[2]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter11_reg[3]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter12_reg[0]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter12_reg[1]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter12_reg[2]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter13_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln45_1_reg_8140_pp0_iter13_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_1_reg_8140_pp0_iter12_reg[3]),
        .Q(trunc_ln45_1_reg_8140_pp0_iter13_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10 " *) 
  SRL16E \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_0_in[0]),
        .Q(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[0]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10 " *) 
  SRL16E \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_0_in[1]),
        .Q(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2 
       (.I0(x_fu_236[7]),
        .I1(x_fu_236[6]),
        .I2(x_fu_236[2]),
        .I3(x_fu_236[0]),
        .I4(x_fu_236[1]),
        .O(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[1]_srl10_i_2_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10 " *) 
  SRL16E \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_0_in[2]),
        .Q(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[2]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10 " *) 
  SRL16E \trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(p_0_in[3]),
        .Q(\trunc_ln45_1_reg_8140_pp0_iter9_reg_reg[3]_srl10_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11 " *) 
  SRL16E \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11 " *) 
  SRL16E \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11 " *) 
  SRL16E \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11 " *) 
  SRL16E \trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11_n_0 ));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[0]_srl11_n_0 ),
        .Q(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[1]_srl11_n_0 ),
        .Q(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[2]_srl11_n_0 ),
        .Q(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_2_reg_8153_pp0_iter10_reg_reg[3]_srl11_n_0 ),
        .Q(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_2_reg_8153_pp0_iter11_reg[0]),
        .Q(trunc_ln45_2_reg_8153_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_2_reg_8153_pp0_iter11_reg[1]),
        .Q(trunc_ln45_2_reg_8153_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_2_reg_8153_pp0_iter11_reg[2]),
        .Q(trunc_ln45_2_reg_8153_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln45_2_reg_8153_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln45_2_reg_8153_pp0_iter11_reg[3]),
        .Q(trunc_ln45_2_reg_8153_pp0_iter12_reg[3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11 " *) 
  SRL16E \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11 " *) 
  SRL16E \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11 " *) 
  SRL16E \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11 " *) 
  SRL16E \trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11_n_0 ));
  FDRE \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[0]_srl11_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[0]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[1]_srl11_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[1]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[2]_srl11_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[2]),
        .R(1'b0));
  FDRE \trunc_ln45_3_reg_8146_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_3_reg_8146_pp0_iter10_reg_reg[3]_srl11_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln45_reg_8299[0]_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .O(\trunc_ln45_reg_8299[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln45_reg_8299[0]_rep_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .O(\trunc_ln45_reg_8299[0]_rep_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln45_reg_8299[0]_rep_i_1__0 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .O(\trunc_ln45_reg_8299[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln45_reg_8299[1]_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .O(\trunc_ln45_reg_8299[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln45_reg_8299[1]_rep_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .O(\trunc_ln45_reg_8299[1]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln45_reg_8299[1]_rep_i_1__0 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .O(\trunc_ln45_reg_8299[1]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \trunc_ln45_reg_8299[2]_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .O(\trunc_ln45_reg_8299[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \trunc_ln45_reg_8299[2]_rep_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .O(\trunc_ln45_reg_8299[2]_rep_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \trunc_ln45_reg_8299[2]_rep_i_1__0 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .O(\trunc_ln45_reg_8299[2]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \trunc_ln45_reg_8299[3]_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I3(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .O(\trunc_ln45_reg_8299[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \trunc_ln45_reg_8299[3]_rep_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I3(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .O(\trunc_ln45_reg_8299[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \trunc_ln45_reg_8299[3]_rep_i_1__0 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I3(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .O(\trunc_ln45_reg_8299[3]_rep_i_1__0_n_0 ));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[0]" *) 
  FDRE \trunc_ln45_reg_8299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[0]_i_1_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[0]" *) 
  FDRE \trunc_ln45_reg_8299_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[0]_rep_i_1_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[0]" *) 
  FDRE \trunc_ln45_reg_8299_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[0]_rep_i_1__0_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep__0_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[1]" *) 
  FDRE \trunc_ln45_reg_8299_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[1]_i_1_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[1]" *) 
  FDRE \trunc_ln45_reg_8299_reg[1]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[1]_rep_i_1_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[1]" *) 
  FDRE \trunc_ln45_reg_8299_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[1]_rep_i_1__0_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep__0_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[2]" *) 
  FDRE \trunc_ln45_reg_8299_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[2]_i_1_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[2]" *) 
  FDRE \trunc_ln45_reg_8299_reg[2]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[2]_rep_i_1_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[2]" *) 
  FDRE \trunc_ln45_reg_8299_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[2]_rep_i_1__0_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep__0_0 [2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[3]" *) 
  FDRE \trunc_ln45_reg_8299_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[3]_i_1_n_0 ),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[3]" *) 
  FDRE \trunc_ln45_reg_8299_reg[3]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[3]_rep_i_1_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep_0 [3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "trunc_ln45_reg_8299_reg[3]" *) 
  FDRE \trunc_ln45_reg_8299_reg[3]_rep__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln45_reg_8299[3]_rep_i_1__0_n_0 ),
        .Q(\trunc_ln45_reg_8299_reg[3]_rep__0_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[0]_i_10 
       (.I0(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[1]),
        .I5(\trunc_ln50_reg_10238[7]_i_31_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[0]_i_11 
       (.I0(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I1(px_fu_7921_p2[0]),
        .O(\trunc_ln50_reg_10238[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hAB54)) 
    \trunc_ln50_reg_10238[0]_i_2 
       (.I0(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I1(py_fu_7961_p2[6]),
        .I2(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I3(py_fu_7961_p2[7]),
        .O(\trunc_ln50_reg_10238[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln50_reg_10238[0]_i_3 
       (.I0(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I1(tmp_135_fu_7806_p35[0]),
        .I2(tmp_16_fu_5145_p35[0]),
        .O(\trunc_ln50_reg_10238[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \trunc_ln50_reg_10238[0]_i_4 
       (.I0(py_fu_7961_p2[7]),
        .I1(\trunc_ln50_reg_10238[7]_i_23_n_0 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I3(\trunc_ln50_reg_10238[7]_i_24_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[0]_i_5 
       (.I0(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[6]),
        .I5(\trunc_ln50_reg_10238[7]_i_25_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE0EE1F111F11E0EE)) 
    \trunc_ln50_reg_10238[0]_i_6 
       (.I0(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .I1(py_fu_7961_p2[4]),
        .I2(\trunc_ln50_reg_10238[7]_i_18_n_0 ),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[5]),
        .I5(\trunc_ln50_reg_10238[7]_i_26_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[0]_i_7 
       (.I0(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[4]),
        .I5(\trunc_ln50_reg_10238[7]_i_27_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[0]_i_8 
       (.I0(\trunc_ln50_reg_10238[7]_i_28_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[3]),
        .I5(\trunc_ln50_reg_10238[7]_i_29_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE0EE1F111F11E0EE)) 
    \trunc_ln50_reg_10238[0]_i_9 
       (.I0(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I1(py_fu_7961_p2[1]),
        .I2(\trunc_ln50_reg_10238[7]_i_18_n_0 ),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[2]),
        .I5(\trunc_ln50_reg_10238[7]_i_30_n_0 ),
        .O(\trunc_ln50_reg_10238[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[7]_i_10 
       (.I0(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[6]),
        .I5(\trunc_ln50_reg_10238[7]_i_25_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h44D4BB2BBB2B44D4)) 
    \trunc_ln50_reg_10238[7]_i_100 
       (.I0(tmp_84_fu_6665_p35[1]),
        .I1(tmp_67_fu_6286_p35[1]),
        .I2(tmp_67_fu_6286_p35[0]),
        .I3(tmp_84_fu_6665_p35[0]),
        .I4(tmp_84_fu_6665_p35[2]),
        .I5(tmp_67_fu_6286_p35[2]),
        .O(\trunc_ln50_reg_10238[7]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln50_reg_10238[7]_i_101 
       (.I0(tmp_101_fu_7044_p35[1]),
        .I1(tmp_50_fu_5903_p35[1]),
        .I2(sub_ln45_cast1_fu_7887_p1[1]),
        .O(\trunc_ln50_reg_10238[7]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \trunc_ln50_reg_10238[7]_i_102 
       (.I0(tmp_67_fu_6286_p35[0]),
        .I1(tmp_84_fu_6665_p35[0]),
        .I2(tmp_84_fu_6665_p35[1]),
        .I3(tmp_67_fu_6286_p35[1]),
        .O(\trunc_ln50_reg_10238[7]_i_102_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \trunc_ln50_reg_10238[7]_i_103 
       (.I0(tmp_101_fu_7044_p35[1]),
        .I1(tmp_50_fu_5903_p35[1]),
        .I2(sub_ln45_cast1_fu_7887_p1[1]),
        .O(\trunc_ln50_reg_10238[7]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[7]_i_104 
       (.I0(tmp_67_fu_6286_p35[0]),
        .I1(tmp_84_fu_6665_p35[0]),
        .O(tmp_fu_7891_p2));
  LUT6 #(
    .INIT(64'hB24D0000FFFFFFFF)) 
    \trunc_ln50_reg_10238[7]_i_105 
       (.I0(\tmp_147_reg_10233[3]_i_104_n_0 ),
        .I1(tmp_16_fu_5145_p35[5]),
        .I2(tmp_135_fu_7806_p35[5]),
        .I3(\trunc_ln50_reg_10238[7]_i_171_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I5(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hE0EE1F111F11E0EE)) 
    \trunc_ln50_reg_10238[7]_i_11 
       (.I0(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .I1(py_fu_7961_p2[4]),
        .I2(\trunc_ln50_reg_10238[7]_i_18_n_0 ),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[5]),
        .I5(\trunc_ln50_reg_10238[7]_i_26_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[7]_i_12 
       (.I0(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[4]),
        .I5(\trunc_ln50_reg_10238[7]_i_27_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[7]_i_13 
       (.I0(\trunc_ln50_reg_10238[7]_i_28_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[3]),
        .I5(\trunc_ln50_reg_10238[7]_i_29_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hE0EE1F111F11E0EE)) 
    \trunc_ln50_reg_10238[7]_i_14 
       (.I0(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I1(py_fu_7961_p2[1]),
        .I2(\trunc_ln50_reg_10238[7]_i_18_n_0 ),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[2]),
        .I5(\trunc_ln50_reg_10238[7]_i_30_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h08AAF755F75508AA)) 
    \trunc_ln50_reg_10238[7]_i_15 
       (.I0(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I4(py_fu_7961_p2[1]),
        .I5(\trunc_ln50_reg_10238[7]_i_31_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBB2BFFFF0000BB2B)) 
    \trunc_ln50_reg_10238[7]_i_156 
       (.I0(tmp_84_fu_6665_p35[1]),
        .I1(tmp_67_fu_6286_p35[1]),
        .I2(tmp_67_fu_6286_p35[0]),
        .I3(tmp_84_fu_6665_p35[0]),
        .I4(tmp_67_fu_6286_p35[2]),
        .I5(tmp_84_fu_6665_p35[2]),
        .O(\trunc_ln50_reg_10238[7]_i_156_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[7]_i_16 
       (.I0(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I1(px_fu_7921_p2[0]),
        .O(\trunc_ln50_reg_10238[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEFEFFE)) 
    \trunc_ln50_reg_10238[7]_i_17 
       (.I0(py_fu_7961_p2[3]),
        .I1(py_fu_7961_p2[1]),
        .I2(tmp_16_fu_5145_p35[0]),
        .I3(tmp_135_fu_7806_p35[0]),
        .I4(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I5(py_fu_7961_p2[2]),
        .O(\trunc_ln50_reg_10238[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln50_reg_10238[7]_i_171 
       (.I0(tmp_16_fu_5145_p35[6]),
        .I1(tmp_135_fu_7806_p35[6]),
        .O(\trunc_ln50_reg_10238[7]_i_171_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \trunc_ln50_reg_10238[7]_i_18 
       (.I0(py_fu_7961_p2[8]),
        .I1(py_fu_7961_p2[7]),
        .I2(py_fu_7961_p2[5]),
        .I3(\trunc_ln50_reg_10238[7]_i_33_n_0 ),
        .I4(py_fu_7961_p2[6]),
        .I5(py_fu_7961_p2[9]),
        .O(\trunc_ln50_reg_10238[7]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln50_reg_10238[7]_i_19 
       (.I0(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I1(tmp_135_fu_7806_p35[0]),
        .I2(tmp_16_fu_5145_p35[0]),
        .O(\trunc_ln50_reg_10238[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h9C)) 
    \trunc_ln50_reg_10238[7]_i_2 
       (.I0(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I1(py_fu_7961_p2[6]),
        .I2(\tmp_147_reg_10233[3]_i_10_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[7]_i_20 
       (.I0(tmp_50_fu_5903_p35[0]),
        .I1(tmp_101_fu_7044_p35[0]),
        .O(\trunc_ln50_reg_10238[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln50_reg_10238[7]_i_204 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_205 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\trunc_ln50_reg_10238[7]_i_205_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_206 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_206_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln50_reg_10238[7]_i_23 
       (.I0(py_fu_7961_p2[6]),
        .I1(py_fu_7961_p2[4]),
        .I2(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .I3(py_fu_7961_p2[5]),
        .O(\trunc_ln50_reg_10238[7]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hAB54)) 
    \trunc_ln50_reg_10238[7]_i_24 
       (.I0(\tmp_147_reg_10233_reg[3]_i_13_n_5 ),
        .I1(px_fu_7921_p2[6]),
        .I2(\tmp_147_reg_10233[3]_i_36_n_0 ),
        .I3(px_fu_7921_p2[7]),
        .O(\trunc_ln50_reg_10238[7]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \trunc_ln50_reg_10238[7]_i_25 
       (.I0(\tmp_147_reg_10233_reg[3]_i_13_n_5 ),
        .I1(px_fu_7921_p2[6]),
        .I2(\tmp_147_reg_10233[3]_i_36_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \trunc_ln50_reg_10238[7]_i_26 
       (.I0(px_fu_7921_p2[5]),
        .I1(\trunc_ln50_reg_10238[7]_i_44_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_45_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h999999999999999A)) 
    \trunc_ln50_reg_10238[7]_i_27 
       (.I0(px_fu_7921_p2[4]),
        .I1(\trunc_ln50_reg_10238[7]_i_44_n_0 ),
        .I2(px_fu_7921_p2[3]),
        .I3(px_fu_7921_p2[1]),
        .I4(px_fu_7921_p2[0]),
        .I5(px_fu_7921_p2[2]),
        .O(\trunc_ln50_reg_10238[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_271 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\trunc_ln50_reg_10238[7]_i_271_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_272 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_272_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln50_reg_10238[7]_i_273 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_273_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFEBBE)) 
    \trunc_ln50_reg_10238[7]_i_28 
       (.I0(py_fu_7961_p2[2]),
        .I1(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I2(tmp_135_fu_7806_p35[0]),
        .I3(tmp_16_fu_5145_p35[0]),
        .I4(py_fu_7961_p2[1]),
        .O(\trunc_ln50_reg_10238[7]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h9999999A)) 
    \trunc_ln50_reg_10238[7]_i_29 
       (.I0(px_fu_7921_p2[3]),
        .I1(\trunc_ln50_reg_10238[7]_i_44_n_0 ),
        .I2(px_fu_7921_p2[2]),
        .I3(px_fu_7921_p2[0]),
        .I4(px_fu_7921_p2[1]),
        .O(\trunc_ln50_reg_10238[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h959995999599AAAA)) 
    \trunc_ln50_reg_10238[7]_i_3 
       (.I0(py_fu_7961_p2[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I4(py_fu_7961_p2[4]),
        .I5(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h999A)) 
    \trunc_ln50_reg_10238[7]_i_30 
       (.I0(px_fu_7921_p2[2]),
        .I1(\trunc_ln50_reg_10238[7]_i_44_n_0 ),
        .I2(px_fu_7921_p2[1]),
        .I3(px_fu_7921_p2[0]),
        .O(\trunc_ln50_reg_10238[7]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \trunc_ln50_reg_10238[7]_i_31 
       (.I0(px_fu_7921_p2[1]),
        .I1(\trunc_ln50_reg_10238[7]_i_44_n_0 ),
        .I2(px_fu_7921_p2[0]),
        .O(\trunc_ln50_reg_10238[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFE)) 
    \trunc_ln50_reg_10238[7]_i_33 
       (.I0(py_fu_7961_p2[4]),
        .I1(py_fu_7961_p2[2]),
        .I2(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I3(sub_ln45_cast1_fu_7887_p1[0]),
        .I4(py_fu_7961_p2[1]),
        .I5(py_fu_7961_p2[3]),
        .O(\trunc_ln50_reg_10238[7]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h9599AAAA)) 
    \trunc_ln50_reg_10238[7]_i_4 
       (.I0(py_fu_7961_p2[4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_17_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \trunc_ln50_reg_10238[7]_i_44 
       (.I0(\tmp_147_reg_10233_reg[3]_i_13_n_5 ),
        .I1(px_fu_7921_p2[9]),
        .I2(px_fu_7921_p2[6]),
        .I3(\tmp_147_reg_10233[3]_i_36_n_0 ),
        .I4(px_fu_7921_p2[7]),
        .I5(px_fu_7921_p2[8]),
        .O(\trunc_ln50_reg_10238[7]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \trunc_ln50_reg_10238[7]_i_45 
       (.I0(px_fu_7921_p2[4]),
        .I1(px_fu_7921_p2[2]),
        .I2(px_fu_7921_p2[0]),
        .I3(px_fu_7921_p2[1]),
        .I4(px_fu_7921_p2[3]),
        .O(\trunc_ln50_reg_10238[7]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'h7F8F0708)) 
    \trunc_ln50_reg_10238[7]_i_46 
       (.I0(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_87_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_52_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_88_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hFF787800)) 
    \trunc_ln50_reg_10238[7]_i_47 
       (.I0(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_57_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_91_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_92_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hF7F87080)) 
    \trunc_ln50_reg_10238[7]_i_48 
       (.I0(\trunc_ln50_reg_10238[7]_i_93_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_94_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_95_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_62_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_96_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hFF787800)) 
    \trunc_ln50_reg_10238[7]_i_49 
       (.I0(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_67_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_99_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_100_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h59595959595959AA)) 
    \trunc_ln50_reg_10238[7]_i_5 
       (.I0(py_fu_7961_p2[3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I2(\trunc_ln50_reg_10238[7]_i_18_n_0 ),
        .I3(py_fu_7961_p2[2]),
        .I4(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .I5(py_fu_7961_p2[1]),
        .O(\trunc_ln50_reg_10238[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF660)) 
    \trunc_ln50_reg_10238[7]_i_50 
       (.I0(\tmp_147_reg_10233[3]_i_69_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_101_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_102_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln50_reg_10238[7]_i_51 
       (.I0(\tmp_147_reg_10233[3]_i_69_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_101_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_102_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[7]_i_52 
       (.I0(\trunc_ln50_reg_10238[7]_i_103_n_0 ),
        .I1(tmp_fu_7891_p2),
        .O(\trunc_ln50_reg_10238[7]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[7]_i_53 
       (.I0(tmp_50_fu_5903_p35[0]),
        .I1(tmp_101_fu_7044_p35[0]),
        .O(\trunc_ln50_reg_10238[7]_i_53_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \trunc_ln50_reg_10238[7]_i_54 
       (.I0(\trunc_ln50_reg_10238[7]_i_46_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_80_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_105_n_0 ),
        .I3(\tmp_147_reg_10233[3]_i_81_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_47_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h7887877887787887)) 
    \trunc_ln50_reg_10238[7]_i_55 
       (.I0(\tmp_147_reg_10233[3]_i_49_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_50_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_47_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_87_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_52_n_0 ),
        .I5(\trunc_ln50_reg_10238[7]_i_88_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h8778788778878778)) 
    \trunc_ln50_reg_10238[7]_i_56 
       (.I0(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_57_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_48_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_92_n_0 ),
        .I5(\trunc_ln50_reg_10238[7]_i_91_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h8778788778878778)) 
    \trunc_ln50_reg_10238[7]_i_57 
       (.I0(\trunc_ln50_reg_10238[7]_i_93_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_94_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_49_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_95_n_0 ),
        .I4(\tmp_147_reg_10233[3]_i_62_n_0 ),
        .I5(\trunc_ln50_reg_10238[7]_i_96_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h8778788778878778)) 
    \trunc_ln50_reg_10238[7]_i_58 
       (.I0(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .I2(\tmp_147_reg_10233[3]_i_67_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_50_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_99_n_0 ),
        .I5(\trunc_ln50_reg_10238[7]_i_100_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \trunc_ln50_reg_10238[7]_i_59 
       (.I0(\tmp_147_reg_10233[3]_i_69_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_102_n_0 ),
        .I3(\trunc_ln50_reg_10238[7]_i_101_n_0 ),
        .I4(tmp_fu_7891_p2),
        .I5(\trunc_ln50_reg_10238[7]_i_103_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h959995999599AAAA)) 
    \trunc_ln50_reg_10238[7]_i_6 
       (.I0(py_fu_7961_p2[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I4(py_fu_7961_p2[1]),
        .I5(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \trunc_ln50_reg_10238[7]_i_60 
       (.I0(tmp_fu_7891_p2),
        .I1(\trunc_ln50_reg_10238[7]_i_103_n_0 ),
        .I2(tmp_101_fu_7044_p35[0]),
        .I3(tmp_50_fu_5903_p35[0]),
        .O(\trunc_ln50_reg_10238[7]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln50_reg_10238[7]_i_61 
       (.I0(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I1(tmp_135_fu_7806_p35[0]),
        .I2(tmp_16_fu_5145_p35[0]),
        .O(\trunc_ln50_reg_10238[7]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln50_reg_10238[7]_i_62 
       (.I0(tmp_16_fu_5145_p35[0]),
        .I1(tmp_135_fu_7806_p35[0]),
        .O(sub_ln45_cast1_fu_7887_p1[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_658 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_658_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln50_reg_10238[7]_i_659 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_659_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_660 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\trunc_ln50_reg_10238[7]_i_660_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_661 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_661_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln50_reg_10238[7]_i_662 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .O(\trunc_ln50_reg_10238[7]_i_662_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln50_reg_10238[7]_i_663 
       (.I0(trunc_ln40_reg_8167_pp0_iter12_reg[1]),
        .I1(trunc_ln40_reg_8167_pp0_iter12_reg[0]),
        .O(\trunc_ln50_reg_10238[7]_i_663_n_0 ));
  LUT5 #(
    .INIT(32'h9599AAAA)) 
    \trunc_ln50_reg_10238[7]_i_7 
       (.I0(py_fu_7961_p2[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I2(py_fu_7961_p2[9]),
        .I3(\tmp_147_reg_10233[3]_i_11_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_19_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln50_reg_10238[7]_i_8 
       (.I0(\trunc_ln50_reg_10238[7]_i_20_n_0 ),
        .I1(tmp_135_fu_7806_p35[0]),
        .I2(tmp_16_fu_5145_p35[0]),
        .O(\trunc_ln50_reg_10238[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \trunc_ln50_reg_10238[7]_i_87 
       (.I0(\tmp_147_reg_10233[3]_i_57_n_0 ),
        .I1(\trunc_ln50_reg_10238[7]_i_89_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_90_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_87_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \trunc_ln50_reg_10238[7]_i_88 
       (.I0(tmp_84_fu_6665_p35[5]),
        .I1(tmp_67_fu_6286_p35[5]),
        .I2(\tmp_147_reg_10233[3]_i_167_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_88_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln50_reg_10238[7]_i_89 
       (.I0(tmp_101_fu_7044_p35[5]),
        .I1(tmp_50_fu_5903_p35[5]),
        .O(\trunc_ln50_reg_10238[7]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h59A6)) 
    \trunc_ln50_reg_10238[7]_i_9 
       (.I0(py_fu_7961_p2[7]),
        .I1(\trunc_ln50_reg_10238[7]_i_23_n_0 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_8_n_5 ),
        .I3(\trunc_ln50_reg_10238[7]_i_24_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln50_reg_10238[7]_i_90 
       (.I0(tmp_50_fu_5903_p35[5]),
        .I1(tmp_101_fu_7044_p35[5]),
        .O(\trunc_ln50_reg_10238[7]_i_90_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln50_reg_10238[7]_i_91 
       (.I0(\trunc_ln50_reg_10238[7]_i_156_n_0 ),
        .I1(tmp_67_fu_6286_p35[3]),
        .I2(tmp_84_fu_6665_p35[3]),
        .I3(tmp_84_fu_6665_p35[4]),
        .I4(tmp_67_fu_6286_p35[4]),
        .O(\trunc_ln50_reg_10238[7]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h2882AAAA)) 
    \trunc_ln50_reg_10238[7]_i_92 
       (.I0(\trunc_ln50_reg_10238[7]_i_94_n_0 ),
        .I1(tmp_16_fu_5145_p35[4]),
        .I2(tmp_135_fu_7806_p35[4]),
        .I3(\tmp_147_reg_10233[3]_i_134_n_0 ),
        .I4(\trunc_ln50_reg_10238[7]_i_93_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln50_reg_10238[7]_i_93 
       (.I0(tmp_101_fu_7044_p35[4]),
        .I1(tmp_50_fu_5903_p35[4]),
        .O(\trunc_ln50_reg_10238[7]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln50_reg_10238[7]_i_94 
       (.I0(tmp_50_fu_5903_p35[4]),
        .I1(tmp_101_fu_7044_p35[4]),
        .O(\trunc_ln50_reg_10238[7]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \trunc_ln50_reg_10238[7]_i_95 
       (.I0(\trunc_ln50_reg_10238[7]_i_98_n_0 ),
        .I1(\tmp_147_reg_10233[3]_i_67_n_0 ),
        .I2(\trunc_ln50_reg_10238[7]_i_97_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_95_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \trunc_ln50_reg_10238[7]_i_96 
       (.I0(tmp_84_fu_6665_p35[3]),
        .I1(tmp_67_fu_6286_p35[3]),
        .I2(\trunc_ln50_reg_10238[7]_i_156_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln50_reg_10238[7]_i_97 
       (.I0(tmp_101_fu_7044_p35[3]),
        .I1(tmp_50_fu_5903_p35[3]),
        .O(\trunc_ln50_reg_10238[7]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \trunc_ln50_reg_10238[7]_i_98 
       (.I0(tmp_50_fu_5903_p35[3]),
        .I1(tmp_101_fu_7044_p35[3]),
        .O(\trunc_ln50_reg_10238[7]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \trunc_ln50_reg_10238[7]_i_99 
       (.I0(tmp_101_fu_7044_p35[2]),
        .I1(tmp_50_fu_5903_p35[2]),
        .I2(\tmp_147_reg_10233[3]_i_72_n_0 ),
        .O(\trunc_ln50_reg_10238[7]_i_99_n_0 ));
  FDRE \trunc_ln50_reg_10238_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[0]),
        .Q(trunc_ln50_reg_10238[0]),
        .R(1'b0));
  CARRY8 \trunc_ln50_reg_10238_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln50_reg_10238_reg[0]_i_1_n_0 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_1 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_2 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_3 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_4 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_5 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_6 ,\trunc_ln50_reg_10238_reg[0]_i_1_n_7 }),
        .DI({\trunc_ln50_reg_10238[0]_i_2_n_0 ,\trunc_ln50_reg_10238[7]_i_2_n_0 ,\trunc_ln50_reg_10238[7]_i_3_n_0 ,\trunc_ln50_reg_10238[7]_i_4_n_0 ,\trunc_ln50_reg_10238[7]_i_5_n_0 ,\trunc_ln50_reg_10238[7]_i_6_n_0 ,\trunc_ln50_reg_10238[7]_i_7_n_0 ,\trunc_ln50_reg_10238[0]_i_3_n_0 }),
        .O({\NLW_trunc_ln50_reg_10238_reg[0]_i_1_O_UNCONNECTED [7:1],trunc_ln50_fu_8037_p1[0]}),
        .S({\trunc_ln50_reg_10238[0]_i_4_n_0 ,\trunc_ln50_reg_10238[0]_i_5_n_0 ,\trunc_ln50_reg_10238[0]_i_6_n_0 ,\trunc_ln50_reg_10238[0]_i_7_n_0 ,\trunc_ln50_reg_10238[0]_i_8_n_0 ,\trunc_ln50_reg_10238[0]_i_9_n_0 ,\trunc_ln50_reg_10238[0]_i_10_n_0 ,\trunc_ln50_reg_10238[0]_i_11_n_0 }));
  FDRE \trunc_ln50_reg_10238_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[1]),
        .Q(trunc_ln50_reg_10238[1]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_10238_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[2]),
        .Q(trunc_ln50_reg_10238[2]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_10238_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[3]),
        .Q(trunc_ln50_reg_10238[3]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_10238_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[4]),
        .Q(trunc_ln50_reg_10238[4]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_10238_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[5]),
        .Q(trunc_ln50_reg_10238[5]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_10238_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[6]),
        .Q(trunc_ln50_reg_10238[6]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_10238_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln50_fu_8037_p1[7]),
        .Q(trunc_ln50_reg_10238[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln50_reg_10238_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln50_reg_10238_reg[7]_i_1_CO_UNCONNECTED [7],\trunc_ln50_reg_10238_reg[7]_i_1_n_1 ,\trunc_ln50_reg_10238_reg[7]_i_1_n_2 ,\trunc_ln50_reg_10238_reg[7]_i_1_n_3 ,\trunc_ln50_reg_10238_reg[7]_i_1_n_4 ,\trunc_ln50_reg_10238_reg[7]_i_1_n_5 ,\trunc_ln50_reg_10238_reg[7]_i_1_n_6 ,\trunc_ln50_reg_10238_reg[7]_i_1_n_7 }),
        .DI({1'b0,\trunc_ln50_reg_10238[7]_i_2_n_0 ,\trunc_ln50_reg_10238[7]_i_3_n_0 ,\trunc_ln50_reg_10238[7]_i_4_n_0 ,\trunc_ln50_reg_10238[7]_i_5_n_0 ,\trunc_ln50_reg_10238[7]_i_6_n_0 ,\trunc_ln50_reg_10238[7]_i_7_n_0 ,\trunc_ln50_reg_10238[7]_i_8_n_0 }),
        .O({trunc_ln50_fu_8037_p1[7:1],\NLW_trunc_ln50_reg_10238_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln50_reg_10238[7]_i_9_n_0 ,\trunc_ln50_reg_10238[7]_i_10_n_0 ,\trunc_ln50_reg_10238[7]_i_11_n_0 ,\trunc_ln50_reg_10238[7]_i_12_n_0 ,\trunc_ln50_reg_10238[7]_i_13_n_0 ,\trunc_ln50_reg_10238[7]_i_14_n_0 ,\trunc_ln50_reg_10238[7]_i_15_n_0 ,\trunc_ln50_reg_10238[7]_i_16_n_0 }));
  CARRY8 \trunc_ln50_reg_10238_reg[7]_i_32 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln50_reg_10238_reg[7]_i_32_n_0 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_1 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_2 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_3 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_4 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_5 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_6 ,\trunc_ln50_reg_10238_reg[7]_i_32_n_7 }),
        .DI({\trunc_ln50_reg_10238[7]_i_46_n_0 ,\trunc_ln50_reg_10238[7]_i_47_n_0 ,\trunc_ln50_reg_10238[7]_i_48_n_0 ,\trunc_ln50_reg_10238[7]_i_49_n_0 ,\trunc_ln50_reg_10238[7]_i_50_n_0 ,\trunc_ln50_reg_10238[7]_i_51_n_0 ,\trunc_ln50_reg_10238[7]_i_52_n_0 ,\trunc_ln50_reg_10238[7]_i_53_n_0 }),
        .O(px_fu_7921_p2[7:0]),
        .S({\trunc_ln50_reg_10238[7]_i_54_n_0 ,\trunc_ln50_reg_10238[7]_i_55_n_0 ,\trunc_ln50_reg_10238[7]_i_56_n_0 ,\trunc_ln50_reg_10238[7]_i_57_n_0 ,\trunc_ln50_reg_10238[7]_i_58_n_0 ,\trunc_ln50_reg_10238[7]_i_59_n_0 ,\trunc_ln50_reg_10238[7]_i_60_n_0 ,\trunc_ln50_reg_10238[7]_i_61_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \trunc_ln5_reg_8306[0]_i_1 
       (.I0(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I3(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .I4(trunc_ln45_1_reg_8140_pp0_iter10_reg[0]),
        .O(\trunc_ln5_reg_8306[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \trunc_ln5_reg_8306[1]_i_1 
       (.I0(trunc_ln45_1_reg_8140_pp0_iter10_reg[0]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I3(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I4(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter10_reg[1]),
        .O(\trunc_ln5_reg_8306[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \trunc_ln5_reg_8306[2]_i_1 
       (.I0(\trunc_ln5_reg_8306[3]_i_2_n_0 ),
        .I1(trunc_ln45_1_reg_8140_pp0_iter10_reg[2]),
        .O(\trunc_ln5_reg_8306[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \trunc_ln5_reg_8306[3]_i_1 
       (.I0(trunc_ln45_1_reg_8140_pp0_iter10_reg[2]),
        .I1(\trunc_ln5_reg_8306[3]_i_2_n_0 ),
        .I2(trunc_ln45_1_reg_8140_pp0_iter10_reg[3]),
        .O(\trunc_ln5_reg_8306[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trunc_ln5_reg_8306[3]_i_2 
       (.I0(trunc_ln45_1_reg_8140_pp0_iter10_reg[0]),
        .I1(trunc_ln41_reg_8133_pp0_iter10_reg[2]),
        .I2(trunc_ln41_reg_8133_pp0_iter10_reg[0]),
        .I3(trunc_ln41_reg_8133_pp0_iter10_reg[1]),
        .I4(trunc_ln41_reg_8133_pp0_iter10_reg[3]),
        .I5(trunc_ln45_1_reg_8140_pp0_iter10_reg[1]),
        .O(\trunc_ln5_reg_8306[3]_i_2_n_0 ));
  FDRE \trunc_ln5_reg_8306_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln5_reg_8306[0]),
        .Q(trunc_ln5_reg_8306_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_pp0_iter12_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln5_reg_8306[1]),
        .Q(trunc_ln5_reg_8306_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_pp0_iter12_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln5_reg_8306[2]),
        .Q(trunc_ln5_reg_8306_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_pp0_iter12_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(trunc_ln5_reg_8306[3]),
        .Q(trunc_ln5_reg_8306_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln5_reg_8306[0]_i_1_n_0 ),
        .Q(trunc_ln5_reg_8306[0]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln5_reg_8306[1]_i_1_n_0 ),
        .Q(trunc_ln5_reg_8306[1]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln5_reg_8306[2]_i_1_n_0 ),
        .Q(trunc_ln5_reg_8306[2]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_8306_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln5_reg_8306[3]_i_1_n_0 ),
        .Q(trunc_ln5_reg_8306[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1 urem_8ns_3ns_2_12_1_U57
       (.ap_clk(ap_clk),
        .ap_clk_0(urem_8ns_3ns_2_12_1_U57_n_0),
        .ap_clk_1(urem_8ns_3ns_2_12_1_U57_n_1),
        .select_ln40_2_reg_8125_pp0_iter1_reg(select_ln40_2_reg_8125_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_236[1]_i_2 
       (.I0(x_fu_236[4]),
        .I1(x_fu_236[3]),
        .I2(x_fu_236[5]),
        .I3(x_fu_236[6]),
        .I4(x_fu_236[7]),
        .I5(x_fu_236[2]),
        .O(\x_fu_236[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \x_fu_236[6]_i_2 
       (.I0(x_fu_236[1]),
        .I1(x_fu_236[0]),
        .I2(x_fu_236[2]),
        .O(\x_fu_236[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_fu_236[7]_i_2 
       (.I0(x_fu_236[5]),
        .I1(x_fu_236[3]),
        .I2(x_fu_236[4]),
        .I3(x_fu_236[2]),
        .I4(x_fu_236[0]),
        .I5(x_fu_236[1]),
        .O(\x_fu_236[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(x_fu_236[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(x_fu_236[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(x_fu_236[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(x_fu_236[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(x_fu_236[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(x_fu_236[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(x_fu_236[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(x_fu_236[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \y_fu_240[1]_i_1 
       (.I0(\y_fu_240_reg_n_0_[0] ),
        .I1(\x_fu_236[7]_i_2_n_0 ),
        .I2(x_fu_236[7]),
        .I3(x_fu_236[6]),
        .I4(\y_fu_240_reg_n_0_[1] ),
        .O(\y_fu_240[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \y_fu_240[2]_i_1 
       (.I0(\y_fu_240_reg_n_0_[1] ),
        .I1(x_fu_236[6]),
        .I2(x_fu_236[7]),
        .I3(\x_fu_236[7]_i_2_n_0 ),
        .I4(\y_fu_240_reg_n_0_[0] ),
        .I5(\y_fu_240_reg_n_0_[2] ),
        .O(\y_fu_240[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_240[3]_i_1 
       (.I0(\y_fu_240_reg_n_0_[2] ),
        .I1(\y_fu_240_reg_n_0_[0] ),
        .I2(\y_fu_240[4]_i_2_n_0 ),
        .I3(\y_fu_240_reg_n_0_[1] ),
        .I4(\y_fu_240_reg_n_0_[3] ),
        .O(\y_fu_240[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_240[4]_i_1 
       (.I0(\y_fu_240_reg_n_0_[3] ),
        .I1(\y_fu_240_reg_n_0_[1] ),
        .I2(\y_fu_240[4]_i_2_n_0 ),
        .I3(\y_fu_240_reg_n_0_[0] ),
        .I4(\y_fu_240_reg_n_0_[2] ),
        .I5(\y_fu_240_reg_n_0_[4] ),
        .O(\y_fu_240[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \y_fu_240[4]_i_2 
       (.I0(\x_fu_236[6]_i_2_n_0 ),
        .I1(x_fu_236[4]),
        .I2(x_fu_236[3]),
        .I3(x_fu_236[5]),
        .I4(x_fu_236[7]),
        .I5(x_fu_236[6]),
        .O(\y_fu_240[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_240[5]_i_1 
       (.I0(\y_fu_240_reg_n_0_[4] ),
        .I1(\y_fu_240_reg_n_0_[2] ),
        .I2(\y_fu_240[5]_i_2_n_0 ),
        .I3(\y_fu_240_reg_n_0_[1] ),
        .I4(\y_fu_240_reg_n_0_[3] ),
        .I5(\y_fu_240_reg_n_0_[5] ),
        .O(\y_fu_240[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \y_fu_240[5]_i_2 
       (.I0(x_fu_236[6]),
        .I1(x_fu_236[7]),
        .I2(\x_fu_236[7]_i_2_n_0 ),
        .I3(\y_fu_240_reg_n_0_[0] ),
        .O(\y_fu_240[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \y_fu_240[6]_i_1 
       (.I0(\y_fu_240_reg_n_0_[5] ),
        .I1(\y_fu_240_reg_n_0_[3] ),
        .I2(\y_fu_240[7]_i_3_n_0 ),
        .I3(\y_fu_240_reg_n_0_[4] ),
        .I4(\y_fu_240_reg_n_0_[6] ),
        .O(\y_fu_240[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \y_fu_240[7]_i_2 
       (.I0(\y_fu_240_reg_n_0_[6] ),
        .I1(\y_fu_240_reg_n_0_[4] ),
        .I2(\y_fu_240[7]_i_3_n_0 ),
        .I3(\y_fu_240_reg_n_0_[3] ),
        .I4(\y_fu_240_reg_n_0_[5] ),
        .I5(\y_fu_240_reg_n_0_[7] ),
        .O(\y_fu_240[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \y_fu_240[7]_i_3 
       (.I0(\y_fu_240_reg_n_0_[1] ),
        .I1(x_fu_236[6]),
        .I2(x_fu_236[7]),
        .I3(\x_fu_236[7]_i_2_n_0 ),
        .I4(\y_fu_240_reg_n_0_[0] ),
        .I5(\y_fu_240_reg_n_0_[2] ),
        .O(\y_fu_240[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(\y_fu_240_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[1]_i_1_n_0 ),
        .Q(\y_fu_240_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[2]_i_1_n_0 ),
        .Q(\y_fu_240_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[3]_i_1_n_0 ),
        .Q(\y_fu_240_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[4]_i_1_n_0 ),
        .Q(\y_fu_240_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[5]_i_1_n_0 ),
        .Q(\y_fu_240_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[6]_i_1_n_0 ),
        .Q(\y_fu_240_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten6_fu_2440),
        .D(\y_fu_240[7]_i_2_n_0 ),
        .Q(\y_fu_240_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8
   (ap_enable_reg_pp0_iter2_reg_0,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST,
    D,
    \B_V_data_1_state_reg[1] ,
    ap_done_cache_reg,
    output_ce0,
    ADDRARDADDR,
    \trunc_ln7_reg_701_reg[3]_0 ,
    E,
    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg,
    ap_clk,
    ap_rst_n_inv,
    M_AXIS_TREADY_int_regslice,
    Q,
    ap_rst_n,
    output_r_ce0,
    output_r_address0,
    DOUTADOUT,
    \B_V_data_1_payload_A_reg[7]_i_3 ,
    \B_V_data_1_payload_A_reg[7]_i_3_0 ,
    \B_V_data_1_payload_A_reg[7]_i_3_1 ,
    \B_V_data_1_payload_A_reg[7]_i_3_2 ,
    \B_V_data_1_payload_A_reg[7]_i_3_3 ,
    \B_V_data_1_payload_A_reg[7]_i_3_4 ,
    \B_V_data_1_payload_A_reg[7]_i_3_5 ,
    \B_V_data_1_payload_A_reg[7]_i_4 ,
    \B_V_data_1_payload_A_reg[7]_i_4_0 ,
    \B_V_data_1_payload_A_reg[7]_i_4_1 ,
    \B_V_data_1_payload_A_reg[7]_i_4_2 ,
    \B_V_data_1_payload_A_reg[7]_i_4_3 ,
    \B_V_data_1_payload_A_reg[7]_i_4_4 ,
    \B_V_data_1_payload_A_reg[7]_i_4_5 ,
    \B_V_data_1_payload_A_reg[7]_i_4_6 );
  output ap_enable_reg_pp0_iter2_reg_0;
  output grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST;
  output [0:0]D;
  output \B_V_data_1_state_reg[1] ;
  output ap_done_cache_reg;
  output output_ce0;
  output [11:0]ADDRARDADDR;
  output [7:0]\trunc_ln7_reg_701_reg[3]_0 ;
  input [0:0]E;
  input grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input M_AXIS_TREADY_int_regslice;
  input [2:0]Q;
  input ap_rst_n;
  input output_r_ce0;
  input [11:0]output_r_address0;
  input [7:0]DOUTADOUT;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_0 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_1 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_2 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_3 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_5 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_0 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_1 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_2 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_3 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_5 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_6 ;

  wire [11:0]ADDRARDADDR;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_2 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_3 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_4 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_5 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_2 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_3 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_4 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_5 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_6 ;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]D;
  wire [7:0]DOUTADOUT;
  wire [0:0]E;
  wire M_AXIS_TREADY_int_regslice;
  wire [2:0]Q;
  wire [8:0]add_ln56_fu_500_p2;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST;
  wire grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
  wire [11:4]grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0;
  wire i_fu_138;
  wire [8:0]i_fu_138_reg;
  wire icmp_ln55_fu_390_p2__15;
  wire icmp_ln56_fu_414_p2__7;
  wire \indvar_flatten13_fu_142[0]_i_2_n_0 ;
  wire [16:0]indvar_flatten13_fu_142_reg;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_0 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_1 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_10 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_11 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_12 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_13 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_14 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_15 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_2 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_3 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_4 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_5 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_6 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_7 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_8 ;
  wire \indvar_flatten13_fu_142_reg[0]_i_1_n_9 ;
  wire \indvar_flatten13_fu_142_reg[16]_i_1_n_15 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_0 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_1 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_10 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_11 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_12 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_13 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_14 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_15 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_2 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_3 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_4 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_5 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_6 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_7 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_8 ;
  wire \indvar_flatten13_fu_142_reg[8]_i_1_n_9 ;
  wire [8:0]j_fu_134;
  wire \j_fu_134[7]_i_2_n_0 ;
  wire \j_fu_134[8]_i_5_n_0 ;
  wire output_ce0;
  wire [11:0]output_r_address0;
  wire output_r_ce0;
  wire ram_reg_bram_0_i_23_n_0;
  wire ram_reg_bram_0_i_25_n_0;
  wire [8:8]select_ln55_1_fu_428_p3;
  wire [7:4]select_ln55_fu_420_p3;
  wire [3:0]trunc_ln7_reg_701;
  wire [7:0]\trunc_ln7_reg_701_reg[3]_0 ;
  wire write_output_last_fu_494_p2;
  wire \write_output_last_reg_706[0]_i_2_n_0 ;
  wire \write_output_last_reg_706[0]_i_3_n_0 ;
  wire \write_output_last_reg_706[0]_i_4_n_0 ;
  wire \write_output_last_reg_706[0]_i_5_n_0 ;
  wire [7:0]\NLW_indvar_flatten13_fu_142_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_indvar_flatten13_fu_142_reg[16]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\B_V_data_1_state_reg[1] ),
        .I1(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(E),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_enable_reg_pp0_iter2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(E),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(ap_enable_reg_pp0_iter2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[1] (\B_V_data_1_state_reg[1] ),
        .D(D),
        .E(E),
        .M_AXIS_TREADY_int_regslice(M_AXIS_TREADY_int_regslice),
        .Q(Q[2:1]),
        .SR(flow_control_loop_pipe_sequential_init_U_n_4),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg),
        .icmp_ln55_fu_390_p2__15(icmp_ln55_fu_390_p2__15),
        .indvar_flatten13_fu_142_reg(indvar_flatten13_fu_142_reg),
        .\j_fu_134_reg[0] (ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_138[0]_i_1 
       (.I0(i_fu_138_reg[0]),
        .I1(icmp_ln56_fu_414_p2__7),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_fu_138[1]_i_1 
       (.I0(i_fu_138_reg[0]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(i_fu_138_reg[1]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_fu_138[2]_i_1 
       (.I0(i_fu_138_reg[1]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(i_fu_138_reg[0]),
        .I3(i_fu_138_reg[2]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_fu_138[3]_i_1 
       (.I0(i_fu_138_reg[2]),
        .I1(i_fu_138_reg[0]),
        .I2(icmp_ln56_fu_414_p2__7),
        .I3(i_fu_138_reg[1]),
        .I4(i_fu_138_reg[3]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_fu_138[4]_i_1 
       (.I0(i_fu_138_reg[1]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(i_fu_138_reg[0]),
        .I3(i_fu_138_reg[2]),
        .I4(i_fu_138_reg[3]),
        .I5(i_fu_138_reg[4]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_fu_138[5]_i_1 
       (.I0(ram_reg_bram_0_i_23_n_0),
        .I1(i_fu_138_reg[5]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_fu_138[6]_i_1 
       (.I0(i_fu_138_reg[5]),
        .I1(ram_reg_bram_0_i_23_n_0),
        .I2(i_fu_138_reg[6]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_fu_138[7]_i_1 
       (.I0(i_fu_138_reg[6]),
        .I1(ram_reg_bram_0_i_23_n_0),
        .I2(i_fu_138_reg[5]),
        .I3(i_fu_138_reg[7]),
        .O(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[11]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \i_fu_138[8]_i_1 
       (.I0(i_fu_138_reg[7]),
        .I1(i_fu_138_reg[5]),
        .I2(ram_reg_bram_0_i_23_n_0),
        .I3(i_fu_138_reg[6]),
        .I4(i_fu_138_reg[8]),
        .O(select_ln55_1_fu_428_p3));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[4]),
        .Q(i_fu_138_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[5]),
        .Q(i_fu_138_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[6]),
        .Q(i_fu_138_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[7]),
        .Q(i_fu_138_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[8]),
        .Q(i_fu_138_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[9]),
        .Q(i_fu_138_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[10]),
        .Q(i_fu_138_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[11]),
        .Q(i_fu_138_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(select_ln55_1_fu_428_p3),
        .Q(i_fu_138_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten13_fu_142[0]_i_2 
       (.I0(indvar_flatten13_fu_142_reg[0]),
        .O(\indvar_flatten13_fu_142[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_15 ),
        .Q(indvar_flatten13_fu_142_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten13_fu_142_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten13_fu_142_reg[0]_i_1_n_0 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_1 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_2 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_3 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_4 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_5 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_6 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten13_fu_142_reg[0]_i_1_n_8 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_9 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_10 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_11 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_12 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_13 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_14 ,\indvar_flatten13_fu_142_reg[0]_i_1_n_15 }),
        .S({indvar_flatten13_fu_142_reg[7:1],\indvar_flatten13_fu_142[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten13_fu_142_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten13_fu_142_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten13_fu_142_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_142_reg[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_142_reg[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_142_reg[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten13_fu_142_reg[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten13_fu_142_reg[16]_i_1 
       (.CI(\indvar_flatten13_fu_142_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_indvar_flatten13_fu_142_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten13_fu_142_reg[16]_i_1_O_UNCONNECTED [7:1],\indvar_flatten13_fu_142_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,indvar_flatten13_fu_142_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_14 ),
        .Q(indvar_flatten13_fu_142_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_13 ),
        .Q(indvar_flatten13_fu_142_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_12 ),
        .Q(indvar_flatten13_fu_142_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_11 ),
        .Q(indvar_flatten13_fu_142_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_10 ),
        .Q(indvar_flatten13_fu_142_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_9 ),
        .Q(indvar_flatten13_fu_142_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[0]_i_1_n_8 ),
        .Q(indvar_flatten13_fu_142_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten13_fu_142_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten13_fu_142_reg[8]_i_1 
       (.CI(\indvar_flatten13_fu_142_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten13_fu_142_reg[8]_i_1_n_0 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_1 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_2 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_3 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_4 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_5 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_6 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten13_fu_142_reg[8]_i_1_n_8 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_9 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_10 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_11 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_12 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_13 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_14 ,\indvar_flatten13_fu_142_reg[8]_i_1_n_15 }),
        .S(indvar_flatten13_fu_142_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten13_fu_142_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(\indvar_flatten13_fu_142_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten13_fu_142_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_134[0]_i_1 
       (.I0(icmp_ln56_fu_414_p2__7),
        .I1(j_fu_134[0]),
        .O(add_ln56_fu_500_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_134[1]_i_1 
       (.I0(j_fu_134[0]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(j_fu_134[1]),
        .O(add_ln56_fu_500_p2[1]));
  LUT4 #(
    .INIT(16'h0708)) 
    \j_fu_134[2]_i_1 
       (.I0(j_fu_134[0]),
        .I1(j_fu_134[1]),
        .I2(icmp_ln56_fu_414_p2__7),
        .I3(j_fu_134[2]),
        .O(add_ln56_fu_500_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \j_fu_134[3]_i_1 
       (.I0(j_fu_134[2]),
        .I1(j_fu_134[1]),
        .I2(j_fu_134[0]),
        .I3(icmp_ln56_fu_414_p2__7),
        .I4(j_fu_134[3]),
        .O(add_ln56_fu_500_p2[3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_134[4]_i_1 
       (.I0(j_fu_134[3]),
        .I1(j_fu_134[0]),
        .I2(j_fu_134[1]),
        .I3(j_fu_134[2]),
        .I4(icmp_ln56_fu_414_p2__7),
        .I5(j_fu_134[4]),
        .O(add_ln56_fu_500_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_fu_134[5]_i_1 
       (.I0(\j_fu_134[7]_i_2_n_0 ),
        .I1(j_fu_134[4]),
        .I2(icmp_ln56_fu_414_p2__7),
        .I3(j_fu_134[5]),
        .O(add_ln56_fu_500_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h0000F708)) 
    \j_fu_134[6]_i_1 
       (.I0(j_fu_134[5]),
        .I1(j_fu_134[4]),
        .I2(\j_fu_134[7]_i_2_n_0 ),
        .I3(j_fu_134[6]),
        .I4(icmp_ln56_fu_414_p2__7),
        .O(add_ln56_fu_500_p2[6]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    \j_fu_134[7]_i_1 
       (.I0(j_fu_134[6]),
        .I1(\j_fu_134[7]_i_2_n_0 ),
        .I2(j_fu_134[4]),
        .I3(j_fu_134[5]),
        .I4(icmp_ln56_fu_414_p2__7),
        .I5(j_fu_134[7]),
        .O(add_ln56_fu_500_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \j_fu_134[7]_i_2 
       (.I0(j_fu_134[2]),
        .I1(j_fu_134[1]),
        .I2(j_fu_134[0]),
        .I3(icmp_ln56_fu_414_p2__7),
        .I4(j_fu_134[3]),
        .O(\j_fu_134[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008F00)) 
    \j_fu_134[8]_i_2 
       (.I0(M_AXIS_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln55_fu_390_p2__15),
        .O(i_fu_138));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \j_fu_134[8]_i_3 
       (.I0(j_fu_134[7]),
        .I1(j_fu_134[5]),
        .I2(\j_fu_134[8]_i_5_n_0 ),
        .I3(j_fu_134[6]),
        .I4(icmp_ln56_fu_414_p2__7),
        .I5(j_fu_134[8]),
        .O(add_ln56_fu_500_p2[8]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \j_fu_134[8]_i_5 
       (.I0(j_fu_134[4]),
        .I1(j_fu_134[3]),
        .I2(icmp_ln56_fu_414_p2__7),
        .I3(j_fu_134[0]),
        .I4(j_fu_134[1]),
        .I5(j_fu_134[2]),
        .O(\j_fu_134[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[0]),
        .Q(j_fu_134[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[1]),
        .Q(j_fu_134[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[2]),
        .Q(j_fu_134[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[3]),
        .Q(j_fu_134[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[4]),
        .Q(j_fu_134[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[5]),
        .Q(j_fu_134[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[6]),
        .Q(j_fu_134[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[7]),
        .Q(j_fu_134[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_134_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_138),
        .D(add_ln56_fu_500_p2[8]),
        .Q(j_fu_134[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_bram_0_i_10
       (.I0(j_fu_134[3]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(Q[2]),
        .I3(output_r_address0[3]),
        .O(ADDRARDADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_bram_0_i_11
       (.I0(j_fu_134[2]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(Q[2]),
        .I3(output_r_address0[2]),
        .O(ADDRARDADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_bram_0_i_12
       (.I0(j_fu_134[1]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(Q[2]),
        .I3(output_r_address0[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_bram_0_i_13
       (.I0(j_fu_134[0]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(Q[2]),
        .I3(output_r_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hA2FFA200A200A200)) 
    ram_reg_bram_0_i_1__14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(M_AXIS_TREADY_int_regslice),
        .I3(Q[2]),
        .I4(output_r_ce0),
        .I5(Q[0]),
        .O(output_ce0));
  LUT6 #(
    .INIT(64'hDF20FFFFDF200000)) 
    ram_reg_bram_0_i_2
       (.I0(i_fu_138_reg[6]),
        .I1(ram_reg_bram_0_i_23_n_0),
        .I2(i_fu_138_reg[5]),
        .I3(i_fu_138_reg[7]),
        .I4(Q[2]),
        .I5(output_r_address0[11]),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_bram_0_i_23
       (.I0(i_fu_138_reg[4]),
        .I1(i_fu_138_reg[1]),
        .I2(icmp_ln56_fu_414_p2__7),
        .I3(i_fu_138_reg[0]),
        .I4(i_fu_138_reg[2]),
        .I5(i_fu_138_reg[3]),
        .O(ram_reg_bram_0_i_23_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_i_25_n_0),
        .I1(j_fu_134[0]),
        .I2(j_fu_134[1]),
        .I3(j_fu_134[2]),
        .O(icmp_ln56_fu_414_p2__7));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ram_reg_bram_0_i_25
       (.I0(j_fu_134[3]),
        .I1(j_fu_134[4]),
        .I2(j_fu_134[5]),
        .I3(j_fu_134[6]),
        .I4(j_fu_134[7]),
        .I5(j_fu_134[8]),
        .O(ram_reg_bram_0_i_25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hD2FFD200)) 
    ram_reg_bram_0_i_3
       (.I0(i_fu_138_reg[5]),
        .I1(ram_reg_bram_0_i_23_n_0),
        .I2(i_fu_138_reg[6]),
        .I3(Q[2]),
        .I4(output_r_address0[10]),
        .O(ADDRARDADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_i_23_n_0),
        .I1(i_fu_138_reg[5]),
        .I2(Q[2]),
        .I3(output_r_address0[9]),
        .O(ADDRARDADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[8]),
        .I1(Q[2]),
        .I2(output_r_address0[8]),
        .O(ADDRARDADDR[8]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6
       (.I0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0[7]),
        .I1(Q[2]),
        .I2(output_r_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    ram_reg_bram_0_i_7
       (.I0(i_fu_138_reg[1]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(i_fu_138_reg[0]),
        .I3(i_fu_138_reg[2]),
        .I4(Q[2]),
        .I5(output_r_address0[6]),
        .O(ADDRARDADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    ram_reg_bram_0_i_8
       (.I0(i_fu_138_reg[0]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(i_fu_138_reg[1]),
        .I3(Q[2]),
        .I4(output_r_address0[5]),
        .O(ADDRARDADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    ram_reg_bram_0_i_9
       (.I0(i_fu_138_reg[0]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(Q[2]),
        .I3(output_r_address0[4]),
        .O(ADDRARDADDR[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1 sparsemux_33_4_8_1_1_U267
       (.\B_V_data_1_payload_A_reg[7]_i_3_0 (\B_V_data_1_payload_A_reg[7]_i_3 ),
        .\B_V_data_1_payload_A_reg[7]_i_3_1 (\B_V_data_1_payload_A_reg[7]_i_3_0 ),
        .\B_V_data_1_payload_A_reg[7]_i_3_2 (\B_V_data_1_payload_A_reg[7]_i_3_1 ),
        .\B_V_data_1_payload_A_reg[7]_i_3_3 (\B_V_data_1_payload_A_reg[7]_i_3_2 ),
        .\B_V_data_1_payload_A_reg[7]_i_3_4 (\B_V_data_1_payload_A_reg[7]_i_3_3 ),
        .\B_V_data_1_payload_A_reg[7]_i_3_5 (\B_V_data_1_payload_A_reg[7]_i_3_4 ),
        .\B_V_data_1_payload_A_reg[7]_i_3_6 (\B_V_data_1_payload_A_reg[7]_i_3_5 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_0 (\B_V_data_1_payload_A_reg[7]_i_4 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_1 (\B_V_data_1_payload_A_reg[7]_i_4_0 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_2 (\B_V_data_1_payload_A_reg[7]_i_4_1 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_3 (\B_V_data_1_payload_A_reg[7]_i_4_2 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_4 (\B_V_data_1_payload_A_reg[7]_i_4_3 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_5 (\B_V_data_1_payload_A_reg[7]_i_4_4 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_6 (\B_V_data_1_payload_A_reg[7]_i_4_5 ),
        .\B_V_data_1_payload_A_reg[7]_i_4_7 (\B_V_data_1_payload_A_reg[7]_i_4_6 ),
        .DOUTADOUT(DOUTADOUT),
        .Q(trunc_ln7_reg_701),
        .\trunc_ln7_reg_701_reg[3] (\trunc_ln7_reg_701_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln7_reg_701[0]_i_1 
       (.I0(j_fu_134[4]),
        .I1(icmp_ln56_fu_414_p2__7),
        .O(select_ln55_fu_420_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln7_reg_701[1]_i_1 
       (.I0(j_fu_134[5]),
        .I1(icmp_ln56_fu_414_p2__7),
        .O(select_ln55_fu_420_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln7_reg_701[2]_i_1 
       (.I0(j_fu_134[6]),
        .I1(icmp_ln56_fu_414_p2__7),
        .O(select_ln55_fu_420_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln7_reg_701[3]_i_2 
       (.I0(j_fu_134[7]),
        .I1(icmp_ln56_fu_414_p2__7),
        .O(select_ln55_fu_420_p3[7]));
  FDRE \trunc_ln7_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln55_fu_420_p3[4]),
        .Q(trunc_ln7_reg_701[0]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln55_fu_420_p3[5]),
        .Q(trunc_ln7_reg_701[1]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln55_fu_420_p3[6]),
        .Q(trunc_ln7_reg_701[2]),
        .R(1'b0));
  FDRE \trunc_ln7_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(select_ln55_fu_420_p3[7]),
        .Q(trunc_ln7_reg_701[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2002202000000000)) 
    \write_output_last_reg_706[0]_i_1 
       (.I0(\write_output_last_reg_706[0]_i_2_n_0 ),
        .I1(i_fu_138_reg[8]),
        .I2(i_fu_138_reg[6]),
        .I3(ram_reg_bram_0_i_23_n_0),
        .I4(i_fu_138_reg[5]),
        .I5(i_fu_138_reg[7]),
        .O(write_output_last_fu_494_p2));
  LUT6 #(
    .INIT(64'h4000000000004000)) 
    \write_output_last_reg_706[0]_i_2 
       (.I0(\j_fu_134[7]_i_2_n_0 ),
        .I1(\write_output_last_reg_706[0]_i_3_n_0 ),
        .I2(i_fu_138_reg[5]),
        .I3(i_fu_138_reg[4]),
        .I4(\write_output_last_reg_706[0]_i_4_n_0 ),
        .I5(i_fu_138_reg[3]),
        .O(\write_output_last_reg_706[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \write_output_last_reg_706[0]_i_3 
       (.I0(\write_output_last_reg_706[0]_i_5_n_0 ),
        .I1(j_fu_134[7]),
        .I2(i_fu_138_reg[2]),
        .I3(i_fu_138_reg[0]),
        .I4(icmp_ln56_fu_414_p2__7),
        .I5(i_fu_138_reg[1]),
        .O(\write_output_last_reg_706[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \write_output_last_reg_706[0]_i_4 
       (.I0(i_fu_138_reg[1]),
        .I1(icmp_ln56_fu_414_p2__7),
        .I2(i_fu_138_reg[0]),
        .I3(i_fu_138_reg[2]),
        .O(\write_output_last_reg_706[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \write_output_last_reg_706[0]_i_5 
       (.I0(j_fu_134[8]),
        .I1(j_fu_134[6]),
        .I2(j_fu_134[4]),
        .I3(icmp_ln56_fu_414_p2__7),
        .I4(j_fu_134[5]),
        .O(\write_output_last_reg_706[0]_i_5_n_0 ));
  FDRE \write_output_last_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(write_output_last_fu_494_p2),
        .Q(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1
   (\trunc_ln7_reg_701_reg[3] ,
    Q,
    DOUTADOUT,
    \B_V_data_1_payload_A_reg[7]_i_3_0 ,
    \B_V_data_1_payload_A_reg[7]_i_3_1 ,
    \B_V_data_1_payload_A_reg[7]_i_3_2 ,
    \B_V_data_1_payload_A_reg[7]_i_3_3 ,
    \B_V_data_1_payload_A_reg[7]_i_3_4 ,
    \B_V_data_1_payload_A_reg[7]_i_3_5 ,
    \B_V_data_1_payload_A_reg[7]_i_3_6 ,
    \B_V_data_1_payload_A_reg[7]_i_4_0 ,
    \B_V_data_1_payload_A_reg[7]_i_4_1 ,
    \B_V_data_1_payload_A_reg[7]_i_4_2 ,
    \B_V_data_1_payload_A_reg[7]_i_4_3 ,
    \B_V_data_1_payload_A_reg[7]_i_4_4 ,
    \B_V_data_1_payload_A_reg[7]_i_4_5 ,
    \B_V_data_1_payload_A_reg[7]_i_4_6 ,
    \B_V_data_1_payload_A_reg[7]_i_4_7 );
  output [7:0]\trunc_ln7_reg_701_reg[3] ;
  input [3:0]Q;
  input [7:0]DOUTADOUT;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_0 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_1 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_2 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_3 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_5 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_3_6 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_0 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_1 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_2 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_3 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_4 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_5 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_6 ;
  input [7:0]\B_V_data_1_payload_A_reg[7]_i_4_7 ;

  wire \B_V_data_1_payload_A[0]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[0]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[0]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[0]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[1]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[2]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[2]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[2]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[2]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[3]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[4]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[4]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[4]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[4]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[5]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[5]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[5]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[5]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[6]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[6]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[6]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[6]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_8_n_0 ;
  wire \B_V_data_1_payload_A_reg[0]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[0]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[1]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[1]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[2]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[2]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[3]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[3]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[4]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[4]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[5]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[5]_i_3_n_0 ;
  wire \B_V_data_1_payload_A_reg[6]_i_2_n_0 ;
  wire \B_V_data_1_payload_A_reg[6]_i_3_n_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_2 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_3 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_4 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_5 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_3_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_3_n_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_0 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_1 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_2 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_3 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_4 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_5 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_6 ;
  wire [7:0]\B_V_data_1_payload_A_reg[7]_i_4_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_4_n_0 ;
  wire [7:0]DOUTADOUT;
  wire [3:0]Q;
  wire [7:0]\trunc_ln7_reg_701_reg[3] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[0]_i_4 
       (.I0(DOUTADOUT[0]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [0]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [0]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [0]),
        .O(\B_V_data_1_payload_A[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[0]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [0]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [0]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [0]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [0]),
        .O(\B_V_data_1_payload_A[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[0]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [0]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [0]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [0]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [0]),
        .O(\B_V_data_1_payload_A[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[0]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [0]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [0]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [0]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [0]),
        .O(\B_V_data_1_payload_A[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[1]_i_4 
       (.I0(DOUTADOUT[1]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [1]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [1]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [1]),
        .O(\B_V_data_1_payload_A[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[1]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [1]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [1]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [1]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [1]),
        .O(\B_V_data_1_payload_A[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[1]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [1]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [1]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [1]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [1]),
        .O(\B_V_data_1_payload_A[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[1]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [1]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [1]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [1]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [1]),
        .O(\B_V_data_1_payload_A[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[2]_i_4 
       (.I0(DOUTADOUT[2]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [2]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [2]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [2]),
        .O(\B_V_data_1_payload_A[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[2]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [2]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [2]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [2]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [2]),
        .O(\B_V_data_1_payload_A[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[2]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [2]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [2]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [2]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [2]),
        .O(\B_V_data_1_payload_A[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[2]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [2]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [2]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [2]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [2]),
        .O(\B_V_data_1_payload_A[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[3]_i_4 
       (.I0(DOUTADOUT[3]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [3]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [3]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [3]),
        .O(\B_V_data_1_payload_A[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[3]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [3]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [3]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [3]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [3]),
        .O(\B_V_data_1_payload_A[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[3]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [3]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [3]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [3]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [3]),
        .O(\B_V_data_1_payload_A[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[3]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [3]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [3]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [3]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [3]),
        .O(\B_V_data_1_payload_A[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[4]_i_4 
       (.I0(DOUTADOUT[4]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [4]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [4]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [4]),
        .O(\B_V_data_1_payload_A[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[4]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [4]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [4]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [4]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [4]),
        .O(\B_V_data_1_payload_A[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[4]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [4]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [4]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [4]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [4]),
        .O(\B_V_data_1_payload_A[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[4]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [4]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [4]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [4]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [4]),
        .O(\B_V_data_1_payload_A[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[5]_i_4 
       (.I0(DOUTADOUT[5]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [5]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [5]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [5]),
        .O(\B_V_data_1_payload_A[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[5]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [5]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [5]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [5]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [5]),
        .O(\B_V_data_1_payload_A[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[5]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [5]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [5]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [5]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [5]),
        .O(\B_V_data_1_payload_A[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[5]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [5]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [5]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [5]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [5]),
        .O(\B_V_data_1_payload_A[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[6]_i_4 
       (.I0(DOUTADOUT[6]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [6]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [6]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [6]),
        .O(\B_V_data_1_payload_A[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[6]_i_5 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [6]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [6]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [6]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [6]),
        .O(\B_V_data_1_payload_A[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[6]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [6]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [6]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [6]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [6]),
        .O(\B_V_data_1_payload_A[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[6]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [6]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [6]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [6]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [6]),
        .O(\B_V_data_1_payload_A[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[7]_i_5 
       (.I0(DOUTADOUT[7]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_0 [7]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_1 [7]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_2 [7]),
        .O(\B_V_data_1_payload_A[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[7]_i_6 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_3 [7]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_3_4 [7]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_3_5 [7]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_3_6 [7]),
        .O(\B_V_data_1_payload_A[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[7]_i_7 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_0 [7]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_1 [7]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_2 [7]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_3 [7]),
        .O(\B_V_data_1_payload_A[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[7]_i_8 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_4_4 [7]),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_5 [7]),
        .I2(Q[1]),
        .I3(\B_V_data_1_payload_A_reg[7]_i_4_6 [7]),
        .I4(Q[0]),
        .I5(\B_V_data_1_payload_A_reg[7]_i_4_7 [7]),
        .O(\B_V_data_1_payload_A[7]_i_8_n_0 ));
  MUXF8 \B_V_data_1_payload_A_reg[0]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[0]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[0]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [0]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[0]_i_2 
       (.I0(\B_V_data_1_payload_A[0]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[0]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[0]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[0]_i_3 
       (.I0(\B_V_data_1_payload_A[0]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[0]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[0]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[1]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[1]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[1]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [1]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[1]_i_2 
       (.I0(\B_V_data_1_payload_A[1]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[1]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[1]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[1]_i_3 
       (.I0(\B_V_data_1_payload_A[1]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[1]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[1]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[2]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[2]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[2]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [2]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[2]_i_2 
       (.I0(\B_V_data_1_payload_A[2]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[2]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[2]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[2]_i_3 
       (.I0(\B_V_data_1_payload_A[2]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[2]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[2]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[3]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[3]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[3]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [3]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[3]_i_2 
       (.I0(\B_V_data_1_payload_A[3]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[3]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[3]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[3]_i_3 
       (.I0(\B_V_data_1_payload_A[3]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[3]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[3]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[4]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[4]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[4]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [4]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[4]_i_2 
       (.I0(\B_V_data_1_payload_A[4]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[4]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[4]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[4]_i_3 
       (.I0(\B_V_data_1_payload_A[4]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[4]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[4]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[5]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[5]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[5]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [5]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[5]_i_2 
       (.I0(\B_V_data_1_payload_A[5]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[5]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[5]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[5]_i_3 
       (.I0(\B_V_data_1_payload_A[5]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[5]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[5]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[6]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[6]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[6]_i_3_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [6]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[6]_i_2 
       (.I0(\B_V_data_1_payload_A[6]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[6]_i_5_n_0 ),
        .O(\B_V_data_1_payload_A_reg[6]_i_2_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[6]_i_3 
       (.I0(\B_V_data_1_payload_A[6]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[6]_i_7_n_0 ),
        .O(\B_V_data_1_payload_A_reg[6]_i_3_n_0 ),
        .S(Q[2]));
  MUXF8 \B_V_data_1_payload_A_reg[7]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[7]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[7]_i_4_n_0 ),
        .O(\trunc_ln7_reg_701_reg[3] [7]),
        .S(Q[3]));
  MUXF7 \B_V_data_1_payload_A_reg[7]_i_3 
       (.I0(\B_V_data_1_payload_A[7]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_6_n_0 ),
        .O(\B_V_data_1_payload_A_reg[7]_i_3_n_0 ),
        .S(Q[2]));
  MUXF7 \B_V_data_1_payload_A_reg[7]_i_4 
       (.I0(\B_V_data_1_payload_A[7]_i_7_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_8_n_0 ),
        .O(\B_V_data_1_payload_A_reg[7]_i_4_n_0 ),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_65
   (tmp_50_fu_5903_p35,
    Q,
    tmp_34_fu_5599_p9,
    tmp_35_fu_5618_p9,
    tmp_36_fu_5637_p9,
    tmp_37_fu_5656_p9,
    tmp_38_fu_5675_p9,
    tmp_39_fu_5694_p9,
    tmp_40_fu_5713_p9,
    tmp_41_fu_5732_p9,
    tmp_42_fu_5751_p9,
    tmp_43_fu_5770_p9,
    tmp_44_fu_5789_p9,
    tmp_45_fu_5808_p9,
    tmp_46_fu_5827_p9,
    tmp_47_fu_5846_p9,
    tmp_48_fu_5865_p9,
    tmp_49_fu_5884_p9);
  output [7:0]tmp_50_fu_5903_p35;
  input [3:0]Q;
  input [7:0]tmp_34_fu_5599_p9;
  input [7:0]tmp_35_fu_5618_p9;
  input [7:0]tmp_36_fu_5637_p9;
  input [7:0]tmp_37_fu_5656_p9;
  input [7:0]tmp_38_fu_5675_p9;
  input [7:0]tmp_39_fu_5694_p9;
  input [7:0]tmp_40_fu_5713_p9;
  input [7:0]tmp_41_fu_5732_p9;
  input [7:0]tmp_42_fu_5751_p9;
  input [7:0]tmp_43_fu_5770_p9;
  input [7:0]tmp_44_fu_5789_p9;
  input [7:0]tmp_45_fu_5808_p9;
  input [7:0]tmp_46_fu_5827_p9;
  input [7:0]tmp_47_fu_5846_p9;
  input [7:0]tmp_48_fu_5865_p9;
  input [7:0]tmp_49_fu_5884_p9;

  wire [3:0]Q;
  wire \tmp_147_reg_10233_reg[3]_i_233_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_234_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_235_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_236_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_313_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_314_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_315_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_316_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_321_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_322_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_323_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_324_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_361_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_362_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_363_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_364_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_510_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_511_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_512_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_513_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_514_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_515_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_516_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_517_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_670_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_671_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_672_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_673_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_674_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_675_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_676_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_677_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_686_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_687_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_688_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_689_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_690_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_691_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_692_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_693_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_n_0 ;
  wire [7:0]tmp_34_fu_5599_p9;
  wire [7:0]tmp_35_fu_5618_p9;
  wire [7:0]tmp_36_fu_5637_p9;
  wire [7:0]tmp_37_fu_5656_p9;
  wire [7:0]tmp_38_fu_5675_p9;
  wire [7:0]tmp_39_fu_5694_p9;
  wire [7:0]tmp_40_fu_5713_p9;
  wire [7:0]tmp_41_fu_5732_p9;
  wire [7:0]tmp_42_fu_5751_p9;
  wire [7:0]tmp_43_fu_5770_p9;
  wire [7:0]tmp_44_fu_5789_p9;
  wire [7:0]tmp_45_fu_5808_p9;
  wire [7:0]tmp_46_fu_5827_p9;
  wire [7:0]tmp_47_fu_5846_p9;
  wire [7:0]tmp_48_fu_5865_p9;
  wire [7:0]tmp_49_fu_5884_p9;
  wire [7:0]tmp_50_fu_5903_p35;
  wire \trunc_ln50_reg_10238_reg[7]_i_106_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_107_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_108_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_109_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_110_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_111_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_112_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_113_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_211_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_212_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_213_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_214_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_235_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_236_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_237_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_238_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_243_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_244_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_245_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_246_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_282_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_283_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_284_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_285_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_286_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_287_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_288_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_289_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_330_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_331_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_332_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_333_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_334_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_335_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_336_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_337_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_346_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_347_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_348_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_349_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_350_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_351_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_352_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_353_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_63_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_64_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_65_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_66_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_109 
       (.I0(\tmp_147_reg_10233_reg[3]_i_233_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_234_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_235_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_236_n_0 ),
        .O(tmp_50_fu_5903_p35[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_145 
       (.I0(\tmp_147_reg_10233_reg[3]_i_313_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_314_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_315_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_316_n_0 ),
        .O(tmp_50_fu_5903_p35[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_147 
       (.I0(\tmp_147_reg_10233_reg[3]_i_321_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_322_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_323_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_324_n_0 ),
        .O(tmp_50_fu_5903_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_161 
       (.I0(\tmp_147_reg_10233_reg[3]_i_361_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_362_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_363_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_364_n_0 ),
        .O(tmp_50_fu_5903_p35[7]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_233 
       (.I0(\tmp_147_reg_10233_reg[3]_i_510_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_511_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_233_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_234 
       (.I0(\tmp_147_reg_10233_reg[3]_i_512_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_513_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_234_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_235 
       (.I0(\tmp_147_reg_10233_reg[3]_i_514_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_515_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_235_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_236 
       (.I0(\tmp_147_reg_10233_reg[3]_i_516_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_517_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_236_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_313 
       (.I0(\tmp_147_reg_10233_reg[3]_i_670_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_671_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_313_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_314 
       (.I0(\tmp_147_reg_10233_reg[3]_i_672_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_673_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_314_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_315 
       (.I0(\tmp_147_reg_10233_reg[3]_i_674_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_675_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_315_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_316 
       (.I0(\tmp_147_reg_10233_reg[3]_i_676_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_677_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_316_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_321 
       (.I0(\tmp_147_reg_10233_reg[3]_i_686_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_687_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_321_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_322 
       (.I0(\tmp_147_reg_10233_reg[3]_i_688_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_689_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_322_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_323 
       (.I0(\tmp_147_reg_10233_reg[3]_i_690_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_691_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_323_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_324 
       (.I0(\tmp_147_reg_10233_reg[3]_i_692_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_693_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_324_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_361 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_767_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_361_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_362 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_769_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_362_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_363 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_771_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_363_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_364 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_773_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_364_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_510 
       (.I0(tmp_46_fu_5827_p9[6]),
        .I1(tmp_47_fu_5846_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_510_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_511 
       (.I0(tmp_48_fu_5865_p9[6]),
        .I1(tmp_49_fu_5884_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_511_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_512 
       (.I0(tmp_42_fu_5751_p9[6]),
        .I1(tmp_43_fu_5770_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_512_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_513 
       (.I0(tmp_44_fu_5789_p9[6]),
        .I1(tmp_45_fu_5808_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_513_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_514 
       (.I0(tmp_38_fu_5675_p9[6]),
        .I1(tmp_39_fu_5694_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_514_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_515 
       (.I0(tmp_40_fu_5713_p9[6]),
        .I1(tmp_41_fu_5732_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_515_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_516 
       (.I0(tmp_34_fu_5599_p9[6]),
        .I1(tmp_35_fu_5618_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_516_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_517 
       (.I0(tmp_36_fu_5637_p9[6]),
        .I1(tmp_37_fu_5656_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_517_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_670 
       (.I0(tmp_46_fu_5827_p9[2]),
        .I1(tmp_47_fu_5846_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_670_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_671 
       (.I0(tmp_48_fu_5865_p9[2]),
        .I1(tmp_49_fu_5884_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_671_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_672 
       (.I0(tmp_42_fu_5751_p9[2]),
        .I1(tmp_43_fu_5770_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_672_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_673 
       (.I0(tmp_44_fu_5789_p9[2]),
        .I1(tmp_45_fu_5808_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_673_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_674 
       (.I0(tmp_38_fu_5675_p9[2]),
        .I1(tmp_39_fu_5694_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_674_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_675 
       (.I0(tmp_40_fu_5713_p9[2]),
        .I1(tmp_41_fu_5732_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_675_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_676 
       (.I0(tmp_34_fu_5599_p9[2]),
        .I1(tmp_35_fu_5618_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_676_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_677 
       (.I0(tmp_36_fu_5637_p9[2]),
        .I1(tmp_37_fu_5656_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_677_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_686 
       (.I0(tmp_46_fu_5827_p9[1]),
        .I1(tmp_47_fu_5846_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_686_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_687 
       (.I0(tmp_48_fu_5865_p9[1]),
        .I1(tmp_49_fu_5884_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_687_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_688 
       (.I0(tmp_42_fu_5751_p9[1]),
        .I1(tmp_43_fu_5770_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_688_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_689 
       (.I0(tmp_44_fu_5789_p9[1]),
        .I1(tmp_45_fu_5808_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_689_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_690 
       (.I0(tmp_38_fu_5675_p9[1]),
        .I1(tmp_39_fu_5694_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_690_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_691 
       (.I0(tmp_40_fu_5713_p9[1]),
        .I1(tmp_41_fu_5732_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_691_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_692 
       (.I0(tmp_34_fu_5599_p9[1]),
        .I1(tmp_35_fu_5618_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_692_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_693 
       (.I0(tmp_36_fu_5637_p9[1]),
        .I1(tmp_37_fu_5656_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_693_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_766 
       (.I0(tmp_46_fu_5827_p9[7]),
        .I1(tmp_47_fu_5846_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_766_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_767 
       (.I0(tmp_48_fu_5865_p9[7]),
        .I1(tmp_49_fu_5884_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_767_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_768 
       (.I0(tmp_42_fu_5751_p9[7]),
        .I1(tmp_43_fu_5770_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_768_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_769 
       (.I0(tmp_44_fu_5789_p9[7]),
        .I1(tmp_45_fu_5808_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_769_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_770 
       (.I0(tmp_38_fu_5675_p9[7]),
        .I1(tmp_39_fu_5694_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_770_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_771 
       (.I0(tmp_40_fu_5713_p9[7]),
        .I1(tmp_41_fu_5732_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_771_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_772 
       (.I0(tmp_34_fu_5599_p9[7]),
        .I1(tmp_35_fu_5618_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_772_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_773 
       (.I0(tmp_36_fu_5637_p9[7]),
        .I1(tmp_37_fu_5656_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_773_n_0 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_155 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_211_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_212_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_213_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_214_n_0 ),
        .O(tmp_50_fu_5903_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_162 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_235_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_236_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_237_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_238_n_0 ),
        .O(tmp_50_fu_5903_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_164 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_243_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_244_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_245_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_246_n_0 ),
        .O(tmp_50_fu_5903_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_34 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_63_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_64_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_65_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_66_n_0 ),
        .O(tmp_50_fu_5903_p35[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_106 
       (.I0(tmp_46_fu_5827_p9[0]),
        .I1(tmp_47_fu_5846_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_106_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_107 
       (.I0(tmp_48_fu_5865_p9[0]),
        .I1(tmp_49_fu_5884_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_107_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_108 
       (.I0(tmp_42_fu_5751_p9[0]),
        .I1(tmp_43_fu_5770_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_108_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_109 
       (.I0(tmp_44_fu_5789_p9[0]),
        .I1(tmp_45_fu_5808_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_109_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_110 
       (.I0(tmp_38_fu_5675_p9[0]),
        .I1(tmp_39_fu_5694_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_110_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_111 
       (.I0(tmp_40_fu_5713_p9[0]),
        .I1(tmp_41_fu_5732_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_111_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_112 
       (.I0(tmp_34_fu_5599_p9[0]),
        .I1(tmp_35_fu_5618_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_112_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_113 
       (.I0(tmp_36_fu_5637_p9[0]),
        .I1(tmp_37_fu_5656_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_113_n_0 ),
        .S(Q[0]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_211 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_282_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_211_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_212 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_284_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_212_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_213 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_286_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_287_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_213_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_214 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_288_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_289_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_214_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_235 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_330_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_331_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_235_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_236 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_332_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_333_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_236_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_237 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_334_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_335_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_237_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_238 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_336_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_337_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_238_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_243 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_346_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_347_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_243_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_244 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_348_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_349_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_244_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_245 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_350_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_351_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_245_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_246 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_352_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_353_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_246_n_0 ),
        .S(Q[1]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_282 
       (.I0(tmp_46_fu_5827_p9[5]),
        .I1(tmp_47_fu_5846_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_282_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_283 
       (.I0(tmp_48_fu_5865_p9[5]),
        .I1(tmp_49_fu_5884_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_283_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_284 
       (.I0(tmp_42_fu_5751_p9[5]),
        .I1(tmp_43_fu_5770_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_284_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_285 
       (.I0(tmp_44_fu_5789_p9[5]),
        .I1(tmp_45_fu_5808_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_285_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_286 
       (.I0(tmp_38_fu_5675_p9[5]),
        .I1(tmp_39_fu_5694_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_286_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_287 
       (.I0(tmp_40_fu_5713_p9[5]),
        .I1(tmp_41_fu_5732_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_287_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_288 
       (.I0(tmp_34_fu_5599_p9[5]),
        .I1(tmp_35_fu_5618_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_288_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_289 
       (.I0(tmp_36_fu_5637_p9[5]),
        .I1(tmp_37_fu_5656_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_289_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_330 
       (.I0(tmp_46_fu_5827_p9[4]),
        .I1(tmp_47_fu_5846_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_330_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_331 
       (.I0(tmp_48_fu_5865_p9[4]),
        .I1(tmp_49_fu_5884_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_331_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_332 
       (.I0(tmp_42_fu_5751_p9[4]),
        .I1(tmp_43_fu_5770_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_332_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_333 
       (.I0(tmp_44_fu_5789_p9[4]),
        .I1(tmp_45_fu_5808_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_333_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_334 
       (.I0(tmp_38_fu_5675_p9[4]),
        .I1(tmp_39_fu_5694_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_334_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_335 
       (.I0(tmp_40_fu_5713_p9[4]),
        .I1(tmp_41_fu_5732_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_335_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_336 
       (.I0(tmp_34_fu_5599_p9[4]),
        .I1(tmp_35_fu_5618_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_336_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_337 
       (.I0(tmp_36_fu_5637_p9[4]),
        .I1(tmp_37_fu_5656_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_337_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_346 
       (.I0(tmp_46_fu_5827_p9[3]),
        .I1(tmp_47_fu_5846_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_346_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_347 
       (.I0(tmp_48_fu_5865_p9[3]),
        .I1(tmp_49_fu_5884_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_347_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_348 
       (.I0(tmp_42_fu_5751_p9[3]),
        .I1(tmp_43_fu_5770_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_348_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_349 
       (.I0(tmp_44_fu_5789_p9[3]),
        .I1(tmp_45_fu_5808_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_349_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_350 
       (.I0(tmp_38_fu_5675_p9[3]),
        .I1(tmp_39_fu_5694_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_350_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_351 
       (.I0(tmp_40_fu_5713_p9[3]),
        .I1(tmp_41_fu_5732_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_351_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_352 
       (.I0(tmp_34_fu_5599_p9[3]),
        .I1(tmp_35_fu_5618_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_352_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_353 
       (.I0(tmp_36_fu_5637_p9[3]),
        .I1(tmp_37_fu_5656_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_353_n_0 ),
        .S(Q[0]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_63 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_106_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_107_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_63_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_64 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_108_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_109_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_64_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_65 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_110_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_111_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_65_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_66 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_112_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_113_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_66_n_0 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_66
   (tmp_67_fu_6286_p35,
    Q,
    tmp_51_fu_5982_p9,
    tmp_52_fu_6001_p9,
    tmp_53_fu_6020_p9,
    tmp_54_fu_6039_p9,
    tmp_55_fu_6058_p9,
    tmp_56_fu_6077_p9,
    tmp_57_fu_6096_p9,
    tmp_58_fu_6115_p9,
    tmp_59_fu_6134_p9,
    tmp_60_fu_6153_p9,
    tmp_61_fu_6172_p9,
    tmp_62_fu_6191_p9,
    tmp_63_fu_6210_p9,
    tmp_64_fu_6229_p9,
    tmp_65_fu_6248_p9,
    tmp_66_fu_6267_p9);
  output [7:0]tmp_67_fu_6286_p35;
  input [3:0]Q;
  input [7:0]tmp_51_fu_5982_p9;
  input [7:0]tmp_52_fu_6001_p9;
  input [7:0]tmp_53_fu_6020_p9;
  input [7:0]tmp_54_fu_6039_p9;
  input [7:0]tmp_55_fu_6058_p9;
  input [7:0]tmp_56_fu_6077_p9;
  input [7:0]tmp_57_fu_6096_p9;
  input [7:0]tmp_58_fu_6115_p9;
  input [7:0]tmp_59_fu_6134_p9;
  input [7:0]tmp_60_fu_6153_p9;
  input [7:0]tmp_61_fu_6172_p9;
  input [7:0]tmp_62_fu_6191_p9;
  input [7:0]tmp_63_fu_6210_p9;
  input [7:0]tmp_64_fu_6229_p9;
  input [7:0]tmp_65_fu_6248_p9;
  input [7:0]tmp_66_fu_6267_p9;

  wire [3:0]Q;
  wire \tmp_147_reg_10233_reg[3]_i_369_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_370_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_371_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_372_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_377_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_378_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_379_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_380_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_382_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_383_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_384_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_385_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_782_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_783_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_784_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_785_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_786_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_787_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_788_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_789_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_798_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_799_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_800_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_801_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_802_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_803_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_804_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_805_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_n_0 ;
  wire [7:0]tmp_51_fu_5982_p9;
  wire [7:0]tmp_52_fu_6001_p9;
  wire [7:0]tmp_53_fu_6020_p9;
  wire [7:0]tmp_54_fu_6039_p9;
  wire [7:0]tmp_55_fu_6058_p9;
  wire [7:0]tmp_56_fu_6077_p9;
  wire [7:0]tmp_57_fu_6096_p9;
  wire [7:0]tmp_58_fu_6115_p9;
  wire [7:0]tmp_59_fu_6134_p9;
  wire [7:0]tmp_60_fu_6153_p9;
  wire [7:0]tmp_61_fu_6172_p9;
  wire [7:0]tmp_62_fu_6191_p9;
  wire [7:0]tmp_63_fu_6210_p9;
  wire [7:0]tmp_64_fu_6229_p9;
  wire [7:0]tmp_65_fu_6248_p9;
  wire [7:0]tmp_66_fu_6267_p9;
  wire [7:0]tmp_67_fu_6286_p35;
  wire \trunc_ln50_reg_10238_reg[7]_i_215_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_216_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_217_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_218_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_227_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_228_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_229_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_230_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_251_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_252_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_253_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_254_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_255_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_256_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_257_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_258_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_267_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_268_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_269_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_270_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_290_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_291_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_292_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_293_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_294_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_295_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_296_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_297_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_314_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_315_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_316_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_317_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_318_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_319_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_320_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_321_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_362_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_363_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_364_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_365_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_366_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_367_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_368_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_369_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_370_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_371_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_372_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_373_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_374_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_375_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_376_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_377_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_164 
       (.I0(\tmp_147_reg_10233_reg[3]_i_369_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_370_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_371_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_372_n_0 ),
        .O(tmp_67_fu_6286_p35[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_166 
       (.I0(\tmp_147_reg_10233_reg[3]_i_377_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_378_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_379_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_380_n_0 ),
        .O(tmp_67_fu_6286_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_170 
       (.I0(\tmp_147_reg_10233_reg[3]_i_382_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_383_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_384_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_385_n_0 ),
        .O(tmp_67_fu_6286_p35[7]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_369 
       (.I0(\tmp_147_reg_10233_reg[3]_i_782_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_783_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_369_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_370 
       (.I0(\tmp_147_reg_10233_reg[3]_i_784_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_785_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_370_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_371 
       (.I0(\tmp_147_reg_10233_reg[3]_i_786_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_787_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_371_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_372 
       (.I0(\tmp_147_reg_10233_reg[3]_i_788_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_789_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_372_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_377 
       (.I0(\tmp_147_reg_10233_reg[3]_i_798_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_799_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_377_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_378 
       (.I0(\tmp_147_reg_10233_reg[3]_i_800_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_801_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_378_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_379 
       (.I0(\tmp_147_reg_10233_reg[3]_i_802_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_803_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_379_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_380 
       (.I0(\tmp_147_reg_10233_reg[3]_i_804_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_805_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_380_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_382 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_382_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_383 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_383_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_384 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_384_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_385 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_385_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_782 
       (.I0(tmp_63_fu_6210_p9[6]),
        .I1(tmp_64_fu_6229_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_782_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_783 
       (.I0(tmp_65_fu_6248_p9[6]),
        .I1(tmp_66_fu_6267_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_783_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_784 
       (.I0(tmp_59_fu_6134_p9[6]),
        .I1(tmp_60_fu_6153_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_784_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_785 
       (.I0(tmp_61_fu_6172_p9[6]),
        .I1(tmp_62_fu_6191_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_785_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_786 
       (.I0(tmp_55_fu_6058_p9[6]),
        .I1(tmp_56_fu_6077_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_786_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_787 
       (.I0(tmp_57_fu_6096_p9[6]),
        .I1(tmp_58_fu_6115_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_787_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_788 
       (.I0(tmp_51_fu_5982_p9[6]),
        .I1(tmp_52_fu_6001_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_788_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_789 
       (.I0(tmp_53_fu_6020_p9[6]),
        .I1(tmp_54_fu_6039_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_789_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_798 
       (.I0(tmp_63_fu_6210_p9[5]),
        .I1(tmp_64_fu_6229_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_798_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_799 
       (.I0(tmp_65_fu_6248_p9[5]),
        .I1(tmp_66_fu_6267_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_799_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_800 
       (.I0(tmp_59_fu_6134_p9[5]),
        .I1(tmp_60_fu_6153_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_800_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_801 
       (.I0(tmp_61_fu_6172_p9[5]),
        .I1(tmp_62_fu_6191_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_801_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_802 
       (.I0(tmp_55_fu_6058_p9[5]),
        .I1(tmp_56_fu_6077_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_802_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_803 
       (.I0(tmp_57_fu_6096_p9[5]),
        .I1(tmp_58_fu_6115_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_803_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_804 
       (.I0(tmp_51_fu_5982_p9[5]),
        .I1(tmp_52_fu_6001_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_804_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_805 
       (.I0(tmp_53_fu_6020_p9[5]),
        .I1(tmp_54_fu_6039_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_805_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_806 
       (.I0(tmp_63_fu_6210_p9[7]),
        .I1(tmp_64_fu_6229_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_806_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_807 
       (.I0(tmp_65_fu_6248_p9[7]),
        .I1(tmp_66_fu_6267_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_807_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_808 
       (.I0(tmp_59_fu_6134_p9[7]),
        .I1(tmp_60_fu_6153_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_808_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_809 
       (.I0(tmp_61_fu_6172_p9[7]),
        .I1(tmp_62_fu_6191_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_809_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_810 
       (.I0(tmp_55_fu_6058_p9[7]),
        .I1(tmp_56_fu_6077_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_810_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_811 
       (.I0(tmp_57_fu_6096_p9[7]),
        .I1(tmp_58_fu_6115_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_811_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_812 
       (.I0(tmp_51_fu_5982_p9[7]),
        .I1(tmp_52_fu_6001_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_812_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_813 
       (.I0(tmp_53_fu_6020_p9[7]),
        .I1(tmp_54_fu_6039_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_813_n_0 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_157 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_215_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_216_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_217_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_218_n_0 ),
        .O(tmp_67_fu_6286_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_160 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_227_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_228_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_229_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_230_n_0 ),
        .O(tmp_67_fu_6286_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_166 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_251_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_252_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_253_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_254_n_0 ),
        .O(tmp_67_fu_6286_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_167 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_255_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_256_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_257_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_258_n_0 ),
        .O(tmp_67_fu_6286_p35[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_170 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_267_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_268_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_269_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_270_n_0 ),
        .O(tmp_67_fu_6286_p35[2]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_215 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_290_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_291_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_215_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_216 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_292_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_293_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_216_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_217 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_294_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_295_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_217_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_218 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_296_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_297_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_218_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_227 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_314_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_315_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_227_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_228 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_316_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_317_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_228_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_229 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_318_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_319_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_229_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_230 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_320_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_321_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_230_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_251 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_362_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_363_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_251_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_252 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_364_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_365_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_252_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_253 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_366_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_367_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_253_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_254 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_368_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_369_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_254_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_255 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_370_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_371_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_255_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_256 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_372_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_373_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_256_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_257 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_374_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_375_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_257_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_258 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_376_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_377_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_258_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_267 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_394_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_267_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_268 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_396_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_268_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_269 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_398_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_269_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_270 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_400_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_270_n_0 ),
        .S(Q[1]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_290 
       (.I0(tmp_63_fu_6210_p9[3]),
        .I1(tmp_64_fu_6229_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_290_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_291 
       (.I0(tmp_65_fu_6248_p9[3]),
        .I1(tmp_66_fu_6267_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_291_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_292 
       (.I0(tmp_59_fu_6134_p9[3]),
        .I1(tmp_60_fu_6153_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_292_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_293 
       (.I0(tmp_61_fu_6172_p9[3]),
        .I1(tmp_62_fu_6191_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_293_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_294 
       (.I0(tmp_55_fu_6058_p9[3]),
        .I1(tmp_56_fu_6077_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_294_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_295 
       (.I0(tmp_57_fu_6096_p9[3]),
        .I1(tmp_58_fu_6115_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_295_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_296 
       (.I0(tmp_51_fu_5982_p9[3]),
        .I1(tmp_52_fu_6001_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_296_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_297 
       (.I0(tmp_53_fu_6020_p9[3]),
        .I1(tmp_54_fu_6039_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_297_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_314 
       (.I0(tmp_63_fu_6210_p9[4]),
        .I1(tmp_64_fu_6229_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_314_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_315 
       (.I0(tmp_65_fu_6248_p9[4]),
        .I1(tmp_66_fu_6267_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_315_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_316 
       (.I0(tmp_59_fu_6134_p9[4]),
        .I1(tmp_60_fu_6153_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_316_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_317 
       (.I0(tmp_61_fu_6172_p9[4]),
        .I1(tmp_62_fu_6191_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_317_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_318 
       (.I0(tmp_55_fu_6058_p9[4]),
        .I1(tmp_56_fu_6077_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_318_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_319 
       (.I0(tmp_57_fu_6096_p9[4]),
        .I1(tmp_58_fu_6115_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_319_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_320 
       (.I0(tmp_51_fu_5982_p9[4]),
        .I1(tmp_52_fu_6001_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_320_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_321 
       (.I0(tmp_53_fu_6020_p9[4]),
        .I1(tmp_54_fu_6039_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_321_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_362 
       (.I0(tmp_63_fu_6210_p9[1]),
        .I1(tmp_64_fu_6229_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_362_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_363 
       (.I0(tmp_65_fu_6248_p9[1]),
        .I1(tmp_66_fu_6267_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_363_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_364 
       (.I0(tmp_59_fu_6134_p9[1]),
        .I1(tmp_60_fu_6153_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_364_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_365 
       (.I0(tmp_61_fu_6172_p9[1]),
        .I1(tmp_62_fu_6191_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_365_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_366 
       (.I0(tmp_55_fu_6058_p9[1]),
        .I1(tmp_56_fu_6077_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_366_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_367 
       (.I0(tmp_57_fu_6096_p9[1]),
        .I1(tmp_58_fu_6115_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_367_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_368 
       (.I0(tmp_51_fu_5982_p9[1]),
        .I1(tmp_52_fu_6001_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_368_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_369 
       (.I0(tmp_53_fu_6020_p9[1]),
        .I1(tmp_54_fu_6039_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_369_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_370 
       (.I0(tmp_63_fu_6210_p9[0]),
        .I1(tmp_64_fu_6229_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_370_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_371 
       (.I0(tmp_65_fu_6248_p9[0]),
        .I1(tmp_66_fu_6267_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_371_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_372 
       (.I0(tmp_59_fu_6134_p9[0]),
        .I1(tmp_60_fu_6153_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_372_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_373 
       (.I0(tmp_61_fu_6172_p9[0]),
        .I1(tmp_62_fu_6191_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_373_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_374 
       (.I0(tmp_55_fu_6058_p9[0]),
        .I1(tmp_56_fu_6077_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_374_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_375 
       (.I0(tmp_57_fu_6096_p9[0]),
        .I1(tmp_58_fu_6115_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_375_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_376 
       (.I0(tmp_51_fu_5982_p9[0]),
        .I1(tmp_52_fu_6001_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_376_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_377 
       (.I0(tmp_53_fu_6020_p9[0]),
        .I1(tmp_54_fu_6039_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_377_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_394 
       (.I0(tmp_63_fu_6210_p9[2]),
        .I1(tmp_64_fu_6229_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_394_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_395 
       (.I0(tmp_65_fu_6248_p9[2]),
        .I1(tmp_66_fu_6267_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_395_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_396 
       (.I0(tmp_59_fu_6134_p9[2]),
        .I1(tmp_60_fu_6153_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_396_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_397 
       (.I0(tmp_61_fu_6172_p9[2]),
        .I1(tmp_62_fu_6191_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_397_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_398 
       (.I0(tmp_55_fu_6058_p9[2]),
        .I1(tmp_56_fu_6077_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_398_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_399 
       (.I0(tmp_57_fu_6096_p9[2]),
        .I1(tmp_58_fu_6115_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_399_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_400 
       (.I0(tmp_51_fu_5982_p9[2]),
        .I1(tmp_52_fu_6001_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_400_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_401 
       (.I0(tmp_53_fu_6020_p9[2]),
        .I1(tmp_54_fu_6039_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_401_n_0 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_67
   (tmp_84_fu_6665_p35,
    Q,
    tmp_68_fu_6361_p9,
    tmp_69_fu_6380_p9,
    tmp_70_fu_6399_p9,
    tmp_71_fu_6418_p9,
    tmp_72_fu_6437_p9,
    tmp_73_fu_6456_p9,
    tmp_74_fu_6475_p9,
    tmp_75_fu_6494_p9,
    tmp_76_fu_6513_p9,
    tmp_77_fu_6532_p9,
    tmp_78_fu_6551_p9,
    tmp_79_fu_6570_p9,
    tmp_80_fu_6589_p9,
    tmp_81_fu_6608_p9,
    tmp_82_fu_6627_p9,
    tmp_83_fu_6646_p9);
  output [7:0]tmp_84_fu_6665_p35;
  input [3:0]Q;
  input [7:0]tmp_68_fu_6361_p9;
  input [7:0]tmp_69_fu_6380_p9;
  input [7:0]tmp_70_fu_6399_p9;
  input [7:0]tmp_71_fu_6418_p9;
  input [7:0]tmp_72_fu_6437_p9;
  input [7:0]tmp_73_fu_6456_p9;
  input [7:0]tmp_74_fu_6475_p9;
  input [7:0]tmp_75_fu_6494_p9;
  input [7:0]tmp_76_fu_6513_p9;
  input [7:0]tmp_77_fu_6532_p9;
  input [7:0]tmp_78_fu_6551_p9;
  input [7:0]tmp_79_fu_6570_p9;
  input [7:0]tmp_80_fu_6589_p9;
  input [7:0]tmp_81_fu_6608_p9;
  input [7:0]tmp_82_fu_6627_p9;
  input [7:0]tmp_83_fu_6646_p9;

  wire [3:0]Q;
  wire \tmp_147_reg_10233_reg[3]_i_365_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_366_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_367_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_368_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_373_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_374_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_375_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_376_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_386_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_387_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_388_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_389_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_774_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_775_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_776_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_777_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_778_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_779_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_780_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_781_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_790_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_791_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_792_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_793_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_794_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_795_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_796_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_797_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_n_0 ;
  wire [7:0]tmp_68_fu_6361_p9;
  wire [7:0]tmp_69_fu_6380_p9;
  wire [7:0]tmp_70_fu_6399_p9;
  wire [7:0]tmp_71_fu_6418_p9;
  wire [7:0]tmp_72_fu_6437_p9;
  wire [7:0]tmp_73_fu_6456_p9;
  wire [7:0]tmp_74_fu_6475_p9;
  wire [7:0]tmp_75_fu_6494_p9;
  wire [7:0]tmp_76_fu_6513_p9;
  wire [7:0]tmp_77_fu_6532_p9;
  wire [7:0]tmp_78_fu_6551_p9;
  wire [7:0]tmp_79_fu_6570_p9;
  wire [7:0]tmp_80_fu_6589_p9;
  wire [7:0]tmp_81_fu_6608_p9;
  wire [7:0]tmp_82_fu_6627_p9;
  wire [7:0]tmp_83_fu_6646_p9;
  wire [7:0]tmp_84_fu_6665_p35;
  wire \trunc_ln50_reg_10238_reg[7]_i_219_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_220_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_221_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_222_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_223_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_224_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_225_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_226_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_247_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_248_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_249_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_250_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_259_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_260_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_261_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_262_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_263_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_264_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_265_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_266_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_298_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_299_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_300_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_301_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_302_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_303_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_304_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_305_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_306_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_307_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_308_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_309_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_310_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_311_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_312_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_313_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_354_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_355_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_356_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_357_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_358_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_359_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_360_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_361_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_378_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_379_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_380_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_381_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_382_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_383_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_384_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_385_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_163 
       (.I0(\tmp_147_reg_10233_reg[3]_i_365_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_366_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_367_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_368_n_0 ),
        .O(tmp_84_fu_6665_p35[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_165 
       (.I0(\tmp_147_reg_10233_reg[3]_i_373_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_374_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_375_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_376_n_0 ),
        .O(tmp_84_fu_6665_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_171 
       (.I0(\tmp_147_reg_10233_reg[3]_i_386_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_387_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_388_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_389_n_0 ),
        .O(tmp_84_fu_6665_p35[7]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_365 
       (.I0(\tmp_147_reg_10233_reg[3]_i_774_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_775_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_365_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_366 
       (.I0(\tmp_147_reg_10233_reg[3]_i_776_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_777_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_366_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_367 
       (.I0(\tmp_147_reg_10233_reg[3]_i_778_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_779_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_367_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_368 
       (.I0(\tmp_147_reg_10233_reg[3]_i_780_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_781_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_368_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_373 
       (.I0(\tmp_147_reg_10233_reg[3]_i_790_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_791_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_373_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_374 
       (.I0(\tmp_147_reg_10233_reg[3]_i_792_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_793_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_374_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_375 
       (.I0(\tmp_147_reg_10233_reg[3]_i_794_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_795_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_375_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_376 
       (.I0(\tmp_147_reg_10233_reg[3]_i_796_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_797_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_376_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_386 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_386_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_387 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_387_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_388 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_388_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_389 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_389_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_774 
       (.I0(tmp_80_fu_6589_p9[6]),
        .I1(tmp_81_fu_6608_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_774_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_775 
       (.I0(tmp_82_fu_6627_p9[6]),
        .I1(tmp_83_fu_6646_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_775_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_776 
       (.I0(tmp_76_fu_6513_p9[6]),
        .I1(tmp_77_fu_6532_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_776_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_777 
       (.I0(tmp_78_fu_6551_p9[6]),
        .I1(tmp_79_fu_6570_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_777_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_778 
       (.I0(tmp_72_fu_6437_p9[6]),
        .I1(tmp_73_fu_6456_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_778_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_779 
       (.I0(tmp_74_fu_6475_p9[6]),
        .I1(tmp_75_fu_6494_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_779_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_780 
       (.I0(tmp_68_fu_6361_p9[6]),
        .I1(tmp_69_fu_6380_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_780_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_781 
       (.I0(tmp_70_fu_6399_p9[6]),
        .I1(tmp_71_fu_6418_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_781_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_790 
       (.I0(tmp_80_fu_6589_p9[5]),
        .I1(tmp_81_fu_6608_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_790_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_791 
       (.I0(tmp_82_fu_6627_p9[5]),
        .I1(tmp_83_fu_6646_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_791_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_792 
       (.I0(tmp_76_fu_6513_p9[5]),
        .I1(tmp_77_fu_6532_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_792_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_793 
       (.I0(tmp_78_fu_6551_p9[5]),
        .I1(tmp_79_fu_6570_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_793_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_794 
       (.I0(tmp_72_fu_6437_p9[5]),
        .I1(tmp_73_fu_6456_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_794_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_795 
       (.I0(tmp_74_fu_6475_p9[5]),
        .I1(tmp_75_fu_6494_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_795_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_796 
       (.I0(tmp_68_fu_6361_p9[5]),
        .I1(tmp_69_fu_6380_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_796_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_797 
       (.I0(tmp_70_fu_6399_p9[5]),
        .I1(tmp_71_fu_6418_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_797_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_814 
       (.I0(tmp_80_fu_6589_p9[7]),
        .I1(tmp_81_fu_6608_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_814_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_815 
       (.I0(tmp_82_fu_6627_p9[7]),
        .I1(tmp_83_fu_6646_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_815_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_816 
       (.I0(tmp_76_fu_6513_p9[7]),
        .I1(tmp_77_fu_6532_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_816_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_817 
       (.I0(tmp_78_fu_6551_p9[7]),
        .I1(tmp_79_fu_6570_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_817_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_818 
       (.I0(tmp_72_fu_6437_p9[7]),
        .I1(tmp_73_fu_6456_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_818_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_819 
       (.I0(tmp_74_fu_6475_p9[7]),
        .I1(tmp_75_fu_6494_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_819_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_820 
       (.I0(tmp_68_fu_6361_p9[7]),
        .I1(tmp_69_fu_6380_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_820_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_821 
       (.I0(tmp_70_fu_6399_p9[7]),
        .I1(tmp_71_fu_6418_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_821_n_0 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_158 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_219_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_220_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_221_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_222_n_0 ),
        .O(tmp_84_fu_6665_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_159 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_223_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_224_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_225_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_226_n_0 ),
        .O(tmp_84_fu_6665_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_165 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_247_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_248_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_249_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_250_n_0 ),
        .O(tmp_84_fu_6665_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_168 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_259_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_260_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_261_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_262_n_0 ),
        .O(tmp_84_fu_6665_p35[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_169 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_263_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_264_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_265_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_266_n_0 ),
        .O(tmp_84_fu_6665_p35[2]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_219 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_298_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_299_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_219_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_220 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_300_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_301_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_220_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_221 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_302_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_303_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_221_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_222 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_304_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_305_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_222_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_223 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_306_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_307_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_223_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_224 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_308_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_309_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_224_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_225 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_310_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_311_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_225_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_226 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_312_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_313_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_226_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_247 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_354_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_355_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_247_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_248 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_356_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_357_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_248_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_249 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_358_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_359_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_249_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_250 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_360_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_361_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_250_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_259 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_378_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_379_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_259_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_260 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_380_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_381_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_260_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_261 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_382_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_383_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_261_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_262 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_384_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_385_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_262_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_263 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_386_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_263_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_264 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_388_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_264_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_265 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_390_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_265_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_266 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_392_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_266_n_0 ),
        .S(Q[1]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_298 
       (.I0(tmp_80_fu_6589_p9[3]),
        .I1(tmp_81_fu_6608_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_298_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_299 
       (.I0(tmp_82_fu_6627_p9[3]),
        .I1(tmp_83_fu_6646_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_299_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_300 
       (.I0(tmp_76_fu_6513_p9[3]),
        .I1(tmp_77_fu_6532_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_300_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_301 
       (.I0(tmp_78_fu_6551_p9[3]),
        .I1(tmp_79_fu_6570_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_301_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_302 
       (.I0(tmp_72_fu_6437_p9[3]),
        .I1(tmp_73_fu_6456_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_302_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_303 
       (.I0(tmp_74_fu_6475_p9[3]),
        .I1(tmp_75_fu_6494_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_303_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_304 
       (.I0(tmp_68_fu_6361_p9[3]),
        .I1(tmp_69_fu_6380_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_304_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_305 
       (.I0(tmp_70_fu_6399_p9[3]),
        .I1(tmp_71_fu_6418_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_305_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_306 
       (.I0(tmp_80_fu_6589_p9[4]),
        .I1(tmp_81_fu_6608_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_306_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_307 
       (.I0(tmp_82_fu_6627_p9[4]),
        .I1(tmp_83_fu_6646_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_307_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_308 
       (.I0(tmp_76_fu_6513_p9[4]),
        .I1(tmp_77_fu_6532_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_308_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_309 
       (.I0(tmp_78_fu_6551_p9[4]),
        .I1(tmp_79_fu_6570_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_309_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_310 
       (.I0(tmp_72_fu_6437_p9[4]),
        .I1(tmp_73_fu_6456_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_310_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_311 
       (.I0(tmp_74_fu_6475_p9[4]),
        .I1(tmp_75_fu_6494_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_311_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_312 
       (.I0(tmp_68_fu_6361_p9[4]),
        .I1(tmp_69_fu_6380_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_312_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_313 
       (.I0(tmp_70_fu_6399_p9[4]),
        .I1(tmp_71_fu_6418_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_313_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_354 
       (.I0(tmp_80_fu_6589_p9[1]),
        .I1(tmp_81_fu_6608_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_354_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_355 
       (.I0(tmp_82_fu_6627_p9[1]),
        .I1(tmp_83_fu_6646_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_355_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_356 
       (.I0(tmp_76_fu_6513_p9[1]),
        .I1(tmp_77_fu_6532_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_356_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_357 
       (.I0(tmp_78_fu_6551_p9[1]),
        .I1(tmp_79_fu_6570_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_357_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_358 
       (.I0(tmp_72_fu_6437_p9[1]),
        .I1(tmp_73_fu_6456_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_358_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_359 
       (.I0(tmp_74_fu_6475_p9[1]),
        .I1(tmp_75_fu_6494_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_359_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_360 
       (.I0(tmp_68_fu_6361_p9[1]),
        .I1(tmp_69_fu_6380_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_360_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_361 
       (.I0(tmp_70_fu_6399_p9[1]),
        .I1(tmp_71_fu_6418_p9[1]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_361_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_378 
       (.I0(tmp_80_fu_6589_p9[0]),
        .I1(tmp_81_fu_6608_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_378_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_379 
       (.I0(tmp_82_fu_6627_p9[0]),
        .I1(tmp_83_fu_6646_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_379_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_380 
       (.I0(tmp_76_fu_6513_p9[0]),
        .I1(tmp_77_fu_6532_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_380_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_381 
       (.I0(tmp_78_fu_6551_p9[0]),
        .I1(tmp_79_fu_6570_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_381_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_382 
       (.I0(tmp_72_fu_6437_p9[0]),
        .I1(tmp_73_fu_6456_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_382_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_383 
       (.I0(tmp_74_fu_6475_p9[0]),
        .I1(tmp_75_fu_6494_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_383_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_384 
       (.I0(tmp_68_fu_6361_p9[0]),
        .I1(tmp_69_fu_6380_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_384_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_385 
       (.I0(tmp_70_fu_6399_p9[0]),
        .I1(tmp_71_fu_6418_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_385_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_386 
       (.I0(tmp_80_fu_6589_p9[2]),
        .I1(tmp_81_fu_6608_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_386_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_387 
       (.I0(tmp_82_fu_6627_p9[2]),
        .I1(tmp_83_fu_6646_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_387_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_388 
       (.I0(tmp_76_fu_6513_p9[2]),
        .I1(tmp_77_fu_6532_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_388_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_389 
       (.I0(tmp_78_fu_6551_p9[2]),
        .I1(tmp_79_fu_6570_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_389_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_390 
       (.I0(tmp_72_fu_6437_p9[2]),
        .I1(tmp_73_fu_6456_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_390_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_391 
       (.I0(tmp_74_fu_6475_p9[2]),
        .I1(tmp_75_fu_6494_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_391_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_392 
       (.I0(tmp_68_fu_6361_p9[2]),
        .I1(tmp_69_fu_6380_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_392_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_393 
       (.I0(tmp_70_fu_6399_p9[2]),
        .I1(tmp_71_fu_6418_p9[2]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_393_n_0 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_68
   (tmp_101_fu_7044_p35,
    Q,
    tmp_85_fu_6740_p9,
    tmp_86_fu_6759_p9,
    tmp_87_fu_6778_p9,
    tmp_88_fu_6797_p9,
    tmp_89_fu_6816_p9,
    tmp_90_fu_6835_p9,
    tmp_91_fu_6854_p9,
    tmp_92_fu_6873_p9,
    tmp_93_fu_6892_p9,
    tmp_94_fu_6911_p9,
    tmp_95_fu_6930_p9,
    tmp_96_fu_6949_p9,
    tmp_97_fu_6968_p9,
    tmp_98_fu_6987_p9,
    tmp_99_fu_7006_p9,
    tmp_100_fu_7025_p9);
  output [7:0]tmp_101_fu_7044_p35;
  input [3:0]Q;
  input [7:0]tmp_85_fu_6740_p9;
  input [7:0]tmp_86_fu_6759_p9;
  input [7:0]tmp_87_fu_6778_p9;
  input [7:0]tmp_88_fu_6797_p9;
  input [7:0]tmp_89_fu_6816_p9;
  input [7:0]tmp_90_fu_6835_p9;
  input [7:0]tmp_91_fu_6854_p9;
  input [7:0]tmp_92_fu_6873_p9;
  input [7:0]tmp_93_fu_6892_p9;
  input [7:0]tmp_94_fu_6911_p9;
  input [7:0]tmp_95_fu_6930_p9;
  input [7:0]tmp_96_fu_6949_p9;
  input [7:0]tmp_97_fu_6968_p9;
  input [7:0]tmp_98_fu_6987_p9;
  input [7:0]tmp_99_fu_7006_p9;
  input [7:0]tmp_100_fu_7025_p9;

  wire [3:0]Q;
  wire [7:0]tmp_100_fu_7025_p9;
  wire [7:0]tmp_101_fu_7044_p35;
  wire \tmp_147_reg_10233_reg[3]_i_229_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_230_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_231_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_232_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_309_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_310_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_311_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_312_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_317_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_318_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_319_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_320_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_357_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_358_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_359_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_360_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_502_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_503_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_504_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_505_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_506_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_507_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_508_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_509_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_662_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_663_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_664_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_665_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_666_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_667_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_668_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_669_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_678_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_679_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_680_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_681_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_682_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_683_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_684_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_685_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_n_0 ;
  wire [7:0]tmp_85_fu_6740_p9;
  wire [7:0]tmp_86_fu_6759_p9;
  wire [7:0]tmp_87_fu_6778_p9;
  wire [7:0]tmp_88_fu_6797_p9;
  wire [7:0]tmp_89_fu_6816_p9;
  wire [7:0]tmp_90_fu_6835_p9;
  wire [7:0]tmp_91_fu_6854_p9;
  wire [7:0]tmp_92_fu_6873_p9;
  wire [7:0]tmp_93_fu_6892_p9;
  wire [7:0]tmp_94_fu_6911_p9;
  wire [7:0]tmp_95_fu_6930_p9;
  wire [7:0]tmp_96_fu_6949_p9;
  wire [7:0]tmp_97_fu_6968_p9;
  wire [7:0]tmp_98_fu_6987_p9;
  wire [7:0]tmp_99_fu_7006_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_114_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_115_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_116_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_117_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_118_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_119_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_120_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_121_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_207_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_208_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_209_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_210_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_231_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_232_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_233_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_234_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_239_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_240_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_241_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_242_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_274_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_275_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_276_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_277_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_278_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_279_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_280_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_281_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_322_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_323_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_324_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_325_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_326_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_327_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_328_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_329_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_338_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_339_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_340_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_341_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_342_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_343_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_344_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_345_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_67_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_68_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_69_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_70_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_108 
       (.I0(\tmp_147_reg_10233_reg[3]_i_229_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_230_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_231_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_232_n_0 ),
        .O(tmp_101_fu_7044_p35[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_144 
       (.I0(\tmp_147_reg_10233_reg[3]_i_309_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_310_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_311_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_312_n_0 ),
        .O(tmp_101_fu_7044_p35[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_146 
       (.I0(\tmp_147_reg_10233_reg[3]_i_317_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_318_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_319_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_320_n_0 ),
        .O(tmp_101_fu_7044_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_160 
       (.I0(\tmp_147_reg_10233_reg[3]_i_357_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_358_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_359_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_360_n_0 ),
        .O(tmp_101_fu_7044_p35[7]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_229 
       (.I0(\tmp_147_reg_10233_reg[3]_i_502_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_503_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_229_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_230 
       (.I0(\tmp_147_reg_10233_reg[3]_i_504_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_505_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_230_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_231 
       (.I0(\tmp_147_reg_10233_reg[3]_i_506_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_507_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_231_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_232 
       (.I0(\tmp_147_reg_10233_reg[3]_i_508_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_509_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_232_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_309 
       (.I0(\tmp_147_reg_10233_reg[3]_i_662_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_663_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_309_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_310 
       (.I0(\tmp_147_reg_10233_reg[3]_i_664_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_665_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_310_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_311 
       (.I0(\tmp_147_reg_10233_reg[3]_i_666_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_667_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_311_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_312 
       (.I0(\tmp_147_reg_10233_reg[3]_i_668_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_669_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_312_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_317 
       (.I0(\tmp_147_reg_10233_reg[3]_i_678_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_679_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_317_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_318 
       (.I0(\tmp_147_reg_10233_reg[3]_i_680_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_681_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_318_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_319 
       (.I0(\tmp_147_reg_10233_reg[3]_i_682_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_683_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_319_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_320 
       (.I0(\tmp_147_reg_10233_reg[3]_i_684_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_685_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_320_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_357 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_759_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_357_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_358 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_761_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_358_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_359 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_763_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_359_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_360 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_765_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_360_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_502 
       (.I0(tmp_97_fu_6968_p9[6]),
        .I1(tmp_98_fu_6987_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_502_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_503 
       (.I0(tmp_99_fu_7006_p9[6]),
        .I1(tmp_100_fu_7025_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_503_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_504 
       (.I0(tmp_93_fu_6892_p9[6]),
        .I1(tmp_94_fu_6911_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_504_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_505 
       (.I0(tmp_95_fu_6930_p9[6]),
        .I1(tmp_96_fu_6949_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_505_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_506 
       (.I0(tmp_89_fu_6816_p9[6]),
        .I1(tmp_90_fu_6835_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_506_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_507 
       (.I0(tmp_91_fu_6854_p9[6]),
        .I1(tmp_92_fu_6873_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_507_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_508 
       (.I0(tmp_85_fu_6740_p9[6]),
        .I1(tmp_86_fu_6759_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_508_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_509 
       (.I0(tmp_87_fu_6778_p9[6]),
        .I1(tmp_88_fu_6797_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_509_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_662 
       (.I0(tmp_97_fu_6968_p9[2]),
        .I1(tmp_98_fu_6987_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_662_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_663 
       (.I0(tmp_99_fu_7006_p9[2]),
        .I1(tmp_100_fu_7025_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_663_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_664 
       (.I0(tmp_93_fu_6892_p9[2]),
        .I1(tmp_94_fu_6911_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_664_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_665 
       (.I0(tmp_95_fu_6930_p9[2]),
        .I1(tmp_96_fu_6949_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_665_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_666 
       (.I0(tmp_89_fu_6816_p9[2]),
        .I1(tmp_90_fu_6835_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_666_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_667 
       (.I0(tmp_91_fu_6854_p9[2]),
        .I1(tmp_92_fu_6873_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_667_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_668 
       (.I0(tmp_85_fu_6740_p9[2]),
        .I1(tmp_86_fu_6759_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_668_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_669 
       (.I0(tmp_87_fu_6778_p9[2]),
        .I1(tmp_88_fu_6797_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_669_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_678 
       (.I0(tmp_97_fu_6968_p9[1]),
        .I1(tmp_98_fu_6987_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_678_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_679 
       (.I0(tmp_99_fu_7006_p9[1]),
        .I1(tmp_100_fu_7025_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_679_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_680 
       (.I0(tmp_93_fu_6892_p9[1]),
        .I1(tmp_94_fu_6911_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_680_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_681 
       (.I0(tmp_95_fu_6930_p9[1]),
        .I1(tmp_96_fu_6949_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_681_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_682 
       (.I0(tmp_89_fu_6816_p9[1]),
        .I1(tmp_90_fu_6835_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_682_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_683 
       (.I0(tmp_91_fu_6854_p9[1]),
        .I1(tmp_92_fu_6873_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_683_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_684 
       (.I0(tmp_85_fu_6740_p9[1]),
        .I1(tmp_86_fu_6759_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_684_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_685 
       (.I0(tmp_87_fu_6778_p9[1]),
        .I1(tmp_88_fu_6797_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_685_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_758 
       (.I0(tmp_97_fu_6968_p9[7]),
        .I1(tmp_98_fu_6987_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_758_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_759 
       (.I0(tmp_99_fu_7006_p9[7]),
        .I1(tmp_100_fu_7025_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_759_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_760 
       (.I0(tmp_93_fu_6892_p9[7]),
        .I1(tmp_94_fu_6911_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_760_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_761 
       (.I0(tmp_95_fu_6930_p9[7]),
        .I1(tmp_96_fu_6949_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_761_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_762 
       (.I0(tmp_89_fu_6816_p9[7]),
        .I1(tmp_90_fu_6835_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_762_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_763 
       (.I0(tmp_91_fu_6854_p9[7]),
        .I1(tmp_92_fu_6873_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_763_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_764 
       (.I0(tmp_85_fu_6740_p9[7]),
        .I1(tmp_86_fu_6759_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_764_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_765 
       (.I0(tmp_87_fu_6778_p9[7]),
        .I1(tmp_88_fu_6797_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_765_n_0 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_154 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_207_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_208_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_209_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_210_n_0 ),
        .O(tmp_101_fu_7044_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_161 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_231_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_232_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_233_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_234_n_0 ),
        .O(tmp_101_fu_7044_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_163 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_239_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_240_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_241_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_242_n_0 ),
        .O(tmp_101_fu_7044_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_35 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_67_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_68_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_69_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_70_n_0 ),
        .O(tmp_101_fu_7044_p35[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_114 
       (.I0(tmp_97_fu_6968_p9[0]),
        .I1(tmp_98_fu_6987_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_114_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_115 
       (.I0(tmp_99_fu_7006_p9[0]),
        .I1(tmp_100_fu_7025_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_115_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_116 
       (.I0(tmp_93_fu_6892_p9[0]),
        .I1(tmp_94_fu_6911_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_116_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_117 
       (.I0(tmp_95_fu_6930_p9[0]),
        .I1(tmp_96_fu_6949_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_117_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_118 
       (.I0(tmp_89_fu_6816_p9[0]),
        .I1(tmp_90_fu_6835_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_118_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_119 
       (.I0(tmp_91_fu_6854_p9[0]),
        .I1(tmp_92_fu_6873_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_119_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_120 
       (.I0(tmp_85_fu_6740_p9[0]),
        .I1(tmp_86_fu_6759_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_120_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_121 
       (.I0(tmp_87_fu_6778_p9[0]),
        .I1(tmp_88_fu_6797_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_121_n_0 ),
        .S(Q[0]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_207 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_274_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_207_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_208 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_276_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_208_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_209 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_278_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_209_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_210 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_280_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_210_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_231 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_322_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_323_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_231_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_232 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_324_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_325_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_232_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_233 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_326_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_327_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_233_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_234 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_328_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_329_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_234_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_239 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_338_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_339_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_239_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_240 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_340_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_341_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_240_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_241 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_342_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_343_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_241_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_242 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_344_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_345_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_242_n_0 ),
        .S(Q[1]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_274 
       (.I0(tmp_97_fu_6968_p9[5]),
        .I1(tmp_98_fu_6987_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_274_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_275 
       (.I0(tmp_99_fu_7006_p9[5]),
        .I1(tmp_100_fu_7025_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_275_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_276 
       (.I0(tmp_93_fu_6892_p9[5]),
        .I1(tmp_94_fu_6911_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_276_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_277 
       (.I0(tmp_95_fu_6930_p9[5]),
        .I1(tmp_96_fu_6949_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_277_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_278 
       (.I0(tmp_89_fu_6816_p9[5]),
        .I1(tmp_90_fu_6835_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_278_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_279 
       (.I0(tmp_91_fu_6854_p9[5]),
        .I1(tmp_92_fu_6873_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_279_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_280 
       (.I0(tmp_85_fu_6740_p9[5]),
        .I1(tmp_86_fu_6759_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_280_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_281 
       (.I0(tmp_87_fu_6778_p9[5]),
        .I1(tmp_88_fu_6797_p9[5]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_281_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_322 
       (.I0(tmp_97_fu_6968_p9[4]),
        .I1(tmp_98_fu_6987_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_322_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_323 
       (.I0(tmp_99_fu_7006_p9[4]),
        .I1(tmp_100_fu_7025_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_323_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_324 
       (.I0(tmp_93_fu_6892_p9[4]),
        .I1(tmp_94_fu_6911_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_324_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_325 
       (.I0(tmp_95_fu_6930_p9[4]),
        .I1(tmp_96_fu_6949_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_325_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_326 
       (.I0(tmp_89_fu_6816_p9[4]),
        .I1(tmp_90_fu_6835_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_326_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_327 
       (.I0(tmp_91_fu_6854_p9[4]),
        .I1(tmp_92_fu_6873_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_327_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_328 
       (.I0(tmp_85_fu_6740_p9[4]),
        .I1(tmp_86_fu_6759_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_328_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_329 
       (.I0(tmp_87_fu_6778_p9[4]),
        .I1(tmp_88_fu_6797_p9[4]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_329_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_338 
       (.I0(tmp_97_fu_6968_p9[3]),
        .I1(tmp_98_fu_6987_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_338_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_339 
       (.I0(tmp_99_fu_7006_p9[3]),
        .I1(tmp_100_fu_7025_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_339_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_340 
       (.I0(tmp_93_fu_6892_p9[3]),
        .I1(tmp_94_fu_6911_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_340_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_341 
       (.I0(tmp_95_fu_6930_p9[3]),
        .I1(tmp_96_fu_6949_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_341_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_342 
       (.I0(tmp_89_fu_6816_p9[3]),
        .I1(tmp_90_fu_6835_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_342_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_343 
       (.I0(tmp_91_fu_6854_p9[3]),
        .I1(tmp_92_fu_6873_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_343_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_344 
       (.I0(tmp_85_fu_6740_p9[3]),
        .I1(tmp_86_fu_6759_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_344_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_345 
       (.I0(tmp_87_fu_6778_p9[3]),
        .I1(tmp_88_fu_6797_p9[3]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_345_n_0 ),
        .S(Q[0]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_67 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_114_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_115_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_67_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_68 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_116_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_117_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_68_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_69 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_118_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_119_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_69_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_70 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_120_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_121_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_70_n_0 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_69
   (tmp_118_fu_7427_p35,
    Q,
    tmp_102_fu_7123_p9,
    tmp_103_fu_7142_p9,
    tmp_104_fu_7161_p9,
    tmp_105_fu_7180_p9,
    tmp_106_fu_7199_p9,
    tmp_107_fu_7218_p9,
    tmp_108_fu_7237_p9,
    tmp_109_fu_7256_p9,
    tmp_110_fu_7275_p9,
    tmp_111_fu_7294_p9,
    tmp_112_fu_7313_p9,
    tmp_113_fu_7332_p9,
    tmp_114_fu_7351_p9,
    tmp_115_fu_7370_p9,
    tmp_116_fu_7389_p9,
    tmp_117_fu_7408_p9);
  output [7:0]tmp_118_fu_7427_p35;
  input [3:0]Q;
  input [7:0]tmp_102_fu_7123_p9;
  input [7:0]tmp_103_fu_7142_p9;
  input [7:0]tmp_104_fu_7161_p9;
  input [7:0]tmp_105_fu_7180_p9;
  input [7:0]tmp_106_fu_7199_p9;
  input [7:0]tmp_107_fu_7218_p9;
  input [7:0]tmp_108_fu_7237_p9;
  input [7:0]tmp_109_fu_7256_p9;
  input [7:0]tmp_110_fu_7275_p9;
  input [7:0]tmp_111_fu_7294_p9;
  input [7:0]tmp_112_fu_7313_p9;
  input [7:0]tmp_113_fu_7332_p9;
  input [7:0]tmp_114_fu_7351_p9;
  input [7:0]tmp_115_fu_7370_p9;
  input [7:0]tmp_116_fu_7389_p9;
  input [7:0]tmp_117_fu_7408_p9;

  wire [3:0]Q;
  wire [7:0]tmp_102_fu_7123_p9;
  wire [7:0]tmp_103_fu_7142_p9;
  wire [7:0]tmp_104_fu_7161_p9;
  wire [7:0]tmp_105_fu_7180_p9;
  wire [7:0]tmp_106_fu_7199_p9;
  wire [7:0]tmp_107_fu_7218_p9;
  wire [7:0]tmp_108_fu_7237_p9;
  wire [7:0]tmp_109_fu_7256_p9;
  wire [7:0]tmp_110_fu_7275_p9;
  wire [7:0]tmp_111_fu_7294_p9;
  wire [7:0]tmp_112_fu_7313_p9;
  wire [7:0]tmp_113_fu_7332_p9;
  wire [7:0]tmp_114_fu_7351_p9;
  wire [7:0]tmp_115_fu_7370_p9;
  wire [7:0]tmp_116_fu_7389_p9;
  wire [7:0]tmp_117_fu_7408_p9;
  wire [7:0]tmp_118_fu_7427_p35;
  wire \tmp_147_reg_10233_reg[3]_i_110_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_111_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_112_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_113_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_124_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_125_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_126_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_127_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_136_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_137_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_138_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_139_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_152_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_153_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_154_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_155_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_192_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_193_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_194_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_195_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_200_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_201_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_202_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_203_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_237_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_238_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_239_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_240_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_241_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_242_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_243_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_244_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_269_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_270_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_271_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_272_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_273_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_274_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_275_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_276_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_285_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_286_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_287_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_288_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_293_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_294_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_295_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_296_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_297_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_298_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_299_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_300_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_341_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_342_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_343_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_344_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_345_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_346_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_347_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_348_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_430_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_431_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_432_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_433_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_434_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_435_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_436_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_437_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_446_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_447_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_448_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_449_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_450_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_451_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_452_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_453_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_614_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_615_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_616_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_617_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_618_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_619_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_620_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_621_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_83_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_84_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_85_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_86_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_132 
       (.I0(\tmp_147_reg_10233_reg[3]_i_285_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_286_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_287_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_288_n_0 ),
        .O(tmp_118_fu_7427_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_41 
       (.I0(\tmp_147_reg_10233_reg[3]_i_83_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_84_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_85_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_86_n_0 ),
        .O(tmp_118_fu_7427_p35[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_54 
       (.I0(\tmp_147_reg_10233_reg[3]_i_110_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_111_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_112_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_113_n_0 ),
        .O(tmp_118_fu_7427_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_59 
       (.I0(\tmp_147_reg_10233_reg[3]_i_124_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_125_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_126_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_127_n_0 ),
        .O(tmp_118_fu_7427_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_64 
       (.I0(\tmp_147_reg_10233_reg[3]_i_136_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_137_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_138_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_139_n_0 ),
        .O(tmp_118_fu_7427_p35[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_75 
       (.I0(\tmp_147_reg_10233_reg[3]_i_152_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_153_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_154_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_155_n_0 ),
        .O(tmp_118_fu_7427_p35[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_93 
       (.I0(\tmp_147_reg_10233_reg[3]_i_192_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_193_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_194_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_195_n_0 ),
        .O(tmp_118_fu_7427_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_95 
       (.I0(\tmp_147_reg_10233_reg[3]_i_200_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_201_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_202_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_203_n_0 ),
        .O(tmp_118_fu_7427_p35[6]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_110 
       (.I0(\tmp_147_reg_10233_reg[3]_i_237_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_238_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_110_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_111 
       (.I0(\tmp_147_reg_10233_reg[3]_i_239_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_240_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_111_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_112 
       (.I0(\tmp_147_reg_10233_reg[3]_i_241_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_242_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_112_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_113 
       (.I0(\tmp_147_reg_10233_reg[3]_i_243_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_244_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_113_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_124 
       (.I0(\tmp_147_reg_10233_reg[3]_i_269_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_270_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_124_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_125 
       (.I0(\tmp_147_reg_10233_reg[3]_i_271_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_272_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_125_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_126 
       (.I0(\tmp_147_reg_10233_reg[3]_i_273_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_274_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_126_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_127 
       (.I0(\tmp_147_reg_10233_reg[3]_i_275_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_276_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_127_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_136 
       (.I0(\tmp_147_reg_10233_reg[3]_i_293_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_294_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_136_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_137 
       (.I0(\tmp_147_reg_10233_reg[3]_i_295_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_296_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_137_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_138 
       (.I0(\tmp_147_reg_10233_reg[3]_i_297_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_298_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_138_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_139 
       (.I0(\tmp_147_reg_10233_reg[3]_i_299_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_300_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_139_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_152 
       (.I0(\tmp_147_reg_10233_reg[3]_i_341_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_342_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_152_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_153 
       (.I0(\tmp_147_reg_10233_reg[3]_i_343_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_344_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_153_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_154 
       (.I0(\tmp_147_reg_10233_reg[3]_i_345_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_346_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_154_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_155 
       (.I0(\tmp_147_reg_10233_reg[3]_i_347_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_348_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_155_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_172 
       (.I0(tmp_114_fu_7351_p9[7]),
        .I1(tmp_115_fu_7370_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_172_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_173 
       (.I0(tmp_116_fu_7389_p9[7]),
        .I1(tmp_117_fu_7408_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_173_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_174 
       (.I0(tmp_110_fu_7275_p9[7]),
        .I1(tmp_111_fu_7294_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_174_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_175 
       (.I0(tmp_112_fu_7313_p9[7]),
        .I1(tmp_113_fu_7332_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_175_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_176 
       (.I0(tmp_106_fu_7199_p9[7]),
        .I1(tmp_107_fu_7218_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_176_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_177 
       (.I0(tmp_108_fu_7237_p9[7]),
        .I1(tmp_109_fu_7256_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_177_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_178 
       (.I0(tmp_102_fu_7123_p9[7]),
        .I1(tmp_103_fu_7142_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_178_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_179 
       (.I0(tmp_104_fu_7161_p9[7]),
        .I1(tmp_105_fu_7180_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_179_n_0 ),
        .S(Q[0]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_192 
       (.I0(\tmp_147_reg_10233_reg[3]_i_430_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_431_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_192_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_193 
       (.I0(\tmp_147_reg_10233_reg[3]_i_432_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_433_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_193_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_194 
       (.I0(\tmp_147_reg_10233_reg[3]_i_434_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_435_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_194_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_195 
       (.I0(\tmp_147_reg_10233_reg[3]_i_436_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_437_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_195_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_200 
       (.I0(\tmp_147_reg_10233_reg[3]_i_446_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_447_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_200_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_201 
       (.I0(\tmp_147_reg_10233_reg[3]_i_448_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_449_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_201_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_202 
       (.I0(\tmp_147_reg_10233_reg[3]_i_450_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_451_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_202_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_203 
       (.I0(\tmp_147_reg_10233_reg[3]_i_452_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_453_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_203_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_237 
       (.I0(tmp_114_fu_7351_p9[4]),
        .I1(tmp_115_fu_7370_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_237_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_238 
       (.I0(tmp_116_fu_7389_p9[4]),
        .I1(tmp_117_fu_7408_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_238_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_239 
       (.I0(tmp_110_fu_7275_p9[4]),
        .I1(tmp_111_fu_7294_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_239_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_240 
       (.I0(tmp_112_fu_7313_p9[4]),
        .I1(tmp_113_fu_7332_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_240_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_241 
       (.I0(tmp_106_fu_7199_p9[4]),
        .I1(tmp_107_fu_7218_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_241_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_242 
       (.I0(tmp_108_fu_7237_p9[4]),
        .I1(tmp_109_fu_7256_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_242_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_243 
       (.I0(tmp_102_fu_7123_p9[4]),
        .I1(tmp_103_fu_7142_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_243_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_244 
       (.I0(tmp_104_fu_7161_p9[4]),
        .I1(tmp_105_fu_7180_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_244_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_269 
       (.I0(tmp_114_fu_7351_p9[3]),
        .I1(tmp_115_fu_7370_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_269_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_270 
       (.I0(tmp_116_fu_7389_p9[3]),
        .I1(tmp_117_fu_7408_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_270_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_271 
       (.I0(tmp_110_fu_7275_p9[3]),
        .I1(tmp_111_fu_7294_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_271_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_272 
       (.I0(tmp_112_fu_7313_p9[3]),
        .I1(tmp_113_fu_7332_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_272_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_273 
       (.I0(tmp_106_fu_7199_p9[3]),
        .I1(tmp_107_fu_7218_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_273_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_274 
       (.I0(tmp_108_fu_7237_p9[3]),
        .I1(tmp_109_fu_7256_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_274_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_275 
       (.I0(tmp_102_fu_7123_p9[3]),
        .I1(tmp_103_fu_7142_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_275_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_276 
       (.I0(tmp_104_fu_7161_p9[3]),
        .I1(tmp_105_fu_7180_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_276_n_0 ),
        .S(Q[0]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_285 
       (.I0(\tmp_147_reg_10233_reg[3]_i_614_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_615_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_285_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_286 
       (.I0(\tmp_147_reg_10233_reg[3]_i_616_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_617_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_286_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_287 
       (.I0(\tmp_147_reg_10233_reg[3]_i_618_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_619_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_287_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_288 
       (.I0(\tmp_147_reg_10233_reg[3]_i_620_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_621_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_288_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_293 
       (.I0(tmp_114_fu_7351_p9[2]),
        .I1(tmp_115_fu_7370_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_293_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_294 
       (.I0(tmp_116_fu_7389_p9[2]),
        .I1(tmp_117_fu_7408_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_294_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_295 
       (.I0(tmp_110_fu_7275_p9[2]),
        .I1(tmp_111_fu_7294_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_295_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_296 
       (.I0(tmp_112_fu_7313_p9[2]),
        .I1(tmp_113_fu_7332_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_296_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_297 
       (.I0(tmp_106_fu_7199_p9[2]),
        .I1(tmp_107_fu_7218_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_297_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_298 
       (.I0(tmp_108_fu_7237_p9[2]),
        .I1(tmp_109_fu_7256_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_298_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_299 
       (.I0(tmp_102_fu_7123_p9[2]),
        .I1(tmp_103_fu_7142_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_299_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_300 
       (.I0(tmp_104_fu_7161_p9[2]),
        .I1(tmp_105_fu_7180_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_300_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_341 
       (.I0(tmp_114_fu_7351_p9[0]),
        .I1(tmp_115_fu_7370_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_341_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_342 
       (.I0(tmp_116_fu_7389_p9[0]),
        .I1(tmp_117_fu_7408_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_342_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_343 
       (.I0(tmp_110_fu_7275_p9[0]),
        .I1(tmp_111_fu_7294_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_343_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_344 
       (.I0(tmp_112_fu_7313_p9[0]),
        .I1(tmp_113_fu_7332_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_344_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_345 
       (.I0(tmp_106_fu_7199_p9[0]),
        .I1(tmp_107_fu_7218_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_345_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_346 
       (.I0(tmp_108_fu_7237_p9[0]),
        .I1(tmp_109_fu_7256_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_346_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_347 
       (.I0(tmp_102_fu_7123_p9[0]),
        .I1(tmp_103_fu_7142_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_347_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_348 
       (.I0(tmp_104_fu_7161_p9[0]),
        .I1(tmp_105_fu_7180_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_348_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_430 
       (.I0(tmp_114_fu_7351_p9[5]),
        .I1(tmp_115_fu_7370_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_430_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_431 
       (.I0(tmp_116_fu_7389_p9[5]),
        .I1(tmp_117_fu_7408_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_431_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_432 
       (.I0(tmp_110_fu_7275_p9[5]),
        .I1(tmp_111_fu_7294_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_432_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_433 
       (.I0(tmp_112_fu_7313_p9[5]),
        .I1(tmp_113_fu_7332_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_433_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_434 
       (.I0(tmp_106_fu_7199_p9[5]),
        .I1(tmp_107_fu_7218_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_434_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_435 
       (.I0(tmp_108_fu_7237_p9[5]),
        .I1(tmp_109_fu_7256_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_435_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_436 
       (.I0(tmp_102_fu_7123_p9[5]),
        .I1(tmp_103_fu_7142_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_436_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_437 
       (.I0(tmp_104_fu_7161_p9[5]),
        .I1(tmp_105_fu_7180_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_437_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_446 
       (.I0(tmp_114_fu_7351_p9[6]),
        .I1(tmp_115_fu_7370_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_446_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_447 
       (.I0(tmp_116_fu_7389_p9[6]),
        .I1(tmp_117_fu_7408_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_447_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_448 
       (.I0(tmp_110_fu_7275_p9[6]),
        .I1(tmp_111_fu_7294_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_448_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_449 
       (.I0(tmp_112_fu_7313_p9[6]),
        .I1(tmp_113_fu_7332_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_449_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_450 
       (.I0(tmp_106_fu_7199_p9[6]),
        .I1(tmp_107_fu_7218_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_450_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_451 
       (.I0(tmp_108_fu_7237_p9[6]),
        .I1(tmp_109_fu_7256_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_451_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_452 
       (.I0(tmp_102_fu_7123_p9[6]),
        .I1(tmp_103_fu_7142_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_452_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_453 
       (.I0(tmp_104_fu_7161_p9[6]),
        .I1(tmp_105_fu_7180_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_453_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_614 
       (.I0(tmp_114_fu_7351_p9[1]),
        .I1(tmp_115_fu_7370_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_614_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_615 
       (.I0(tmp_116_fu_7389_p9[1]),
        .I1(tmp_117_fu_7408_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_615_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_616 
       (.I0(tmp_110_fu_7275_p9[1]),
        .I1(tmp_111_fu_7294_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_616_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_617 
       (.I0(tmp_112_fu_7313_p9[1]),
        .I1(tmp_113_fu_7332_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_617_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_618 
       (.I0(tmp_106_fu_7199_p9[1]),
        .I1(tmp_107_fu_7218_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_618_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_619 
       (.I0(tmp_108_fu_7237_p9[1]),
        .I1(tmp_109_fu_7256_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_619_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_620 
       (.I0(tmp_102_fu_7123_p9[1]),
        .I1(tmp_103_fu_7142_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_620_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_621 
       (.I0(tmp_104_fu_7161_p9[1]),
        .I1(tmp_105_fu_7180_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_621_n_0 ),
        .S(Q[0]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_83 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_173_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_83_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_84 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_175_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_84_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_85 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_177_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_85_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_86 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_179_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_86_n_0 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_70
   (tmp_135_fu_7806_p35,
    Q,
    tmp_119_fu_7502_p9,
    tmp_120_fu_7521_p9,
    tmp_121_fu_7540_p9,
    tmp_122_fu_7559_p9,
    tmp_123_fu_7578_p9,
    tmp_124_fu_7597_p9,
    tmp_125_fu_7616_p9,
    tmp_126_fu_7635_p9,
    tmp_127_fu_7654_p9,
    tmp_128_fu_7673_p9,
    tmp_129_fu_7692_p9,
    tmp_130_fu_7711_p9,
    tmp_131_fu_7730_p9,
    tmp_132_fu_7749_p9,
    tmp_133_fu_7768_p9,
    tmp_134_fu_7787_p9);
  output [7:0]tmp_135_fu_7806_p35;
  input [3:0]Q;
  input [7:0]tmp_119_fu_7502_p9;
  input [7:0]tmp_120_fu_7521_p9;
  input [7:0]tmp_121_fu_7540_p9;
  input [7:0]tmp_122_fu_7559_p9;
  input [7:0]tmp_123_fu_7578_p9;
  input [7:0]tmp_124_fu_7597_p9;
  input [7:0]tmp_125_fu_7616_p9;
  input [7:0]tmp_126_fu_7635_p9;
  input [7:0]tmp_127_fu_7654_p9;
  input [7:0]tmp_128_fu_7673_p9;
  input [7:0]tmp_129_fu_7692_p9;
  input [7:0]tmp_130_fu_7711_p9;
  input [7:0]tmp_131_fu_7730_p9;
  input [7:0]tmp_132_fu_7749_p9;
  input [7:0]tmp_133_fu_7768_p9;
  input [7:0]tmp_134_fu_7787_p9;

  wire [3:0]Q;
  wire [7:0]tmp_119_fu_7502_p9;
  wire [7:0]tmp_120_fu_7521_p9;
  wire [7:0]tmp_121_fu_7540_p9;
  wire [7:0]tmp_122_fu_7559_p9;
  wire [7:0]tmp_123_fu_7578_p9;
  wire [7:0]tmp_124_fu_7597_p9;
  wire [7:0]tmp_125_fu_7616_p9;
  wire [7:0]tmp_126_fu_7635_p9;
  wire [7:0]tmp_127_fu_7654_p9;
  wire [7:0]tmp_128_fu_7673_p9;
  wire [7:0]tmp_129_fu_7692_p9;
  wire [7:0]tmp_130_fu_7711_p9;
  wire [7:0]tmp_131_fu_7730_p9;
  wire [7:0]tmp_132_fu_7749_p9;
  wire [7:0]tmp_133_fu_7768_p9;
  wire [7:0]tmp_134_fu_7787_p9;
  wire [7:0]tmp_135_fu_7806_p35;
  wire \tmp_147_reg_10233_reg[3]_i_204_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_205_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_206_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_207_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_217_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_218_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_219_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_220_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_225_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_226_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_227_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_228_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_253_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_254_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_255_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_256_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_261_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_262_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_263_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_264_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_325_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_326_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_327_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_328_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_333_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_334_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_335_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_336_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_454_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_455_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_456_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_457_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_458_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_459_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_460_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_461_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_478_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_479_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_480_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_481_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_482_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_483_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_484_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_485_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_494_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_495_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_496_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_497_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_498_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_499_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_500_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_501_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_550_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_551_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_552_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_553_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_554_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_555_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_556_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_557_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_566_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_567_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_568_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_569_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_570_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_571_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_572_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_573_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_694_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_695_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_696_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_697_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_698_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_699_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_700_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_701_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_710_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_711_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_712_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_713_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_714_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_715_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_716_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_717_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_36_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_37_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_38_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_39_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_71_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_72_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_73_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_74_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_75_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_76_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_77_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_78_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_101 
       (.I0(\tmp_147_reg_10233_reg[3]_i_217_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_218_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_219_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_220_n_0 ),
        .O(tmp_135_fu_7806_p35[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_106 
       (.I0(\tmp_147_reg_10233_reg[3]_i_225_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_226_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_227_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_228_n_0 ),
        .O(tmp_135_fu_7806_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_118 
       (.I0(\tmp_147_reg_10233_reg[3]_i_253_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_254_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_255_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_256_n_0 ),
        .O(tmp_135_fu_7806_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_120 
       (.I0(\tmp_147_reg_10233_reg[3]_i_261_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_262_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_263_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_264_n_0 ),
        .O(tmp_135_fu_7806_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_148 
       (.I0(\tmp_147_reg_10233_reg[3]_i_325_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_326_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_327_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_328_n_0 ),
        .O(tmp_135_fu_7806_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_150 
       (.I0(\tmp_147_reg_10233_reg[3]_i_333_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_334_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_335_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_336_n_0 ),
        .O(tmp_135_fu_7806_p35[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_96 
       (.I0(\tmp_147_reg_10233_reg[3]_i_204_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_205_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_206_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_207_n_0 ),
        .O(tmp_135_fu_7806_p35[6]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_204 
       (.I0(\tmp_147_reg_10233_reg[3]_i_454_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_455_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_204_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_205 
       (.I0(\tmp_147_reg_10233_reg[3]_i_456_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_457_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_205_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_206 
       (.I0(\tmp_147_reg_10233_reg[3]_i_458_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_459_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_206_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_207 
       (.I0(\tmp_147_reg_10233_reg[3]_i_460_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_461_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_207_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_217 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_479_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_217_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_218 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_481_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_218_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_219 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_483_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_219_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_220 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_485_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_220_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_225 
       (.I0(\tmp_147_reg_10233_reg[3]_i_494_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_495_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_225_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_226 
       (.I0(\tmp_147_reg_10233_reg[3]_i_496_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_497_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_226_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_227 
       (.I0(\tmp_147_reg_10233_reg[3]_i_498_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_499_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_227_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_228 
       (.I0(\tmp_147_reg_10233_reg[3]_i_500_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_501_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_228_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_253 
       (.I0(\tmp_147_reg_10233_reg[3]_i_550_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_551_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_253_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_254 
       (.I0(\tmp_147_reg_10233_reg[3]_i_552_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_553_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_254_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_255 
       (.I0(\tmp_147_reg_10233_reg[3]_i_554_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_555_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_255_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_256 
       (.I0(\tmp_147_reg_10233_reg[3]_i_556_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_557_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_256_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_261 
       (.I0(\tmp_147_reg_10233_reg[3]_i_566_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_567_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_261_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_262 
       (.I0(\tmp_147_reg_10233_reg[3]_i_568_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_569_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_262_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_263 
       (.I0(\tmp_147_reg_10233_reg[3]_i_570_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_571_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_263_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_264 
       (.I0(\tmp_147_reg_10233_reg[3]_i_572_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_573_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_264_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_325 
       (.I0(\tmp_147_reg_10233_reg[3]_i_694_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_695_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_325_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_326 
       (.I0(\tmp_147_reg_10233_reg[3]_i_696_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_697_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_326_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_327 
       (.I0(\tmp_147_reg_10233_reg[3]_i_698_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_699_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_327_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_328 
       (.I0(\tmp_147_reg_10233_reg[3]_i_700_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_701_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_328_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_333 
       (.I0(\tmp_147_reg_10233_reg[3]_i_710_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_711_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_333_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_334 
       (.I0(\tmp_147_reg_10233_reg[3]_i_712_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_713_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_334_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_335 
       (.I0(\tmp_147_reg_10233_reg[3]_i_714_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_715_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_335_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_336 
       (.I0(\tmp_147_reg_10233_reg[3]_i_716_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_717_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_336_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_454 
       (.I0(tmp_131_fu_7730_p9[6]),
        .I1(tmp_132_fu_7749_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_454_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_455 
       (.I0(tmp_133_fu_7768_p9[6]),
        .I1(tmp_134_fu_7787_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_455_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_456 
       (.I0(tmp_127_fu_7654_p9[6]),
        .I1(tmp_128_fu_7673_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_456_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_457 
       (.I0(tmp_129_fu_7692_p9[6]),
        .I1(tmp_130_fu_7711_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_457_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_458 
       (.I0(tmp_123_fu_7578_p9[6]),
        .I1(tmp_124_fu_7597_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_458_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_459 
       (.I0(tmp_125_fu_7616_p9[6]),
        .I1(tmp_126_fu_7635_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_459_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_460 
       (.I0(tmp_119_fu_7502_p9[6]),
        .I1(tmp_120_fu_7521_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_460_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_461 
       (.I0(tmp_121_fu_7540_p9[6]),
        .I1(tmp_122_fu_7559_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_461_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_478 
       (.I0(tmp_131_fu_7730_p9[7]),
        .I1(tmp_132_fu_7749_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_478_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_479 
       (.I0(tmp_133_fu_7768_p9[7]),
        .I1(tmp_134_fu_7787_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_479_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_480 
       (.I0(tmp_127_fu_7654_p9[7]),
        .I1(tmp_128_fu_7673_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_480_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_481 
       (.I0(tmp_129_fu_7692_p9[7]),
        .I1(tmp_130_fu_7711_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_481_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_482 
       (.I0(tmp_123_fu_7578_p9[7]),
        .I1(tmp_124_fu_7597_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_482_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_483 
       (.I0(tmp_125_fu_7616_p9[7]),
        .I1(tmp_126_fu_7635_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_483_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_484 
       (.I0(tmp_119_fu_7502_p9[7]),
        .I1(tmp_120_fu_7521_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_484_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_485 
       (.I0(tmp_121_fu_7540_p9[7]),
        .I1(tmp_122_fu_7559_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_485_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_494 
       (.I0(tmp_131_fu_7730_p9[5]),
        .I1(tmp_132_fu_7749_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_494_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_495 
       (.I0(tmp_133_fu_7768_p9[5]),
        .I1(tmp_134_fu_7787_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_495_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_496 
       (.I0(tmp_127_fu_7654_p9[5]),
        .I1(tmp_128_fu_7673_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_496_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_497 
       (.I0(tmp_129_fu_7692_p9[5]),
        .I1(tmp_130_fu_7711_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_497_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_498 
       (.I0(tmp_123_fu_7578_p9[5]),
        .I1(tmp_124_fu_7597_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_498_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_499 
       (.I0(tmp_125_fu_7616_p9[5]),
        .I1(tmp_126_fu_7635_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_499_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_500 
       (.I0(tmp_119_fu_7502_p9[5]),
        .I1(tmp_120_fu_7521_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_500_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_501 
       (.I0(tmp_121_fu_7540_p9[5]),
        .I1(tmp_122_fu_7559_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_501_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_550 
       (.I0(tmp_131_fu_7730_p9[4]),
        .I1(tmp_132_fu_7749_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_550_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_551 
       (.I0(tmp_133_fu_7768_p9[4]),
        .I1(tmp_134_fu_7787_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_551_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_552 
       (.I0(tmp_127_fu_7654_p9[4]),
        .I1(tmp_128_fu_7673_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_552_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_553 
       (.I0(tmp_129_fu_7692_p9[4]),
        .I1(tmp_130_fu_7711_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_553_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_554 
       (.I0(tmp_123_fu_7578_p9[4]),
        .I1(tmp_124_fu_7597_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_554_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_555 
       (.I0(tmp_125_fu_7616_p9[4]),
        .I1(tmp_126_fu_7635_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_555_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_556 
       (.I0(tmp_119_fu_7502_p9[4]),
        .I1(tmp_120_fu_7521_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_556_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_557 
       (.I0(tmp_121_fu_7540_p9[4]),
        .I1(tmp_122_fu_7559_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_557_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_566 
       (.I0(tmp_131_fu_7730_p9[3]),
        .I1(tmp_132_fu_7749_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_566_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_567 
       (.I0(tmp_133_fu_7768_p9[3]),
        .I1(tmp_134_fu_7787_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_567_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_568 
       (.I0(tmp_127_fu_7654_p9[3]),
        .I1(tmp_128_fu_7673_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_568_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_569 
       (.I0(tmp_129_fu_7692_p9[3]),
        .I1(tmp_130_fu_7711_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_569_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_570 
       (.I0(tmp_123_fu_7578_p9[3]),
        .I1(tmp_124_fu_7597_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_570_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_571 
       (.I0(tmp_125_fu_7616_p9[3]),
        .I1(tmp_126_fu_7635_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_571_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_572 
       (.I0(tmp_119_fu_7502_p9[3]),
        .I1(tmp_120_fu_7521_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_572_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_573 
       (.I0(tmp_121_fu_7540_p9[3]),
        .I1(tmp_122_fu_7559_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_573_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_694 
       (.I0(tmp_131_fu_7730_p9[1]),
        .I1(tmp_132_fu_7749_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_694_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_695 
       (.I0(tmp_133_fu_7768_p9[1]),
        .I1(tmp_134_fu_7787_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_695_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_696 
       (.I0(tmp_127_fu_7654_p9[1]),
        .I1(tmp_128_fu_7673_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_696_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_697 
       (.I0(tmp_129_fu_7692_p9[1]),
        .I1(tmp_130_fu_7711_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_697_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_698 
       (.I0(tmp_123_fu_7578_p9[1]),
        .I1(tmp_124_fu_7597_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_698_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_699 
       (.I0(tmp_125_fu_7616_p9[1]),
        .I1(tmp_126_fu_7635_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_699_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_700 
       (.I0(tmp_119_fu_7502_p9[1]),
        .I1(tmp_120_fu_7521_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_700_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_701 
       (.I0(tmp_121_fu_7540_p9[1]),
        .I1(tmp_122_fu_7559_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_701_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_710 
       (.I0(tmp_131_fu_7730_p9[2]),
        .I1(tmp_132_fu_7749_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_710_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_711 
       (.I0(tmp_133_fu_7768_p9[2]),
        .I1(tmp_134_fu_7787_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_711_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_712 
       (.I0(tmp_127_fu_7654_p9[2]),
        .I1(tmp_128_fu_7673_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_712_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_713 
       (.I0(tmp_129_fu_7692_p9[2]),
        .I1(tmp_130_fu_7711_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_713_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_714 
       (.I0(tmp_123_fu_7578_p9[2]),
        .I1(tmp_124_fu_7597_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_714_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_715 
       (.I0(tmp_125_fu_7616_p9[2]),
        .I1(tmp_126_fu_7635_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_715_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_716 
       (.I0(tmp_119_fu_7502_p9[2]),
        .I1(tmp_120_fu_7521_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_716_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_717 
       (.I0(tmp_121_fu_7540_p9[2]),
        .I1(tmp_122_fu_7559_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_717_n_0 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_21 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_36_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_37_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_38_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_39_n_0 ),
        .O(tmp_135_fu_7806_p35[0]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_36 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_71_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_72_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_36_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_37 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_73_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_74_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_37_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_38 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_75_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_76_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_38_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_39 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_77_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_78_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_39_n_0 ),
        .S(Q[1]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_71 
       (.I0(tmp_131_fu_7730_p9[0]),
        .I1(tmp_132_fu_7749_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_71_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_72 
       (.I0(tmp_133_fu_7768_p9[0]),
        .I1(tmp_134_fu_7787_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_72_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_73 
       (.I0(tmp_127_fu_7654_p9[0]),
        .I1(tmp_128_fu_7673_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_73_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_74 
       (.I0(tmp_129_fu_7692_p9[0]),
        .I1(tmp_130_fu_7711_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_74_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_75 
       (.I0(tmp_123_fu_7578_p9[0]),
        .I1(tmp_124_fu_7597_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_75_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_76 
       (.I0(tmp_125_fu_7616_p9[0]),
        .I1(tmp_126_fu_7635_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_76_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_77 
       (.I0(tmp_119_fu_7502_p9[0]),
        .I1(tmp_120_fu_7521_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_77_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_78 
       (.I0(tmp_121_fu_7540_p9[0]),
        .I1(tmp_122_fu_7559_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_78_n_0 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_71
   (tmp_16_fu_5145_p35,
    Q,
    tmp_1_fu_4841_p9,
    tmp_2_fu_4860_p9,
    tmp_3_fu_4879_p9,
    tmp_4_fu_4898_p9,
    tmp_5_fu_4917_p9,
    tmp_6_fu_4936_p9,
    tmp_7_fu_4955_p9,
    tmp_8_fu_4974_p9,
    tmp_9_fu_4993_p9,
    tmp_s_fu_5012_p9,
    tmp_10_fu_5031_p9,
    tmp_11_fu_5050_p9,
    tmp_12_fu_5069_p9,
    tmp_13_fu_5088_p9,
    tmp_14_fu_5107_p9,
    tmp_15_fu_5126_p9);
  output [7:0]tmp_16_fu_5145_p35;
  input [3:0]Q;
  input [7:0]tmp_1_fu_4841_p9;
  input [7:0]tmp_2_fu_4860_p9;
  input [7:0]tmp_3_fu_4879_p9;
  input [7:0]tmp_4_fu_4898_p9;
  input [7:0]tmp_5_fu_4917_p9;
  input [7:0]tmp_6_fu_4936_p9;
  input [7:0]tmp_7_fu_4955_p9;
  input [7:0]tmp_8_fu_4974_p9;
  input [7:0]tmp_9_fu_4993_p9;
  input [7:0]tmp_s_fu_5012_p9;
  input [7:0]tmp_10_fu_5031_p9;
  input [7:0]tmp_11_fu_5050_p9;
  input [7:0]tmp_12_fu_5069_p9;
  input [7:0]tmp_13_fu_5088_p9;
  input [7:0]tmp_14_fu_5107_p9;
  input [7:0]tmp_15_fu_5126_p9;

  wire [3:0]Q;
  wire [7:0]tmp_10_fu_5031_p9;
  wire [7:0]tmp_11_fu_5050_p9;
  wire [7:0]tmp_12_fu_5069_p9;
  wire [7:0]tmp_13_fu_5088_p9;
  wire \tmp_147_reg_10233_reg[3]_i_208_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_209_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_210_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_211_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_213_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_214_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_215_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_216_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_221_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_222_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_223_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_224_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_257_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_258_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_259_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_260_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_265_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_266_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_267_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_268_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_329_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_330_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_331_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_332_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_337_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_338_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_339_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_340_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_462_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_463_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_464_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_465_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_466_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_467_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_468_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_469_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_486_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_487_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_488_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_489_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_490_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_491_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_492_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_493_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_558_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_559_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_560_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_561_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_562_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_563_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_564_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_565_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_574_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_575_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_576_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_577_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_578_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_579_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_580_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_581_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_702_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_703_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_704_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_705_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_706_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_707_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_708_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_709_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_718_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_719_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_720_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_721_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_722_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_723_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_724_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_725_n_0 ;
  wire [7:0]tmp_14_fu_5107_p9;
  wire [7:0]tmp_15_fu_5126_p9;
  wire [7:0]tmp_16_fu_5145_p35;
  wire [7:0]tmp_1_fu_4841_p9;
  wire [7:0]tmp_2_fu_4860_p9;
  wire [7:0]tmp_3_fu_4879_p9;
  wire [7:0]tmp_4_fu_4898_p9;
  wire [7:0]tmp_5_fu_4917_p9;
  wire [7:0]tmp_6_fu_4936_p9;
  wire [7:0]tmp_7_fu_4955_p9;
  wire [7:0]tmp_8_fu_4974_p9;
  wire [7:0]tmp_9_fu_4993_p9;
  wire [7:0]tmp_s_fu_5012_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_40_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_41_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_42_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_43_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_79_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_80_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_81_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_82_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_83_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_84_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_85_n_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_86_n_0 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_100 
       (.I0(\tmp_147_reg_10233_reg[3]_i_213_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_214_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_215_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_216_n_0 ),
        .O(tmp_16_fu_5145_p35[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_105 
       (.I0(\tmp_147_reg_10233_reg[3]_i_221_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_222_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_223_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_224_n_0 ),
        .O(tmp_16_fu_5145_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_119 
       (.I0(\tmp_147_reg_10233_reg[3]_i_257_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_258_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_259_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_260_n_0 ),
        .O(tmp_16_fu_5145_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_121 
       (.I0(\tmp_147_reg_10233_reg[3]_i_265_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_266_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_267_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_268_n_0 ),
        .O(tmp_16_fu_5145_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_149 
       (.I0(\tmp_147_reg_10233_reg[3]_i_329_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_330_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_331_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_332_n_0 ),
        .O(tmp_16_fu_5145_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_151 
       (.I0(\tmp_147_reg_10233_reg[3]_i_337_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_338_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_339_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_340_n_0 ),
        .O(tmp_16_fu_5145_p35[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_97 
       (.I0(\tmp_147_reg_10233_reg[3]_i_208_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_209_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_210_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_211_n_0 ),
        .O(tmp_16_fu_5145_p35[6]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_208 
       (.I0(\tmp_147_reg_10233_reg[3]_i_462_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_463_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_208_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_209 
       (.I0(\tmp_147_reg_10233_reg[3]_i_464_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_465_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_209_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_210 
       (.I0(\tmp_147_reg_10233_reg[3]_i_466_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_467_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_210_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_211 
       (.I0(\tmp_147_reg_10233_reg[3]_i_468_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_469_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_211_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_213 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_213_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_214 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_214_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_215 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_215_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_216 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_216_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_221 
       (.I0(\tmp_147_reg_10233_reg[3]_i_486_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_487_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_221_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_222 
       (.I0(\tmp_147_reg_10233_reg[3]_i_488_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_489_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_222_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_223 
       (.I0(\tmp_147_reg_10233_reg[3]_i_490_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_491_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_223_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_224 
       (.I0(\tmp_147_reg_10233_reg[3]_i_492_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_493_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_224_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_257 
       (.I0(\tmp_147_reg_10233_reg[3]_i_558_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_559_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_257_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_258 
       (.I0(\tmp_147_reg_10233_reg[3]_i_560_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_561_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_258_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_259 
       (.I0(\tmp_147_reg_10233_reg[3]_i_562_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_563_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_259_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_260 
       (.I0(\tmp_147_reg_10233_reg[3]_i_564_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_565_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_260_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_265 
       (.I0(\tmp_147_reg_10233_reg[3]_i_574_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_575_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_265_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_266 
       (.I0(\tmp_147_reg_10233_reg[3]_i_576_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_577_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_266_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_267 
       (.I0(\tmp_147_reg_10233_reg[3]_i_578_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_579_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_267_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_268 
       (.I0(\tmp_147_reg_10233_reg[3]_i_580_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_581_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_268_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_329 
       (.I0(\tmp_147_reg_10233_reg[3]_i_702_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_703_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_329_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_330 
       (.I0(\tmp_147_reg_10233_reg[3]_i_704_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_705_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_330_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_331 
       (.I0(\tmp_147_reg_10233_reg[3]_i_706_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_707_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_331_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_332 
       (.I0(\tmp_147_reg_10233_reg[3]_i_708_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_709_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_332_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_337 
       (.I0(\tmp_147_reg_10233_reg[3]_i_718_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_719_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_337_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_338 
       (.I0(\tmp_147_reg_10233_reg[3]_i_720_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_721_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_338_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_339 
       (.I0(\tmp_147_reg_10233_reg[3]_i_722_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_723_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_339_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_340 
       (.I0(\tmp_147_reg_10233_reg[3]_i_724_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_725_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_340_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_462 
       (.I0(tmp_12_fu_5069_p9[6]),
        .I1(tmp_13_fu_5088_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_462_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_463 
       (.I0(tmp_14_fu_5107_p9[6]),
        .I1(tmp_15_fu_5126_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_463_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_464 
       (.I0(tmp_9_fu_4993_p9[6]),
        .I1(tmp_s_fu_5012_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_464_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_465 
       (.I0(tmp_10_fu_5031_p9[6]),
        .I1(tmp_11_fu_5050_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_465_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_466 
       (.I0(tmp_5_fu_4917_p9[6]),
        .I1(tmp_6_fu_4936_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_466_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_467 
       (.I0(tmp_7_fu_4955_p9[6]),
        .I1(tmp_8_fu_4974_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_467_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_468 
       (.I0(tmp_1_fu_4841_p9[6]),
        .I1(tmp_2_fu_4860_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_468_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_469 
       (.I0(tmp_3_fu_4879_p9[6]),
        .I1(tmp_4_fu_4898_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_469_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_470 
       (.I0(tmp_12_fu_5069_p9[7]),
        .I1(tmp_13_fu_5088_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_470_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_471 
       (.I0(tmp_14_fu_5107_p9[7]),
        .I1(tmp_15_fu_5126_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_471_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_472 
       (.I0(tmp_9_fu_4993_p9[7]),
        .I1(tmp_s_fu_5012_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_472_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_473 
       (.I0(tmp_10_fu_5031_p9[7]),
        .I1(tmp_11_fu_5050_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_473_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_474 
       (.I0(tmp_5_fu_4917_p9[7]),
        .I1(tmp_6_fu_4936_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_474_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_475 
       (.I0(tmp_7_fu_4955_p9[7]),
        .I1(tmp_8_fu_4974_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_475_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_476 
       (.I0(tmp_1_fu_4841_p9[7]),
        .I1(tmp_2_fu_4860_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_476_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_477 
       (.I0(tmp_3_fu_4879_p9[7]),
        .I1(tmp_4_fu_4898_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_477_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_486 
       (.I0(tmp_12_fu_5069_p9[5]),
        .I1(tmp_13_fu_5088_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_486_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_487 
       (.I0(tmp_14_fu_5107_p9[5]),
        .I1(tmp_15_fu_5126_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_487_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_488 
       (.I0(tmp_9_fu_4993_p9[5]),
        .I1(tmp_s_fu_5012_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_488_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_489 
       (.I0(tmp_10_fu_5031_p9[5]),
        .I1(tmp_11_fu_5050_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_489_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_490 
       (.I0(tmp_5_fu_4917_p9[5]),
        .I1(tmp_6_fu_4936_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_490_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_491 
       (.I0(tmp_7_fu_4955_p9[5]),
        .I1(tmp_8_fu_4974_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_491_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_492 
       (.I0(tmp_1_fu_4841_p9[5]),
        .I1(tmp_2_fu_4860_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_492_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_493 
       (.I0(tmp_3_fu_4879_p9[5]),
        .I1(tmp_4_fu_4898_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_493_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_558 
       (.I0(tmp_12_fu_5069_p9[4]),
        .I1(tmp_13_fu_5088_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_558_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_559 
       (.I0(tmp_14_fu_5107_p9[4]),
        .I1(tmp_15_fu_5126_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_559_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_560 
       (.I0(tmp_9_fu_4993_p9[4]),
        .I1(tmp_s_fu_5012_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_560_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_561 
       (.I0(tmp_10_fu_5031_p9[4]),
        .I1(tmp_11_fu_5050_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_561_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_562 
       (.I0(tmp_5_fu_4917_p9[4]),
        .I1(tmp_6_fu_4936_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_562_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_563 
       (.I0(tmp_7_fu_4955_p9[4]),
        .I1(tmp_8_fu_4974_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_563_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_564 
       (.I0(tmp_1_fu_4841_p9[4]),
        .I1(tmp_2_fu_4860_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_564_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_565 
       (.I0(tmp_3_fu_4879_p9[4]),
        .I1(tmp_4_fu_4898_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_565_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_574 
       (.I0(tmp_12_fu_5069_p9[3]),
        .I1(tmp_13_fu_5088_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_574_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_575 
       (.I0(tmp_14_fu_5107_p9[3]),
        .I1(tmp_15_fu_5126_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_575_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_576 
       (.I0(tmp_9_fu_4993_p9[3]),
        .I1(tmp_s_fu_5012_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_576_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_577 
       (.I0(tmp_10_fu_5031_p9[3]),
        .I1(tmp_11_fu_5050_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_577_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_578 
       (.I0(tmp_5_fu_4917_p9[3]),
        .I1(tmp_6_fu_4936_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_578_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_579 
       (.I0(tmp_7_fu_4955_p9[3]),
        .I1(tmp_8_fu_4974_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_579_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_580 
       (.I0(tmp_1_fu_4841_p9[3]),
        .I1(tmp_2_fu_4860_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_580_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_581 
       (.I0(tmp_3_fu_4879_p9[3]),
        .I1(tmp_4_fu_4898_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_581_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_702 
       (.I0(tmp_12_fu_5069_p9[1]),
        .I1(tmp_13_fu_5088_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_702_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_703 
       (.I0(tmp_14_fu_5107_p9[1]),
        .I1(tmp_15_fu_5126_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_703_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_704 
       (.I0(tmp_9_fu_4993_p9[1]),
        .I1(tmp_s_fu_5012_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_704_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_705 
       (.I0(tmp_10_fu_5031_p9[1]),
        .I1(tmp_11_fu_5050_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_705_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_706 
       (.I0(tmp_5_fu_4917_p9[1]),
        .I1(tmp_6_fu_4936_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_706_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_707 
       (.I0(tmp_7_fu_4955_p9[1]),
        .I1(tmp_8_fu_4974_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_707_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_708 
       (.I0(tmp_1_fu_4841_p9[1]),
        .I1(tmp_2_fu_4860_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_708_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_709 
       (.I0(tmp_3_fu_4879_p9[1]),
        .I1(tmp_4_fu_4898_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_709_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_718 
       (.I0(tmp_12_fu_5069_p9[2]),
        .I1(tmp_13_fu_5088_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_718_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_719 
       (.I0(tmp_14_fu_5107_p9[2]),
        .I1(tmp_15_fu_5126_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_719_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_720 
       (.I0(tmp_9_fu_4993_p9[2]),
        .I1(tmp_s_fu_5012_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_720_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_721 
       (.I0(tmp_10_fu_5031_p9[2]),
        .I1(tmp_11_fu_5050_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_721_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_722 
       (.I0(tmp_5_fu_4917_p9[2]),
        .I1(tmp_6_fu_4936_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_722_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_723 
       (.I0(tmp_7_fu_4955_p9[2]),
        .I1(tmp_8_fu_4974_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_723_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_724 
       (.I0(tmp_1_fu_4841_p9[2]),
        .I1(tmp_2_fu_4860_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_724_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_725 
       (.I0(tmp_3_fu_4879_p9[2]),
        .I1(tmp_4_fu_4898_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_725_n_0 ),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \trunc_ln50_reg_10238[7]_i_22 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_40_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_41_n_0 ),
        .I2(Q[3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_42_n_0 ),
        .I4(Q[2]),
        .I5(\trunc_ln50_reg_10238_reg[7]_i_43_n_0 ),
        .O(tmp_16_fu_5145_p35[0]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_40 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_79_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_80_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_40_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_41 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_81_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_82_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_41_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_42 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_83_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_84_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_42_n_0 ),
        .S(Q[1]));
  MUXF8 \trunc_ln50_reg_10238_reg[7]_i_43 
       (.I0(\trunc_ln50_reg_10238_reg[7]_i_85_n_0 ),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_86_n_0 ),
        .O(\trunc_ln50_reg_10238_reg[7]_i_43_n_0 ),
        .S(Q[1]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_79 
       (.I0(tmp_12_fu_5069_p9[0]),
        .I1(tmp_13_fu_5088_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_79_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_80 
       (.I0(tmp_14_fu_5107_p9[0]),
        .I1(tmp_15_fu_5126_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_80_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_81 
       (.I0(tmp_9_fu_4993_p9[0]),
        .I1(tmp_s_fu_5012_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_81_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_82 
       (.I0(tmp_10_fu_5031_p9[0]),
        .I1(tmp_11_fu_5050_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_82_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_83 
       (.I0(tmp_5_fu_4917_p9[0]),
        .I1(tmp_6_fu_4936_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_83_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_84 
       (.I0(tmp_7_fu_4955_p9[0]),
        .I1(tmp_8_fu_4974_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_84_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_85 
       (.I0(tmp_1_fu_4841_p9[0]),
        .I1(tmp_2_fu_4860_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_85_n_0 ),
        .S(Q[0]));
  MUXF7 \trunc_ln50_reg_10238_reg[7]_i_86 
       (.I0(tmp_3_fu_4879_p9[0]),
        .I1(tmp_4_fu_4898_p9[0]),
        .O(\trunc_ln50_reg_10238_reg[7]_i_86_n_0 ),
        .S(Q[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_33_4_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_33_4_8_1_1_72
   (tmp_33_fu_5524_p35,
    Q,
    tmp_17_fu_5220_p9,
    tmp_18_fu_5239_p9,
    tmp_19_fu_5258_p9,
    tmp_20_fu_5277_p9,
    tmp_21_fu_5296_p9,
    tmp_22_fu_5315_p9,
    tmp_23_fu_5334_p9,
    tmp_24_fu_5353_p9,
    tmp_25_fu_5372_p9,
    tmp_26_fu_5391_p9,
    tmp_27_fu_5410_p9,
    tmp_28_fu_5429_p9,
    tmp_29_fu_5448_p9,
    tmp_30_fu_5467_p9,
    tmp_31_fu_5486_p9,
    tmp_32_fu_5505_p9);
  output [7:0]tmp_33_fu_5524_p35;
  input [3:0]Q;
  input [7:0]tmp_17_fu_5220_p9;
  input [7:0]tmp_18_fu_5239_p9;
  input [7:0]tmp_19_fu_5258_p9;
  input [7:0]tmp_20_fu_5277_p9;
  input [7:0]tmp_21_fu_5296_p9;
  input [7:0]tmp_22_fu_5315_p9;
  input [7:0]tmp_23_fu_5334_p9;
  input [7:0]tmp_24_fu_5353_p9;
  input [7:0]tmp_25_fu_5372_p9;
  input [7:0]tmp_26_fu_5391_p9;
  input [7:0]tmp_27_fu_5410_p9;
  input [7:0]tmp_28_fu_5429_p9;
  input [7:0]tmp_29_fu_5448_p9;
  input [7:0]tmp_30_fu_5467_p9;
  input [7:0]tmp_31_fu_5486_p9;
  input [7:0]tmp_32_fu_5505_p9;

  wire [3:0]Q;
  wire \tmp_147_reg_10233_reg[3]_i_114_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_115_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_116_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_117_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_128_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_129_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_130_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_131_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_140_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_141_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_142_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_143_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_156_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_157_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_158_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_159_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_188_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_189_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_190_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_191_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_196_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_197_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_198_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_199_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_245_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_246_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_247_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_248_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_249_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_250_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_251_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_252_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_277_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_278_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_279_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_280_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_281_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_282_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_283_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_284_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_289_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_290_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_291_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_292_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_301_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_302_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_303_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_304_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_305_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_306_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_307_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_308_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_349_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_350_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_351_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_352_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_353_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_354_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_355_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_356_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_422_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_423_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_424_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_425_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_426_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_427_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_428_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_429_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_438_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_439_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_440_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_441_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_442_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_443_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_444_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_445_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_622_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_623_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_624_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_625_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_626_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_627_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_628_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_629_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_87_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_88_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_89_n_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_90_n_0 ;
  wire [7:0]tmp_17_fu_5220_p9;
  wire [7:0]tmp_18_fu_5239_p9;
  wire [7:0]tmp_19_fu_5258_p9;
  wire [7:0]tmp_20_fu_5277_p9;
  wire [7:0]tmp_21_fu_5296_p9;
  wire [7:0]tmp_22_fu_5315_p9;
  wire [7:0]tmp_23_fu_5334_p9;
  wire [7:0]tmp_24_fu_5353_p9;
  wire [7:0]tmp_25_fu_5372_p9;
  wire [7:0]tmp_26_fu_5391_p9;
  wire [7:0]tmp_27_fu_5410_p9;
  wire [7:0]tmp_28_fu_5429_p9;
  wire [7:0]tmp_29_fu_5448_p9;
  wire [7:0]tmp_30_fu_5467_p9;
  wire [7:0]tmp_31_fu_5486_p9;
  wire [7:0]tmp_32_fu_5505_p9;
  wire [7:0]tmp_33_fu_5524_p35;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_133 
       (.I0(\tmp_147_reg_10233_reg[3]_i_289_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_290_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_291_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_292_n_0 ),
        .O(tmp_33_fu_5524_p35[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_42 
       (.I0(\tmp_147_reg_10233_reg[3]_i_87_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_88_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_89_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_90_n_0 ),
        .O(tmp_33_fu_5524_p35[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_55 
       (.I0(\tmp_147_reg_10233_reg[3]_i_114_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_115_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_116_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_117_n_0 ),
        .O(tmp_33_fu_5524_p35[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_60 
       (.I0(\tmp_147_reg_10233_reg[3]_i_128_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_129_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_130_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_131_n_0 ),
        .O(tmp_33_fu_5524_p35[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_65 
       (.I0(\tmp_147_reg_10233_reg[3]_i_140_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_141_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_142_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_143_n_0 ),
        .O(tmp_33_fu_5524_p35[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_76 
       (.I0(\tmp_147_reg_10233_reg[3]_i_156_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_157_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_158_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_159_n_0 ),
        .O(tmp_33_fu_5524_p35[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_92 
       (.I0(\tmp_147_reg_10233_reg[3]_i_188_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_189_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_190_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_191_n_0 ),
        .O(tmp_33_fu_5524_p35[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_147_reg_10233[3]_i_94 
       (.I0(\tmp_147_reg_10233_reg[3]_i_196_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_197_n_0 ),
        .I2(Q[3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_198_n_0 ),
        .I4(Q[2]),
        .I5(\tmp_147_reg_10233_reg[3]_i_199_n_0 ),
        .O(tmp_33_fu_5524_p35[6]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_114 
       (.I0(\tmp_147_reg_10233_reg[3]_i_245_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_246_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_114_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_115 
       (.I0(\tmp_147_reg_10233_reg[3]_i_247_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_248_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_115_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_116 
       (.I0(\tmp_147_reg_10233_reg[3]_i_249_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_250_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_116_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_117 
       (.I0(\tmp_147_reg_10233_reg[3]_i_251_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_252_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_117_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_128 
       (.I0(\tmp_147_reg_10233_reg[3]_i_277_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_278_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_128_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_129 
       (.I0(\tmp_147_reg_10233_reg[3]_i_279_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_280_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_129_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_130 
       (.I0(\tmp_147_reg_10233_reg[3]_i_281_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_282_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_130_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_131 
       (.I0(\tmp_147_reg_10233_reg[3]_i_283_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_284_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_131_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_140 
       (.I0(\tmp_147_reg_10233_reg[3]_i_301_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_302_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_140_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_141 
       (.I0(\tmp_147_reg_10233_reg[3]_i_303_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_304_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_141_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_142 
       (.I0(\tmp_147_reg_10233_reg[3]_i_305_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_306_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_142_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_143 
       (.I0(\tmp_147_reg_10233_reg[3]_i_307_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_308_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_143_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_156 
       (.I0(\tmp_147_reg_10233_reg[3]_i_349_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_350_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_156_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_157 
       (.I0(\tmp_147_reg_10233_reg[3]_i_351_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_352_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_157_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_158 
       (.I0(\tmp_147_reg_10233_reg[3]_i_353_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_354_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_158_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_159 
       (.I0(\tmp_147_reg_10233_reg[3]_i_355_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_356_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_159_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_180 
       (.I0(tmp_29_fu_5448_p9[7]),
        .I1(tmp_30_fu_5467_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_180_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_181 
       (.I0(tmp_31_fu_5486_p9[7]),
        .I1(tmp_32_fu_5505_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_181_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_182 
       (.I0(tmp_25_fu_5372_p9[7]),
        .I1(tmp_26_fu_5391_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_182_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_183 
       (.I0(tmp_27_fu_5410_p9[7]),
        .I1(tmp_28_fu_5429_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_183_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_184 
       (.I0(tmp_21_fu_5296_p9[7]),
        .I1(tmp_22_fu_5315_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_184_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_185 
       (.I0(tmp_23_fu_5334_p9[7]),
        .I1(tmp_24_fu_5353_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_185_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_186 
       (.I0(tmp_17_fu_5220_p9[7]),
        .I1(tmp_18_fu_5239_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_186_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_187 
       (.I0(tmp_19_fu_5258_p9[7]),
        .I1(tmp_20_fu_5277_p9[7]),
        .O(\tmp_147_reg_10233_reg[3]_i_187_n_0 ),
        .S(Q[0]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_188 
       (.I0(\tmp_147_reg_10233_reg[3]_i_422_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_423_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_188_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_189 
       (.I0(\tmp_147_reg_10233_reg[3]_i_424_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_425_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_189_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_190 
       (.I0(\tmp_147_reg_10233_reg[3]_i_426_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_427_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_190_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_191 
       (.I0(\tmp_147_reg_10233_reg[3]_i_428_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_429_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_191_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_196 
       (.I0(\tmp_147_reg_10233_reg[3]_i_438_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_439_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_196_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_197 
       (.I0(\tmp_147_reg_10233_reg[3]_i_440_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_441_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_197_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_198 
       (.I0(\tmp_147_reg_10233_reg[3]_i_442_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_443_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_198_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_199 
       (.I0(\tmp_147_reg_10233_reg[3]_i_444_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_445_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_199_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_245 
       (.I0(tmp_29_fu_5448_p9[4]),
        .I1(tmp_30_fu_5467_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_245_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_246 
       (.I0(tmp_31_fu_5486_p9[4]),
        .I1(tmp_32_fu_5505_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_246_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_247 
       (.I0(tmp_25_fu_5372_p9[4]),
        .I1(tmp_26_fu_5391_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_247_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_248 
       (.I0(tmp_27_fu_5410_p9[4]),
        .I1(tmp_28_fu_5429_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_248_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_249 
       (.I0(tmp_21_fu_5296_p9[4]),
        .I1(tmp_22_fu_5315_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_249_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_250 
       (.I0(tmp_23_fu_5334_p9[4]),
        .I1(tmp_24_fu_5353_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_250_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_251 
       (.I0(tmp_17_fu_5220_p9[4]),
        .I1(tmp_18_fu_5239_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_251_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_252 
       (.I0(tmp_19_fu_5258_p9[4]),
        .I1(tmp_20_fu_5277_p9[4]),
        .O(\tmp_147_reg_10233_reg[3]_i_252_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_277 
       (.I0(tmp_29_fu_5448_p9[3]),
        .I1(tmp_30_fu_5467_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_277_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_278 
       (.I0(tmp_31_fu_5486_p9[3]),
        .I1(tmp_32_fu_5505_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_278_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_279 
       (.I0(tmp_25_fu_5372_p9[3]),
        .I1(tmp_26_fu_5391_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_279_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_280 
       (.I0(tmp_27_fu_5410_p9[3]),
        .I1(tmp_28_fu_5429_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_280_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_281 
       (.I0(tmp_21_fu_5296_p9[3]),
        .I1(tmp_22_fu_5315_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_281_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_282 
       (.I0(tmp_23_fu_5334_p9[3]),
        .I1(tmp_24_fu_5353_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_282_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_283 
       (.I0(tmp_17_fu_5220_p9[3]),
        .I1(tmp_18_fu_5239_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_283_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_284 
       (.I0(tmp_19_fu_5258_p9[3]),
        .I1(tmp_20_fu_5277_p9[3]),
        .O(\tmp_147_reg_10233_reg[3]_i_284_n_0 ),
        .S(Q[0]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_289 
       (.I0(\tmp_147_reg_10233_reg[3]_i_622_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_623_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_289_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_290 
       (.I0(\tmp_147_reg_10233_reg[3]_i_624_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_625_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_290_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_291 
       (.I0(\tmp_147_reg_10233_reg[3]_i_626_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_627_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_291_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_292 
       (.I0(\tmp_147_reg_10233_reg[3]_i_628_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_629_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_292_n_0 ),
        .S(Q[1]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_301 
       (.I0(tmp_29_fu_5448_p9[2]),
        .I1(tmp_30_fu_5467_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_301_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_302 
       (.I0(tmp_31_fu_5486_p9[2]),
        .I1(tmp_32_fu_5505_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_302_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_303 
       (.I0(tmp_25_fu_5372_p9[2]),
        .I1(tmp_26_fu_5391_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_303_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_304 
       (.I0(tmp_27_fu_5410_p9[2]),
        .I1(tmp_28_fu_5429_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_304_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_305 
       (.I0(tmp_21_fu_5296_p9[2]),
        .I1(tmp_22_fu_5315_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_305_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_306 
       (.I0(tmp_23_fu_5334_p9[2]),
        .I1(tmp_24_fu_5353_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_306_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_307 
       (.I0(tmp_17_fu_5220_p9[2]),
        .I1(tmp_18_fu_5239_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_307_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_308 
       (.I0(tmp_19_fu_5258_p9[2]),
        .I1(tmp_20_fu_5277_p9[2]),
        .O(\tmp_147_reg_10233_reg[3]_i_308_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_349 
       (.I0(tmp_29_fu_5448_p9[0]),
        .I1(tmp_30_fu_5467_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_349_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_350 
       (.I0(tmp_31_fu_5486_p9[0]),
        .I1(tmp_32_fu_5505_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_350_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_351 
       (.I0(tmp_25_fu_5372_p9[0]),
        .I1(tmp_26_fu_5391_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_351_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_352 
       (.I0(tmp_27_fu_5410_p9[0]),
        .I1(tmp_28_fu_5429_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_352_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_353 
       (.I0(tmp_21_fu_5296_p9[0]),
        .I1(tmp_22_fu_5315_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_353_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_354 
       (.I0(tmp_23_fu_5334_p9[0]),
        .I1(tmp_24_fu_5353_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_354_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_355 
       (.I0(tmp_17_fu_5220_p9[0]),
        .I1(tmp_18_fu_5239_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_355_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_356 
       (.I0(tmp_19_fu_5258_p9[0]),
        .I1(tmp_20_fu_5277_p9[0]),
        .O(\tmp_147_reg_10233_reg[3]_i_356_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_422 
       (.I0(tmp_29_fu_5448_p9[5]),
        .I1(tmp_30_fu_5467_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_422_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_423 
       (.I0(tmp_31_fu_5486_p9[5]),
        .I1(tmp_32_fu_5505_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_423_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_424 
       (.I0(tmp_25_fu_5372_p9[5]),
        .I1(tmp_26_fu_5391_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_424_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_425 
       (.I0(tmp_27_fu_5410_p9[5]),
        .I1(tmp_28_fu_5429_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_425_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_426 
       (.I0(tmp_21_fu_5296_p9[5]),
        .I1(tmp_22_fu_5315_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_426_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_427 
       (.I0(tmp_23_fu_5334_p9[5]),
        .I1(tmp_24_fu_5353_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_427_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_428 
       (.I0(tmp_17_fu_5220_p9[5]),
        .I1(tmp_18_fu_5239_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_428_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_429 
       (.I0(tmp_19_fu_5258_p9[5]),
        .I1(tmp_20_fu_5277_p9[5]),
        .O(\tmp_147_reg_10233_reg[3]_i_429_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_438 
       (.I0(tmp_29_fu_5448_p9[6]),
        .I1(tmp_30_fu_5467_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_438_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_439 
       (.I0(tmp_31_fu_5486_p9[6]),
        .I1(tmp_32_fu_5505_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_439_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_440 
       (.I0(tmp_25_fu_5372_p9[6]),
        .I1(tmp_26_fu_5391_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_440_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_441 
       (.I0(tmp_27_fu_5410_p9[6]),
        .I1(tmp_28_fu_5429_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_441_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_442 
       (.I0(tmp_21_fu_5296_p9[6]),
        .I1(tmp_22_fu_5315_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_442_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_443 
       (.I0(tmp_23_fu_5334_p9[6]),
        .I1(tmp_24_fu_5353_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_443_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_444 
       (.I0(tmp_17_fu_5220_p9[6]),
        .I1(tmp_18_fu_5239_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_444_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_445 
       (.I0(tmp_19_fu_5258_p9[6]),
        .I1(tmp_20_fu_5277_p9[6]),
        .O(\tmp_147_reg_10233_reg[3]_i_445_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_622 
       (.I0(tmp_29_fu_5448_p9[1]),
        .I1(tmp_30_fu_5467_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_622_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_623 
       (.I0(tmp_31_fu_5486_p9[1]),
        .I1(tmp_32_fu_5505_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_623_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_624 
       (.I0(tmp_25_fu_5372_p9[1]),
        .I1(tmp_26_fu_5391_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_624_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_625 
       (.I0(tmp_27_fu_5410_p9[1]),
        .I1(tmp_28_fu_5429_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_625_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_626 
       (.I0(tmp_21_fu_5296_p9[1]),
        .I1(tmp_22_fu_5315_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_626_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_627 
       (.I0(tmp_23_fu_5334_p9[1]),
        .I1(tmp_24_fu_5353_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_627_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_628 
       (.I0(tmp_17_fu_5220_p9[1]),
        .I1(tmp_18_fu_5239_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_628_n_0 ),
        .S(Q[0]));
  MUXF7 \tmp_147_reg_10233_reg[3]_i_629 
       (.I0(tmp_19_fu_5258_p9[1]),
        .I1(tmp_20_fu_5277_p9[1]),
        .O(\tmp_147_reg_10233_reg[3]_i_629_n_0 ),
        .S(Q[0]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_87 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_181_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_87_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_88 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_183_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_88_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_89 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_185_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_89_n_0 ),
        .S(Q[1]));
  MUXF8 \tmp_147_reg_10233_reg[3]_i_90 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186_n_0 ),
        .I1(\tmp_147_reg_10233_reg[3]_i_187_n_0 ),
        .O(\tmp_147_reg_10233_reg[3]_i_90_n_0 ),
        .S(Q[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1
   (tmp_39_fu_5694_p9,
    \tmp_147_reg_10233_reg[3]_i_770 ,
    \tmp_147_reg_10233_reg[3]_i_674 ,
    \tmp_147_reg_10233_reg[3]_i_770_0 ,
    \tmp_147_reg_10233_reg[3]_i_674_0 ,
    \tmp_147_reg_10233_reg[3]_i_674_1 ,
    \tmp_147_reg_10233_reg[3]_i_770_1 ,
    \tmp_147_reg_10233_reg[3]_i_514 ,
    \tmp_147_reg_10233_reg[3]_i_514_0 ,
    \tmp_147_reg_10233_reg[3]_i_514_1 ,
    \tmp_147_reg_10233_reg[3]_i_770_2 ,
    \tmp_147_reg_10233_reg[3]_i_770_3 ,
    \tmp_147_reg_10233_reg[3]_i_770_4 );
  output [7:0]tmp_39_fu_5694_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770 ;
  input \tmp_147_reg_10233_reg[3]_i_674 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770_0 ;
  input \tmp_147_reg_10233_reg[3]_i_674_0 ;
  input \tmp_147_reg_10233_reg[3]_i_674_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770_1 ;
  input \tmp_147_reg_10233_reg[3]_i_514 ;
  input \tmp_147_reg_10233_reg[3]_i_514_0 ;
  input \tmp_147_reg_10233_reg[3]_i_514_1 ;
  input \tmp_147_reg_10233_reg[3]_i_770_2 ;
  input \tmp_147_reg_10233_reg[3]_i_770_3 ;
  input \tmp_147_reg_10233_reg[3]_i_770_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_514 ;
  wire \tmp_147_reg_10233_reg[3]_i_514_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_514_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_674 ;
  wire \tmp_147_reg_10233_reg[3]_i_674_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_674_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_4 ;
  wire [7:0]tmp_39_fu_5694_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1010 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [6]),
        .O(tmp_39_fu_5694_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1144 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_674 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_674_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_674_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [2]),
        .O(tmp_39_fu_5694_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1176 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_674 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_674_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_674_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [1]),
        .O(tmp_39_fu_5694_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1272 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_770_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_770_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_770_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [7]),
        .O(tmp_39_fu_5694_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_181 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_674 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_674_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_674_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [0]),
        .O(tmp_39_fu_5694_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_427 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [5]),
        .O(tmp_39_fu_5694_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_523 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [4]),
        .O(tmp_39_fu_5694_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_555 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [3]),
        .O(tmp_39_fu_5694_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_161
   (tmp_1_fu_4841_p9,
    q2,
    \tmp_147_reg_10233_reg[3]_i_724 ,
    \tmp_147_reg_10233_reg[3]_i_476 ,
    \tmp_147_reg_10233_reg[3]_i_724_0 ,
    \tmp_147_reg_10233_reg[3]_i_724_1 ,
    \tmp_147_reg_10233_reg[3]_i_476_0 ,
    \tmp_147_reg_10233_reg[3]_i_564 ,
    \tmp_147_reg_10233_reg[3]_i_564_0 ,
    \tmp_147_reg_10233_reg[3]_i_564_1 ,
    \tmp_147_reg_10233_reg[3]_i_476_1 ,
    \tmp_147_reg_10233_reg[3]_i_476_2 ,
    \tmp_147_reg_10233_reg[3]_i_476_3 );
  output [7:0]tmp_1_fu_4841_p9;
  input [7:0]q2;
  input \tmp_147_reg_10233_reg[3]_i_724 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_476 ;
  input \tmp_147_reg_10233_reg[3]_i_724_0 ;
  input \tmp_147_reg_10233_reg[3]_i_724_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_476_0 ;
  input \tmp_147_reg_10233_reg[3]_i_564 ;
  input \tmp_147_reg_10233_reg[3]_i_564_0 ;
  input \tmp_147_reg_10233_reg[3]_i_564_1 ;
  input \tmp_147_reg_10233_reg[3]_i_476_1 ;
  input \tmp_147_reg_10233_reg[3]_i_476_2 ;
  input \tmp_147_reg_10233_reg[3]_i_476_3 ;

  wire [7:0]q2;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_476 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_476_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_564 ;
  wire \tmp_147_reg_10233_reg[3]_i_564_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_564_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_724 ;
  wire \tmp_147_reg_10233_reg[3]_i_724_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_724_1 ;
  wire [7:0]tmp_1_fu_4841_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1048 
       (.I0(q2[4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_564 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_564_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_564_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [4]),
        .O(tmp_1_fu_4841_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1080 
       (.I0(q2[3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_564 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_564_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_564_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [3]),
        .O(tmp_1_fu_4841_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1211 
       (.I0(q2[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_724 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_724_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_724_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [1]),
        .O(tmp_1_fu_4841_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1243 
       (.I0(q2[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_724 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_724_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_724_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [2]),
        .O(tmp_1_fu_4841_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_917 
       (.I0(q2[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_476_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_476_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_476_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [6]),
        .O(tmp_1_fu_4841_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_933 
       (.I0(q2[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_476_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_476_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_476_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [7]),
        .O(tmp_1_fu_4841_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_965 
       (.I0(q2[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_476_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_476_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_476_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [5]),
        .O(tmp_1_fu_4841_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_150 
       (.I0(q2[0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_724 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_724_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_724_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_0 [0]),
        .O(tmp_1_fu_4841_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_162
   (tmp_2_fu_4860_p9,
    \tmp_147_reg_10233_reg[3]_i_476 ,
    \tmp_147_reg_10233_reg[3]_i_724 ,
    \tmp_147_reg_10233_reg[3]_i_476_0 ,
    \tmp_147_reg_10233_reg[3]_i_724_0 ,
    \tmp_147_reg_10233_reg[3]_i_724_1 ,
    \tmp_147_reg_10233_reg[3]_i_476_1 ,
    \tmp_147_reg_10233_reg[3]_i_564 ,
    \tmp_147_reg_10233_reg[3]_i_564_0 ,
    \tmp_147_reg_10233_reg[3]_i_564_1 ,
    \tmp_147_reg_10233_reg[3]_i_476_2 ,
    \tmp_147_reg_10233_reg[3]_i_476_3 ,
    \tmp_147_reg_10233_reg[3]_i_476_4 );
  output [7:0]tmp_2_fu_4860_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_476 ;
  input \tmp_147_reg_10233_reg[3]_i_724 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_476_0 ;
  input \tmp_147_reg_10233_reg[3]_i_724_0 ;
  input \tmp_147_reg_10233_reg[3]_i_724_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_476_1 ;
  input \tmp_147_reg_10233_reg[3]_i_564 ;
  input \tmp_147_reg_10233_reg[3]_i_564_0 ;
  input \tmp_147_reg_10233_reg[3]_i_564_1 ;
  input \tmp_147_reg_10233_reg[3]_i_476_2 ;
  input \tmp_147_reg_10233_reg[3]_i_476_3 ;
  input \tmp_147_reg_10233_reg[3]_i_476_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_476 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_476_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_476_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_476_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_564 ;
  wire \tmp_147_reg_10233_reg[3]_i_564_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_564_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_724 ;
  wire \tmp_147_reg_10233_reg[3]_i_724_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_724_1 ;
  wire [7:0]tmp_2_fu_4860_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1049 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_564 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_564_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_564_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [4]),
        .O(tmp_2_fu_4860_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1081 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_564 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_564_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_564_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [3]),
        .O(tmp_2_fu_4860_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1212 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_724 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_724_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_724_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [1]),
        .O(tmp_2_fu_4860_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1244 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_724 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_724_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_724_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [2]),
        .O(tmp_2_fu_4860_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_918 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_476_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_476_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_476_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [6]),
        .O(tmp_2_fu_4860_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_934 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_476_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_476_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_476_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [7]),
        .O(tmp_2_fu_4860_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_966 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_476_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_476_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_476_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [5]),
        .O(tmp_2_fu_4860_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_151 
       (.I0(\tmp_147_reg_10233_reg[3]_i_476 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_724 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_476_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_724_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_724_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_476_1 [0]),
        .O(tmp_2_fu_4860_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_163
   (tmp_3_fu_4879_p9,
    \tmp_147_reg_10233_reg[3]_i_477 ,
    \tmp_147_reg_10233_reg[3]_i_725 ,
    \tmp_147_reg_10233_reg[3]_i_477_0 ,
    \tmp_147_reg_10233_reg[3]_i_725_0 ,
    \tmp_147_reg_10233_reg[3]_i_725_1 ,
    \tmp_147_reg_10233_reg[3]_i_477_1 ,
    \tmp_147_reg_10233_reg[3]_i_565 ,
    \tmp_147_reg_10233_reg[3]_i_565_0 ,
    \tmp_147_reg_10233_reg[3]_i_565_1 ,
    \tmp_147_reg_10233_reg[3]_i_477_2 ,
    \tmp_147_reg_10233_reg[3]_i_477_3 ,
    \tmp_147_reg_10233_reg[3]_i_477_4 );
  output [7:0]tmp_3_fu_4879_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_477 ;
  input \tmp_147_reg_10233_reg[3]_i_725 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_477_0 ;
  input \tmp_147_reg_10233_reg[3]_i_725_0 ;
  input \tmp_147_reg_10233_reg[3]_i_725_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_477_1 ;
  input \tmp_147_reg_10233_reg[3]_i_565 ;
  input \tmp_147_reg_10233_reg[3]_i_565_0 ;
  input \tmp_147_reg_10233_reg[3]_i_565_1 ;
  input \tmp_147_reg_10233_reg[3]_i_477_2 ;
  input \tmp_147_reg_10233_reg[3]_i_477_3 ;
  input \tmp_147_reg_10233_reg[3]_i_477_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_477 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_477_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_477_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_565 ;
  wire \tmp_147_reg_10233_reg[3]_i_565_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_565_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_725 ;
  wire \tmp_147_reg_10233_reg[3]_i_725_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_725_1 ;
  wire [7:0]tmp_3_fu_4879_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1050 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_565 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_565_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_565_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [4]),
        .O(tmp_3_fu_4879_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1082 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_565 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_565_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_565_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [3]),
        .O(tmp_3_fu_4879_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1213 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_725 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_725_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_725_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [1]),
        .O(tmp_3_fu_4879_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1245 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_725 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_725_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_725_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [2]),
        .O(tmp_3_fu_4879_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_919 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_477_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_477_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [6]),
        .O(tmp_3_fu_4879_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_935 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_477_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_477_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [7]),
        .O(tmp_3_fu_4879_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_967 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_477_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_477_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [5]),
        .O(tmp_3_fu_4879_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_152 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_725 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_725_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_725_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [0]),
        .O(tmp_3_fu_4879_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_164
   (tmp_4_fu_4898_p9,
    \tmp_147_reg_10233_reg[3]_i_477 ,
    \tmp_147_reg_10233_reg[3]_i_725 ,
    \tmp_147_reg_10233_reg[3]_i_477_0 ,
    \tmp_147_reg_10233_reg[3]_i_725_0 ,
    \tmp_147_reg_10233_reg[3]_i_725_1 ,
    \tmp_147_reg_10233_reg[3]_i_477_1 ,
    \tmp_147_reg_10233_reg[3]_i_565 ,
    \tmp_147_reg_10233_reg[3]_i_565_0 ,
    \tmp_147_reg_10233_reg[3]_i_565_1 ,
    \tmp_147_reg_10233_reg[3]_i_477_2 ,
    \tmp_147_reg_10233_reg[3]_i_477_3 ,
    \tmp_147_reg_10233_reg[3]_i_477_4 );
  output [7:0]tmp_4_fu_4898_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_477 ;
  input \tmp_147_reg_10233_reg[3]_i_725 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_477_0 ;
  input \tmp_147_reg_10233_reg[3]_i_725_0 ;
  input \tmp_147_reg_10233_reg[3]_i_725_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_477_1 ;
  input \tmp_147_reg_10233_reg[3]_i_565 ;
  input \tmp_147_reg_10233_reg[3]_i_565_0 ;
  input \tmp_147_reg_10233_reg[3]_i_565_1 ;
  input \tmp_147_reg_10233_reg[3]_i_477_2 ;
  input \tmp_147_reg_10233_reg[3]_i_477_3 ;
  input \tmp_147_reg_10233_reg[3]_i_477_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_477 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_477_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_477_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_477_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_565 ;
  wire \tmp_147_reg_10233_reg[3]_i_565_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_565_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_725 ;
  wire \tmp_147_reg_10233_reg[3]_i_725_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_725_1 ;
  wire [7:0]tmp_4_fu_4898_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1051 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_565 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_565_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_565_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [4]),
        .O(tmp_4_fu_4898_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1083 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_565 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_565_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_565_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [3]),
        .O(tmp_4_fu_4898_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1214 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_725 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_725_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_725_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [1]),
        .O(tmp_4_fu_4898_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1246 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_725 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_725_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_725_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [2]),
        .O(tmp_4_fu_4898_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_920 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_477_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_477_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [6]),
        .O(tmp_4_fu_4898_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_936 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_477_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_477_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [7]),
        .O(tmp_4_fu_4898_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_968 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_477_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_477_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_477_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [5]),
        .O(tmp_4_fu_4898_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_153 
       (.I0(\tmp_147_reg_10233_reg[3]_i_477 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_725 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_477_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_725_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_725_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_477_1 [0]),
        .O(tmp_4_fu_4898_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_165
   (tmp_5_fu_4917_p9,
    \tmp_147_reg_10233_reg[3]_i_474 ,
    \tmp_147_reg_10233_reg[3]_i_722 ,
    \tmp_147_reg_10233_reg[3]_i_474_0 ,
    \tmp_147_reg_10233_reg[3]_i_722_0 ,
    \tmp_147_reg_10233_reg[3]_i_722_1 ,
    \tmp_147_reg_10233_reg[3]_i_474_1 ,
    \tmp_147_reg_10233_reg[3]_i_562 ,
    \tmp_147_reg_10233_reg[3]_i_562_0 ,
    \tmp_147_reg_10233_reg[3]_i_562_1 ,
    \tmp_147_reg_10233_reg[3]_i_474_2 ,
    \tmp_147_reg_10233_reg[3]_i_474_3 ,
    \tmp_147_reg_10233_reg[3]_i_474_4 );
  output [7:0]tmp_5_fu_4917_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_474 ;
  input \tmp_147_reg_10233_reg[3]_i_722 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_474_0 ;
  input \tmp_147_reg_10233_reg[3]_i_722_0 ;
  input \tmp_147_reg_10233_reg[3]_i_722_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_474_1 ;
  input \tmp_147_reg_10233_reg[3]_i_562 ;
  input \tmp_147_reg_10233_reg[3]_i_562_0 ;
  input \tmp_147_reg_10233_reg[3]_i_562_1 ;
  input \tmp_147_reg_10233_reg[3]_i_474_2 ;
  input \tmp_147_reg_10233_reg[3]_i_474_3 ;
  input \tmp_147_reg_10233_reg[3]_i_474_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_474 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_474_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_474_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_562 ;
  wire \tmp_147_reg_10233_reg[3]_i_562_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_562_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_722 ;
  wire \tmp_147_reg_10233_reg[3]_i_722_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_722_1 ;
  wire [7:0]tmp_5_fu_4917_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1044 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_562 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_562_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_562_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [4]),
        .O(tmp_5_fu_4917_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1076 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_562 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_562_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_562_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [3]),
        .O(tmp_5_fu_4917_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1207 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_722 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_722_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_722_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [1]),
        .O(tmp_5_fu_4917_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1239 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_722 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_722_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_722_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [2]),
        .O(tmp_5_fu_4917_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_913 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_474_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_474_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_474_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [6]),
        .O(tmp_5_fu_4917_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_929 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_474_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_474_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_474_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [7]),
        .O(tmp_5_fu_4917_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_961 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_474_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_474_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_474_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [5]),
        .O(tmp_5_fu_4917_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_146 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_722 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_722_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_722_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [0]),
        .O(tmp_5_fu_4917_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_166
   (tmp_6_fu_4936_p9,
    \tmp_147_reg_10233_reg[3]_i_474 ,
    \tmp_147_reg_10233_reg[3]_i_722 ,
    \tmp_147_reg_10233_reg[3]_i_474_0 ,
    \tmp_147_reg_10233_reg[3]_i_722_0 ,
    \tmp_147_reg_10233_reg[3]_i_722_1 ,
    \tmp_147_reg_10233_reg[3]_i_474_1 ,
    \tmp_147_reg_10233_reg[3]_i_562 ,
    \tmp_147_reg_10233_reg[3]_i_562_0 ,
    \tmp_147_reg_10233_reg[3]_i_562_1 ,
    \tmp_147_reg_10233_reg[3]_i_474_2 ,
    \tmp_147_reg_10233_reg[3]_i_474_3 ,
    \tmp_147_reg_10233_reg[3]_i_474_4 );
  output [7:0]tmp_6_fu_4936_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_474 ;
  input \tmp_147_reg_10233_reg[3]_i_722 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_474_0 ;
  input \tmp_147_reg_10233_reg[3]_i_722_0 ;
  input \tmp_147_reg_10233_reg[3]_i_722_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_474_1 ;
  input \tmp_147_reg_10233_reg[3]_i_562 ;
  input \tmp_147_reg_10233_reg[3]_i_562_0 ;
  input \tmp_147_reg_10233_reg[3]_i_562_1 ;
  input \tmp_147_reg_10233_reg[3]_i_474_2 ;
  input \tmp_147_reg_10233_reg[3]_i_474_3 ;
  input \tmp_147_reg_10233_reg[3]_i_474_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_474 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_474_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_474_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_474_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_562 ;
  wire \tmp_147_reg_10233_reg[3]_i_562_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_562_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_722 ;
  wire \tmp_147_reg_10233_reg[3]_i_722_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_722_1 ;
  wire [7:0]tmp_6_fu_4936_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1045 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_562 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_562_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_562_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [4]),
        .O(tmp_6_fu_4936_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1077 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_562 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_562_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_562_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [3]),
        .O(tmp_6_fu_4936_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1208 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_722 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_722_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_722_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [1]),
        .O(tmp_6_fu_4936_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1240 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_722 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_722_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_722_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [2]),
        .O(tmp_6_fu_4936_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_914 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_474_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_474_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_474_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [6]),
        .O(tmp_6_fu_4936_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_930 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_474_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_474_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_474_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [7]),
        .O(tmp_6_fu_4936_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_962 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_474_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_474_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_474_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [5]),
        .O(tmp_6_fu_4936_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_147 
       (.I0(\tmp_147_reg_10233_reg[3]_i_474 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_722 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_474_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_722_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_722_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_474_1 [0]),
        .O(tmp_6_fu_4936_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_167
   (tmp_7_fu_4955_p9,
    \tmp_147_reg_10233_reg[3]_i_475 ,
    \tmp_147_reg_10233_reg[3]_i_723 ,
    \tmp_147_reg_10233_reg[3]_i_475_0 ,
    \tmp_147_reg_10233_reg[3]_i_723_0 ,
    \tmp_147_reg_10233_reg[3]_i_723_1 ,
    \tmp_147_reg_10233_reg[3]_i_475_1 ,
    \tmp_147_reg_10233_reg[3]_i_563 ,
    \tmp_147_reg_10233_reg[3]_i_563_0 ,
    \tmp_147_reg_10233_reg[3]_i_563_1 ,
    \tmp_147_reg_10233_reg[3]_i_475_2 ,
    \tmp_147_reg_10233_reg[3]_i_475_3 ,
    \tmp_147_reg_10233_reg[3]_i_475_4 );
  output [7:0]tmp_7_fu_4955_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_475 ;
  input \tmp_147_reg_10233_reg[3]_i_723 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_475_0 ;
  input \tmp_147_reg_10233_reg[3]_i_723_0 ;
  input \tmp_147_reg_10233_reg[3]_i_723_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_475_1 ;
  input \tmp_147_reg_10233_reg[3]_i_563 ;
  input \tmp_147_reg_10233_reg[3]_i_563_0 ;
  input \tmp_147_reg_10233_reg[3]_i_563_1 ;
  input \tmp_147_reg_10233_reg[3]_i_475_2 ;
  input \tmp_147_reg_10233_reg[3]_i_475_3 ;
  input \tmp_147_reg_10233_reg[3]_i_475_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_475 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_475_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_475_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_563 ;
  wire \tmp_147_reg_10233_reg[3]_i_563_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_563_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_723 ;
  wire \tmp_147_reg_10233_reg[3]_i_723_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_723_1 ;
  wire [7:0]tmp_7_fu_4955_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1046 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_563 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_563_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_563_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [4]),
        .O(tmp_7_fu_4955_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1078 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_563 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_563_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_563_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [3]),
        .O(tmp_7_fu_4955_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1209 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_723 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_723_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_723_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [1]),
        .O(tmp_7_fu_4955_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1241 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_723 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_723_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_723_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [2]),
        .O(tmp_7_fu_4955_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_915 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_475_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_475_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [6]),
        .O(tmp_7_fu_4955_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_931 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_475_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_475_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [7]),
        .O(tmp_7_fu_4955_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_963 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_475_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_475_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [5]),
        .O(tmp_7_fu_4955_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_148 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_723 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_723_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_723_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [0]),
        .O(tmp_7_fu_4955_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_168
   (tmp_8_fu_4974_p9,
    \tmp_147_reg_10233_reg[3]_i_475 ,
    \tmp_147_reg_10233_reg[3]_i_723 ,
    \tmp_147_reg_10233_reg[3]_i_475_0 ,
    \tmp_147_reg_10233_reg[3]_i_723_0 ,
    \tmp_147_reg_10233_reg[3]_i_723_1 ,
    \tmp_147_reg_10233_reg[3]_i_475_1 ,
    \tmp_147_reg_10233_reg[3]_i_563 ,
    \tmp_147_reg_10233_reg[3]_i_563_0 ,
    \tmp_147_reg_10233_reg[3]_i_563_1 ,
    \tmp_147_reg_10233_reg[3]_i_475_2 ,
    \tmp_147_reg_10233_reg[3]_i_475_3 ,
    \tmp_147_reg_10233_reg[3]_i_475_4 );
  output [7:0]tmp_8_fu_4974_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_475 ;
  input \tmp_147_reg_10233_reg[3]_i_723 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_475_0 ;
  input \tmp_147_reg_10233_reg[3]_i_723_0 ;
  input \tmp_147_reg_10233_reg[3]_i_723_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_475_1 ;
  input \tmp_147_reg_10233_reg[3]_i_563 ;
  input \tmp_147_reg_10233_reg[3]_i_563_0 ;
  input \tmp_147_reg_10233_reg[3]_i_563_1 ;
  input \tmp_147_reg_10233_reg[3]_i_475_2 ;
  input \tmp_147_reg_10233_reg[3]_i_475_3 ;
  input \tmp_147_reg_10233_reg[3]_i_475_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_475 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_475_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_475_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_475_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_563 ;
  wire \tmp_147_reg_10233_reg[3]_i_563_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_563_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_723 ;
  wire \tmp_147_reg_10233_reg[3]_i_723_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_723_1 ;
  wire [7:0]tmp_8_fu_4974_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1047 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_563 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_563_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_563_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [4]),
        .O(tmp_8_fu_4974_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1079 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_563 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_563_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_563_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [3]),
        .O(tmp_8_fu_4974_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1210 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_723 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_723_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_723_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [1]),
        .O(tmp_8_fu_4974_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1242 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_723 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_723_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_723_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [2]),
        .O(tmp_8_fu_4974_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_916 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_475_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_475_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [6]),
        .O(tmp_8_fu_4974_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_932 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_475_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_475_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [7]),
        .O(tmp_8_fu_4974_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_964 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_475_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_475_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_475_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [5]),
        .O(tmp_8_fu_4974_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_149 
       (.I0(\tmp_147_reg_10233_reg[3]_i_475 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_723 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_475_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_723_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_723_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_475_1 [0]),
        .O(tmp_8_fu_4974_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_169
   (tmp_9_fu_4993_p9,
    \tmp_147_reg_10233_reg[3]_i_472 ,
    \tmp_147_reg_10233_reg[3]_i_720 ,
    \tmp_147_reg_10233_reg[3]_i_472_0 ,
    \tmp_147_reg_10233_reg[3]_i_720_0 ,
    \tmp_147_reg_10233_reg[3]_i_720_1 ,
    \tmp_147_reg_10233_reg[3]_i_472_1 ,
    \tmp_147_reg_10233_reg[3]_i_560 ,
    \tmp_147_reg_10233_reg[3]_i_560_0 ,
    \tmp_147_reg_10233_reg[3]_i_560_1 ,
    \tmp_147_reg_10233_reg[3]_i_472_2 ,
    \tmp_147_reg_10233_reg[3]_i_472_3 ,
    \tmp_147_reg_10233_reg[3]_i_472_4 );
  output [7:0]tmp_9_fu_4993_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_472 ;
  input \tmp_147_reg_10233_reg[3]_i_720 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_472_0 ;
  input \tmp_147_reg_10233_reg[3]_i_720_0 ;
  input \tmp_147_reg_10233_reg[3]_i_720_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_472_1 ;
  input \tmp_147_reg_10233_reg[3]_i_560 ;
  input \tmp_147_reg_10233_reg[3]_i_560_0 ;
  input \tmp_147_reg_10233_reg[3]_i_560_1 ;
  input \tmp_147_reg_10233_reg[3]_i_472_2 ;
  input \tmp_147_reg_10233_reg[3]_i_472_3 ;
  input \tmp_147_reg_10233_reg[3]_i_472_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_472 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_472_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_472_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_560 ;
  wire \tmp_147_reg_10233_reg[3]_i_560_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_560_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_720 ;
  wire \tmp_147_reg_10233_reg[3]_i_720_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_720_1 ;
  wire [7:0]tmp_9_fu_4993_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1040 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_560 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_560_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_560_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [4]),
        .O(tmp_9_fu_4993_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1072 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_560 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_560_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_560_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [3]),
        .O(tmp_9_fu_4993_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1203 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_720 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_720_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_720_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [1]),
        .O(tmp_9_fu_4993_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1235 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_720 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_720_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_720_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [2]),
        .O(tmp_9_fu_4993_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_909 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_472_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_472_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_472_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [6]),
        .O(tmp_9_fu_4993_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_925 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_472_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_472_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_472_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [7]),
        .O(tmp_9_fu_4993_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_957 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_472_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_472_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_472_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [5]),
        .O(tmp_9_fu_4993_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_142 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_720 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_720_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_720_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [0]),
        .O(tmp_9_fu_4993_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_170
   (tmp_s_fu_5012_p9,
    \tmp_147_reg_10233_reg[3]_i_472 ,
    \tmp_147_reg_10233_reg[3]_i_720 ,
    \tmp_147_reg_10233_reg[3]_i_472_0 ,
    \tmp_147_reg_10233_reg[3]_i_720_0 ,
    \tmp_147_reg_10233_reg[3]_i_720_1 ,
    \tmp_147_reg_10233_reg[3]_i_472_1 ,
    \tmp_147_reg_10233_reg[3]_i_560 ,
    \tmp_147_reg_10233_reg[3]_i_560_0 ,
    \tmp_147_reg_10233_reg[3]_i_560_1 ,
    \tmp_147_reg_10233_reg[3]_i_472_2 ,
    \tmp_147_reg_10233_reg[3]_i_472_3 ,
    \tmp_147_reg_10233_reg[3]_i_472_4 );
  output [7:0]tmp_s_fu_5012_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_472 ;
  input \tmp_147_reg_10233_reg[3]_i_720 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_472_0 ;
  input \tmp_147_reg_10233_reg[3]_i_720_0 ;
  input \tmp_147_reg_10233_reg[3]_i_720_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_472_1 ;
  input \tmp_147_reg_10233_reg[3]_i_560 ;
  input \tmp_147_reg_10233_reg[3]_i_560_0 ;
  input \tmp_147_reg_10233_reg[3]_i_560_1 ;
  input \tmp_147_reg_10233_reg[3]_i_472_2 ;
  input \tmp_147_reg_10233_reg[3]_i_472_3 ;
  input \tmp_147_reg_10233_reg[3]_i_472_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_472 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_472_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_472_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_472_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_560 ;
  wire \tmp_147_reg_10233_reg[3]_i_560_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_560_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_720 ;
  wire \tmp_147_reg_10233_reg[3]_i_720_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_720_1 ;
  wire [7:0]tmp_s_fu_5012_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1041 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_560 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_560_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_560_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [4]),
        .O(tmp_s_fu_5012_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1073 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_560 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_560_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_560_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [3]),
        .O(tmp_s_fu_5012_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1204 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_720 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_720_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_720_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [1]),
        .O(tmp_s_fu_5012_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1236 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_720 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_720_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_720_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [2]),
        .O(tmp_s_fu_5012_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_910 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_472_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_472_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_472_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [6]),
        .O(tmp_s_fu_5012_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_926 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_472_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_472_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_472_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [7]),
        .O(tmp_s_fu_5012_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_958 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_472_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_472_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_472_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [5]),
        .O(tmp_s_fu_5012_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_143 
       (.I0(\tmp_147_reg_10233_reg[3]_i_472 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_720 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_472_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_720_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_720_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_472_1 [0]),
        .O(tmp_s_fu_5012_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_171
   (tmp_10_fu_5031_p9,
    \tmp_147_reg_10233_reg[3]_i_473 ,
    \tmp_147_reg_10233_reg[3]_i_721 ,
    \tmp_147_reg_10233_reg[3]_i_473_0 ,
    \tmp_147_reg_10233_reg[3]_i_721_0 ,
    \tmp_147_reg_10233_reg[3]_i_721_1 ,
    \tmp_147_reg_10233_reg[3]_i_473_1 ,
    \tmp_147_reg_10233_reg[3]_i_561 ,
    \tmp_147_reg_10233_reg[3]_i_561_0 ,
    \tmp_147_reg_10233_reg[3]_i_561_1 ,
    \tmp_147_reg_10233_reg[3]_i_473_2 ,
    \tmp_147_reg_10233_reg[3]_i_473_3 ,
    \tmp_147_reg_10233_reg[3]_i_473_4 );
  output [7:0]tmp_10_fu_5031_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_473 ;
  input \tmp_147_reg_10233_reg[3]_i_721 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_473_0 ;
  input \tmp_147_reg_10233_reg[3]_i_721_0 ;
  input \tmp_147_reg_10233_reg[3]_i_721_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_473_1 ;
  input \tmp_147_reg_10233_reg[3]_i_561 ;
  input \tmp_147_reg_10233_reg[3]_i_561_0 ;
  input \tmp_147_reg_10233_reg[3]_i_561_1 ;
  input \tmp_147_reg_10233_reg[3]_i_473_2 ;
  input \tmp_147_reg_10233_reg[3]_i_473_3 ;
  input \tmp_147_reg_10233_reg[3]_i_473_4 ;

  wire [7:0]tmp_10_fu_5031_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_473 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_473_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_473_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_561 ;
  wire \tmp_147_reg_10233_reg[3]_i_561_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_561_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_721 ;
  wire \tmp_147_reg_10233_reg[3]_i_721_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_721_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1042 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_561 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_561_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_561_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [4]),
        .O(tmp_10_fu_5031_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1074 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_561 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_561_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_561_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [3]),
        .O(tmp_10_fu_5031_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1205 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_721 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_721_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_721_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [1]),
        .O(tmp_10_fu_5031_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1237 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_721 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_721_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_721_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [2]),
        .O(tmp_10_fu_5031_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_911 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_473_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_473_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [6]),
        .O(tmp_10_fu_5031_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_927 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_473_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_473_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [7]),
        .O(tmp_10_fu_5031_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_959 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_473_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_473_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [5]),
        .O(tmp_10_fu_5031_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_144 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_721 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_721_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_721_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [0]),
        .O(tmp_10_fu_5031_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_172
   (tmp_11_fu_5050_p9,
    \tmp_147_reg_10233_reg[3]_i_473 ,
    \tmp_147_reg_10233_reg[3]_i_721 ,
    \tmp_147_reg_10233_reg[3]_i_473_0 ,
    \tmp_147_reg_10233_reg[3]_i_721_0 ,
    \tmp_147_reg_10233_reg[3]_i_721_1 ,
    \tmp_147_reg_10233_reg[3]_i_473_1 ,
    \tmp_147_reg_10233_reg[3]_i_561 ,
    \tmp_147_reg_10233_reg[3]_i_561_0 ,
    \tmp_147_reg_10233_reg[3]_i_561_1 ,
    \tmp_147_reg_10233_reg[3]_i_473_2 ,
    \tmp_147_reg_10233_reg[3]_i_473_3 ,
    \tmp_147_reg_10233_reg[3]_i_473_4 );
  output [7:0]tmp_11_fu_5050_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_473 ;
  input \tmp_147_reg_10233_reg[3]_i_721 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_473_0 ;
  input \tmp_147_reg_10233_reg[3]_i_721_0 ;
  input \tmp_147_reg_10233_reg[3]_i_721_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_473_1 ;
  input \tmp_147_reg_10233_reg[3]_i_561 ;
  input \tmp_147_reg_10233_reg[3]_i_561_0 ;
  input \tmp_147_reg_10233_reg[3]_i_561_1 ;
  input \tmp_147_reg_10233_reg[3]_i_473_2 ;
  input \tmp_147_reg_10233_reg[3]_i_473_3 ;
  input \tmp_147_reg_10233_reg[3]_i_473_4 ;

  wire [7:0]tmp_11_fu_5050_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_473 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_473_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_473_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_473_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_561 ;
  wire \tmp_147_reg_10233_reg[3]_i_561_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_561_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_721 ;
  wire \tmp_147_reg_10233_reg[3]_i_721_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_721_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1043 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_561 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_561_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_561_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [4]),
        .O(tmp_11_fu_5050_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1075 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_561 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_561_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_561_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [3]),
        .O(tmp_11_fu_5050_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1206 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_721 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_721_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_721_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [1]),
        .O(tmp_11_fu_5050_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1238 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_721 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_721_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_721_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [2]),
        .O(tmp_11_fu_5050_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_912 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_473_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_473_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [6]),
        .O(tmp_11_fu_5050_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_928 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_473_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_473_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [7]),
        .O(tmp_11_fu_5050_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_960 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_473_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_473_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_473_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [5]),
        .O(tmp_11_fu_5050_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_145 
       (.I0(\tmp_147_reg_10233_reg[3]_i_473 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_721 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_473_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_721_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_721_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_473_1 [0]),
        .O(tmp_11_fu_5050_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_173
   (tmp_12_fu_5069_p9,
    \tmp_147_reg_10233_reg[3]_i_470 ,
    \tmp_147_reg_10233_reg[3]_i_718 ,
    \tmp_147_reg_10233_reg[3]_i_470_0 ,
    \tmp_147_reg_10233_reg[3]_i_718_0 ,
    \tmp_147_reg_10233_reg[3]_i_718_1 ,
    \tmp_147_reg_10233_reg[3]_i_470_1 ,
    \tmp_147_reg_10233_reg[3]_i_558 ,
    \tmp_147_reg_10233_reg[3]_i_558_0 ,
    \tmp_147_reg_10233_reg[3]_i_558_1 ,
    \tmp_147_reg_10233_reg[3]_i_470_2 ,
    \tmp_147_reg_10233_reg[3]_i_470_3 ,
    \tmp_147_reg_10233_reg[3]_i_470_4 );
  output [7:0]tmp_12_fu_5069_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_470 ;
  input \tmp_147_reg_10233_reg[3]_i_718 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_470_0 ;
  input \tmp_147_reg_10233_reg[3]_i_718_0 ;
  input \tmp_147_reg_10233_reg[3]_i_718_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_470_1 ;
  input \tmp_147_reg_10233_reg[3]_i_558 ;
  input \tmp_147_reg_10233_reg[3]_i_558_0 ;
  input \tmp_147_reg_10233_reg[3]_i_558_1 ;
  input \tmp_147_reg_10233_reg[3]_i_470_2 ;
  input \tmp_147_reg_10233_reg[3]_i_470_3 ;
  input \tmp_147_reg_10233_reg[3]_i_470_4 ;

  wire [7:0]tmp_12_fu_5069_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_470 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_470_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_470_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_558 ;
  wire \tmp_147_reg_10233_reg[3]_i_558_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_558_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_718 ;
  wire \tmp_147_reg_10233_reg[3]_i_718_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_718_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1036 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_558 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_558_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_558_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [4]),
        .O(tmp_12_fu_5069_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1068 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_558 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_558_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_558_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [3]),
        .O(tmp_12_fu_5069_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1199 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_718 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_718_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_718_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [1]),
        .O(tmp_12_fu_5069_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1231 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_718 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_718_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_718_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [2]),
        .O(tmp_12_fu_5069_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_905 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_470_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_470_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_470_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [6]),
        .O(tmp_12_fu_5069_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_921 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_470_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_470_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_470_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [7]),
        .O(tmp_12_fu_5069_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_953 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_470_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_470_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_470_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [5]),
        .O(tmp_12_fu_5069_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_138 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_718 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_718_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_718_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [0]),
        .O(tmp_12_fu_5069_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_174
   (tmp_13_fu_5088_p9,
    \tmp_147_reg_10233_reg[3]_i_470 ,
    \tmp_147_reg_10233_reg[3]_i_718 ,
    \tmp_147_reg_10233_reg[3]_i_470_0 ,
    \tmp_147_reg_10233_reg[3]_i_718_0 ,
    \tmp_147_reg_10233_reg[3]_i_718_1 ,
    \tmp_147_reg_10233_reg[3]_i_470_1 ,
    \tmp_147_reg_10233_reg[3]_i_558 ,
    \tmp_147_reg_10233_reg[3]_i_558_0 ,
    \tmp_147_reg_10233_reg[3]_i_558_1 ,
    \tmp_147_reg_10233_reg[3]_i_470_2 ,
    \tmp_147_reg_10233_reg[3]_i_470_3 ,
    \tmp_147_reg_10233_reg[3]_i_470_4 );
  output [7:0]tmp_13_fu_5088_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_470 ;
  input \tmp_147_reg_10233_reg[3]_i_718 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_470_0 ;
  input \tmp_147_reg_10233_reg[3]_i_718_0 ;
  input \tmp_147_reg_10233_reg[3]_i_718_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_470_1 ;
  input \tmp_147_reg_10233_reg[3]_i_558 ;
  input \tmp_147_reg_10233_reg[3]_i_558_0 ;
  input \tmp_147_reg_10233_reg[3]_i_558_1 ;
  input \tmp_147_reg_10233_reg[3]_i_470_2 ;
  input \tmp_147_reg_10233_reg[3]_i_470_3 ;
  input \tmp_147_reg_10233_reg[3]_i_470_4 ;

  wire [7:0]tmp_13_fu_5088_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_470 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_470_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_470_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_470_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_558 ;
  wire \tmp_147_reg_10233_reg[3]_i_558_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_558_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_718 ;
  wire \tmp_147_reg_10233_reg[3]_i_718_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_718_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1037 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_558 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_558_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_558_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [4]),
        .O(tmp_13_fu_5088_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1069 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_558 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_558_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_558_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [3]),
        .O(tmp_13_fu_5088_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1200 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_718 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_718_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_718_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [1]),
        .O(tmp_13_fu_5088_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1232 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_718 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_718_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_718_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [2]),
        .O(tmp_13_fu_5088_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_906 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_470_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_470_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_470_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [6]),
        .O(tmp_13_fu_5088_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_922 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_470_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_470_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_470_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [7]),
        .O(tmp_13_fu_5088_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_954 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_470_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_470_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_470_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [5]),
        .O(tmp_13_fu_5088_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_139 
       (.I0(\tmp_147_reg_10233_reg[3]_i_470 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_718 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_470_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_718_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_718_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_470_1 [0]),
        .O(tmp_13_fu_5088_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_175
   (tmp_14_fu_5107_p9,
    \tmp_147_reg_10233_reg[3]_i_471 ,
    \tmp_147_reg_10233_reg[3]_i_719 ,
    \tmp_147_reg_10233_reg[3]_i_471_0 ,
    \tmp_147_reg_10233_reg[3]_i_719_0 ,
    \tmp_147_reg_10233_reg[3]_i_719_1 ,
    \tmp_147_reg_10233_reg[3]_i_471_1 ,
    \tmp_147_reg_10233_reg[3]_i_559 ,
    \tmp_147_reg_10233_reg[3]_i_559_0 ,
    \tmp_147_reg_10233_reg[3]_i_559_1 ,
    \tmp_147_reg_10233_reg[3]_i_471_2 ,
    \tmp_147_reg_10233_reg[3]_i_471_3 ,
    \tmp_147_reg_10233_reg[3]_i_471_4 );
  output [7:0]tmp_14_fu_5107_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_471 ;
  input \tmp_147_reg_10233_reg[3]_i_719 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_471_0 ;
  input \tmp_147_reg_10233_reg[3]_i_719_0 ;
  input \tmp_147_reg_10233_reg[3]_i_719_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_471_1 ;
  input \tmp_147_reg_10233_reg[3]_i_559 ;
  input \tmp_147_reg_10233_reg[3]_i_559_0 ;
  input \tmp_147_reg_10233_reg[3]_i_559_1 ;
  input \tmp_147_reg_10233_reg[3]_i_471_2 ;
  input \tmp_147_reg_10233_reg[3]_i_471_3 ;
  input \tmp_147_reg_10233_reg[3]_i_471_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_471 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_471_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_471_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_559 ;
  wire \tmp_147_reg_10233_reg[3]_i_559_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_559_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_719 ;
  wire \tmp_147_reg_10233_reg[3]_i_719_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_719_1 ;
  wire [7:0]tmp_14_fu_5107_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1038 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_559 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_559_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_559_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [4]),
        .O(tmp_14_fu_5107_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1070 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_559 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_559_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_559_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [3]),
        .O(tmp_14_fu_5107_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1201 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_719 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_719_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_719_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [1]),
        .O(tmp_14_fu_5107_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1233 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_719 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_719_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_719_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [2]),
        .O(tmp_14_fu_5107_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_907 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_471_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_471_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [6]),
        .O(tmp_14_fu_5107_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_923 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_471_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_471_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [7]),
        .O(tmp_14_fu_5107_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_955 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_471_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_471_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [5]),
        .O(tmp_14_fu_5107_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_140 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_719 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_719_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_719_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [0]),
        .O(tmp_14_fu_5107_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_176
   (tmp_15_fu_5126_p9,
    \tmp_147_reg_10233_reg[3]_i_471 ,
    \tmp_147_reg_10233_reg[3]_i_719 ,
    \tmp_147_reg_10233_reg[3]_i_471_0 ,
    \tmp_147_reg_10233_reg[3]_i_719_0 ,
    \tmp_147_reg_10233_reg[3]_i_719_1 ,
    \tmp_147_reg_10233_reg[3]_i_471_1 ,
    \tmp_147_reg_10233_reg[3]_i_559 ,
    \tmp_147_reg_10233_reg[3]_i_559_0 ,
    \tmp_147_reg_10233_reg[3]_i_559_1 ,
    \tmp_147_reg_10233_reg[3]_i_471_2 ,
    \tmp_147_reg_10233_reg[3]_i_471_3 ,
    \tmp_147_reg_10233_reg[3]_i_471_4 );
  output [7:0]tmp_15_fu_5126_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_471 ;
  input \tmp_147_reg_10233_reg[3]_i_719 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_471_0 ;
  input \tmp_147_reg_10233_reg[3]_i_719_0 ;
  input \tmp_147_reg_10233_reg[3]_i_719_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_471_1 ;
  input \tmp_147_reg_10233_reg[3]_i_559 ;
  input \tmp_147_reg_10233_reg[3]_i_559_0 ;
  input \tmp_147_reg_10233_reg[3]_i_559_1 ;
  input \tmp_147_reg_10233_reg[3]_i_471_2 ;
  input \tmp_147_reg_10233_reg[3]_i_471_3 ;
  input \tmp_147_reg_10233_reg[3]_i_471_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_471 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_471_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_471_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_471_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_559 ;
  wire \tmp_147_reg_10233_reg[3]_i_559_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_559_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_719 ;
  wire \tmp_147_reg_10233_reg[3]_i_719_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_719_1 ;
  wire [7:0]tmp_15_fu_5126_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1039 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_559 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_559_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_559_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [4]),
        .O(tmp_15_fu_5126_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1071 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_559 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_559_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_559_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [3]),
        .O(tmp_15_fu_5126_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1202 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_719 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_719_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_719_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [1]),
        .O(tmp_15_fu_5126_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1234 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_719 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_719_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_719_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [2]),
        .O(tmp_15_fu_5126_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_908 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_471_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_471_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [6]),
        .O(tmp_15_fu_5126_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_924 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_471_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_471_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [7]),
        .O(tmp_15_fu_5126_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_956 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_471_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_471_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_471_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [5]),
        .O(tmp_15_fu_5126_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_141 
       (.I0(\tmp_147_reg_10233_reg[3]_i_471 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_719 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_471_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_719_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_719_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_471_1 [0]),
        .O(tmp_15_fu_5126_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_177
   (tmp_17_fu_5220_p9,
    q1,
    \tmp_147_reg_10233_reg[3]_i_307 ,
    \tmp_147_reg_10233_reg[3]_i_186 ,
    \tmp_147_reg_10233_reg[3]_i_307_0 ,
    \tmp_147_reg_10233_reg[3]_i_307_1 ,
    \tmp_147_reg_10233_reg[3]_i_186_0 ,
    \tmp_147_reg_10233_reg[3]_i_251 ,
    \tmp_147_reg_10233_reg[3]_i_251_0 ,
    \tmp_147_reg_10233_reg[3]_i_251_1 ,
    \tmp_147_reg_10233_reg[3]_i_444 ,
    \tmp_147_reg_10233_reg[3]_i_444_0 ,
    \tmp_147_reg_10233_reg[3]_i_444_1 ,
    \tmp_147_reg_10233_reg[3]_i_186_1 ,
    \tmp_147_reg_10233_reg[3]_i_186_2 ,
    \tmp_147_reg_10233_reg[3]_i_186_3 );
  output [7:0]tmp_17_fu_5220_p9;
  input [7:0]q1;
  input \tmp_147_reg_10233_reg[3]_i_307 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_186 ;
  input \tmp_147_reg_10233_reg[3]_i_307_0 ;
  input \tmp_147_reg_10233_reg[3]_i_307_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_186_0 ;
  input \tmp_147_reg_10233_reg[3]_i_251 ;
  input \tmp_147_reg_10233_reg[3]_i_251_0 ;
  input \tmp_147_reg_10233_reg[3]_i_251_1 ;
  input \tmp_147_reg_10233_reg[3]_i_444 ;
  input \tmp_147_reg_10233_reg[3]_i_444_0 ;
  input \tmp_147_reg_10233_reg[3]_i_444_1 ;
  input \tmp_147_reg_10233_reg[3]_i_186_1 ;
  input \tmp_147_reg_10233_reg[3]_i_186_2 ;
  input \tmp_147_reg_10233_reg[3]_i_186_3 ;

  wire [7:0]q1;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_186 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_186_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_251 ;
  wire \tmp_147_reg_10233_reg[3]_i_251_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_251_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_307 ;
  wire \tmp_147_reg_10233_reg[3]_i_307_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_307_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_444 ;
  wire \tmp_147_reg_10233_reg[3]_i_444_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_444_1 ;
  wire [7:0]tmp_17_fu_5220_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1112 
       (.I0(q1[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_307_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [1]),
        .O(tmp_17_fu_5220_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_418 
       (.I0(q1[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_186_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_186_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_186_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [7]),
        .O(tmp_17_fu_5220_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_546 
       (.I0(q1[4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_251 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_251_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_251_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [4]),
        .O(tmp_17_fu_5220_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_610 
       (.I0(q1[3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_251 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_251_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_251_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [3]),
        .O(tmp_17_fu_5220_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_658 
       (.I0(q1[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_307_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [2]),
        .O(tmp_17_fu_5220_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_754 
       (.I0(q1[0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_307_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [0]),
        .O(tmp_17_fu_5220_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_837 
       (.I0(q1[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_444 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_444_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_444_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [5]),
        .O(tmp_17_fu_5220_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_869 
       (.I0(q1[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_444 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_444_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_444_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_0 [6]),
        .O(tmp_17_fu_5220_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_178
   (tmp_18_fu_5239_p9,
    \tmp_147_reg_10233_reg[3]_i_186 ,
    \tmp_147_reg_10233_reg[3]_i_307 ,
    \tmp_147_reg_10233_reg[3]_i_186_0 ,
    \tmp_147_reg_10233_reg[3]_i_307_0 ,
    \tmp_147_reg_10233_reg[3]_i_307_1 ,
    \tmp_147_reg_10233_reg[3]_i_186_1 ,
    \tmp_147_reg_10233_reg[3]_i_251 ,
    \tmp_147_reg_10233_reg[3]_i_251_0 ,
    \tmp_147_reg_10233_reg[3]_i_251_1 ,
    \tmp_147_reg_10233_reg[3]_i_444 ,
    \tmp_147_reg_10233_reg[3]_i_444_0 ,
    \tmp_147_reg_10233_reg[3]_i_444_1 ,
    \tmp_147_reg_10233_reg[3]_i_186_2 ,
    \tmp_147_reg_10233_reg[3]_i_186_3 ,
    \tmp_147_reg_10233_reg[3]_i_186_4 );
  output [7:0]tmp_18_fu_5239_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_186 ;
  input \tmp_147_reg_10233_reg[3]_i_307 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_186_0 ;
  input \tmp_147_reg_10233_reg[3]_i_307_0 ;
  input \tmp_147_reg_10233_reg[3]_i_307_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_186_1 ;
  input \tmp_147_reg_10233_reg[3]_i_251 ;
  input \tmp_147_reg_10233_reg[3]_i_251_0 ;
  input \tmp_147_reg_10233_reg[3]_i_251_1 ;
  input \tmp_147_reg_10233_reg[3]_i_444 ;
  input \tmp_147_reg_10233_reg[3]_i_444_0 ;
  input \tmp_147_reg_10233_reg[3]_i_444_1 ;
  input \tmp_147_reg_10233_reg[3]_i_186_2 ;
  input \tmp_147_reg_10233_reg[3]_i_186_3 ;
  input \tmp_147_reg_10233_reg[3]_i_186_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_186 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_186_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_186_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_186_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_251 ;
  wire \tmp_147_reg_10233_reg[3]_i_251_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_251_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_307 ;
  wire \tmp_147_reg_10233_reg[3]_i_307_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_307_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_444 ;
  wire \tmp_147_reg_10233_reg[3]_i_444_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_444_1 ;
  wire [7:0]tmp_18_fu_5239_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1113 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_307_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [1]),
        .O(tmp_18_fu_5239_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_419 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_186_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_186_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_186_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [7]),
        .O(tmp_18_fu_5239_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_547 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_251 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_251_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_251_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [4]),
        .O(tmp_18_fu_5239_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_611 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_251 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_251_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_251_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [3]),
        .O(tmp_18_fu_5239_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_659 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_307_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [2]),
        .O(tmp_18_fu_5239_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_755 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_307_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [0]),
        .O(tmp_18_fu_5239_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_838 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_444 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_444_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_444_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [5]),
        .O(tmp_18_fu_5239_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_870 
       (.I0(\tmp_147_reg_10233_reg[3]_i_186 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_444 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_186_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_444_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_444_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_186_1 [6]),
        .O(tmp_18_fu_5239_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_179
   (tmp_19_fu_5258_p9,
    \tmp_147_reg_10233_reg[3]_i_187 ,
    \tmp_147_reg_10233_reg[3]_i_308 ,
    \tmp_147_reg_10233_reg[3]_i_187_0 ,
    \tmp_147_reg_10233_reg[3]_i_308_0 ,
    \tmp_147_reg_10233_reg[3]_i_308_1 ,
    \tmp_147_reg_10233_reg[3]_i_187_1 ,
    \tmp_147_reg_10233_reg[3]_i_252 ,
    \tmp_147_reg_10233_reg[3]_i_252_0 ,
    \tmp_147_reg_10233_reg[3]_i_252_1 ,
    \tmp_147_reg_10233_reg[3]_i_445 ,
    \tmp_147_reg_10233_reg[3]_i_445_0 ,
    \tmp_147_reg_10233_reg[3]_i_445_1 ,
    \tmp_147_reg_10233_reg[3]_i_187_2 ,
    \tmp_147_reg_10233_reg[3]_i_187_3 ,
    \tmp_147_reg_10233_reg[3]_i_187_4 );
  output [7:0]tmp_19_fu_5258_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_187 ;
  input \tmp_147_reg_10233_reg[3]_i_308 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_187_0 ;
  input \tmp_147_reg_10233_reg[3]_i_308_0 ;
  input \tmp_147_reg_10233_reg[3]_i_308_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_187_1 ;
  input \tmp_147_reg_10233_reg[3]_i_252 ;
  input \tmp_147_reg_10233_reg[3]_i_252_0 ;
  input \tmp_147_reg_10233_reg[3]_i_252_1 ;
  input \tmp_147_reg_10233_reg[3]_i_445 ;
  input \tmp_147_reg_10233_reg[3]_i_445_0 ;
  input \tmp_147_reg_10233_reg[3]_i_445_1 ;
  input \tmp_147_reg_10233_reg[3]_i_187_2 ;
  input \tmp_147_reg_10233_reg[3]_i_187_3 ;
  input \tmp_147_reg_10233_reg[3]_i_187_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_187 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_187_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_187_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_252 ;
  wire \tmp_147_reg_10233_reg[3]_i_252_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_252_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_308 ;
  wire \tmp_147_reg_10233_reg[3]_i_308_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_308_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_445 ;
  wire \tmp_147_reg_10233_reg[3]_i_445_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_445_1 ;
  wire [7:0]tmp_19_fu_5258_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1114 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_308_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [1]),
        .O(tmp_19_fu_5258_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_420 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_187_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_187_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_187_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [7]),
        .O(tmp_19_fu_5258_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_548 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_252 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_252_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_252_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [4]),
        .O(tmp_19_fu_5258_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_612 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_252 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_252_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_252_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [3]),
        .O(tmp_19_fu_5258_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_660 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_308_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [2]),
        .O(tmp_19_fu_5258_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_756 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_308_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [0]),
        .O(tmp_19_fu_5258_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_839 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_445 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_445_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_445_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [5]),
        .O(tmp_19_fu_5258_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_871 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_445 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_445_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_445_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [6]),
        .O(tmp_19_fu_5258_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_180
   (tmp_20_fu_5277_p9,
    \tmp_147_reg_10233_reg[3]_i_187 ,
    \tmp_147_reg_10233_reg[3]_i_308 ,
    \tmp_147_reg_10233_reg[3]_i_187_0 ,
    \tmp_147_reg_10233_reg[3]_i_308_0 ,
    \tmp_147_reg_10233_reg[3]_i_308_1 ,
    \tmp_147_reg_10233_reg[3]_i_187_1 ,
    \tmp_147_reg_10233_reg[3]_i_252 ,
    \tmp_147_reg_10233_reg[3]_i_252_0 ,
    \tmp_147_reg_10233_reg[3]_i_252_1 ,
    \tmp_147_reg_10233_reg[3]_i_445 ,
    \tmp_147_reg_10233_reg[3]_i_445_0 ,
    \tmp_147_reg_10233_reg[3]_i_445_1 ,
    \tmp_147_reg_10233_reg[3]_i_187_2 ,
    \tmp_147_reg_10233_reg[3]_i_187_3 ,
    \tmp_147_reg_10233_reg[3]_i_187_4 );
  output [7:0]tmp_20_fu_5277_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_187 ;
  input \tmp_147_reg_10233_reg[3]_i_308 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_187_0 ;
  input \tmp_147_reg_10233_reg[3]_i_308_0 ;
  input \tmp_147_reg_10233_reg[3]_i_308_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_187_1 ;
  input \tmp_147_reg_10233_reg[3]_i_252 ;
  input \tmp_147_reg_10233_reg[3]_i_252_0 ;
  input \tmp_147_reg_10233_reg[3]_i_252_1 ;
  input \tmp_147_reg_10233_reg[3]_i_445 ;
  input \tmp_147_reg_10233_reg[3]_i_445_0 ;
  input \tmp_147_reg_10233_reg[3]_i_445_1 ;
  input \tmp_147_reg_10233_reg[3]_i_187_2 ;
  input \tmp_147_reg_10233_reg[3]_i_187_3 ;
  input \tmp_147_reg_10233_reg[3]_i_187_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_187 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_187_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_187_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_187_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_252 ;
  wire \tmp_147_reg_10233_reg[3]_i_252_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_252_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_308 ;
  wire \tmp_147_reg_10233_reg[3]_i_308_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_308_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_445 ;
  wire \tmp_147_reg_10233_reg[3]_i_445_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_445_1 ;
  wire [7:0]tmp_20_fu_5277_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1115 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_308_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [1]),
        .O(tmp_20_fu_5277_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_421 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_187_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_187_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_187_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [7]),
        .O(tmp_20_fu_5277_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_549 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_252 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_252_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_252_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [4]),
        .O(tmp_20_fu_5277_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_613 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_252 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_252_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_252_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [3]),
        .O(tmp_20_fu_5277_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_661 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_308_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [2]),
        .O(tmp_20_fu_5277_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_757 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_308_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [0]),
        .O(tmp_20_fu_5277_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_840 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_445 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_445_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_445_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [5]),
        .O(tmp_20_fu_5277_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_872 
       (.I0(\tmp_147_reg_10233_reg[3]_i_187 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_445 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_187_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_445_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_445_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_187_1 [6]),
        .O(tmp_20_fu_5277_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_181
   (tmp_21_fu_5296_p9,
    \tmp_147_reg_10233_reg[3]_i_184 ,
    \tmp_147_reg_10233_reg[3]_i_305 ,
    \tmp_147_reg_10233_reg[3]_i_184_0 ,
    \tmp_147_reg_10233_reg[3]_i_305_0 ,
    \tmp_147_reg_10233_reg[3]_i_305_1 ,
    \tmp_147_reg_10233_reg[3]_i_184_1 ,
    \tmp_147_reg_10233_reg[3]_i_249 ,
    \tmp_147_reg_10233_reg[3]_i_249_0 ,
    \tmp_147_reg_10233_reg[3]_i_249_1 ,
    \tmp_147_reg_10233_reg[3]_i_442 ,
    \tmp_147_reg_10233_reg[3]_i_442_0 ,
    \tmp_147_reg_10233_reg[3]_i_442_1 ,
    \tmp_147_reg_10233_reg[3]_i_184_2 ,
    \tmp_147_reg_10233_reg[3]_i_184_3 ,
    \tmp_147_reg_10233_reg[3]_i_184_4 );
  output [7:0]tmp_21_fu_5296_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_184 ;
  input \tmp_147_reg_10233_reg[3]_i_305 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_184_0 ;
  input \tmp_147_reg_10233_reg[3]_i_305_0 ;
  input \tmp_147_reg_10233_reg[3]_i_305_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_184_1 ;
  input \tmp_147_reg_10233_reg[3]_i_249 ;
  input \tmp_147_reg_10233_reg[3]_i_249_0 ;
  input \tmp_147_reg_10233_reg[3]_i_249_1 ;
  input \tmp_147_reg_10233_reg[3]_i_442 ;
  input \tmp_147_reg_10233_reg[3]_i_442_0 ;
  input \tmp_147_reg_10233_reg[3]_i_442_1 ;
  input \tmp_147_reg_10233_reg[3]_i_184_2 ;
  input \tmp_147_reg_10233_reg[3]_i_184_3 ;
  input \tmp_147_reg_10233_reg[3]_i_184_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_184 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_184_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_184_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_249 ;
  wire \tmp_147_reg_10233_reg[3]_i_249_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_249_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_305 ;
  wire \tmp_147_reg_10233_reg[3]_i_305_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_305_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_442 ;
  wire \tmp_147_reg_10233_reg[3]_i_442_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_442_1 ;
  wire [7:0]tmp_21_fu_5296_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1108 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_305 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_305_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_305_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [1]),
        .O(tmp_21_fu_5296_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_414 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_184_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_184_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_184_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [7]),
        .O(tmp_21_fu_5296_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_542 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_249 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_249_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_249_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [4]),
        .O(tmp_21_fu_5296_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_606 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_249 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_249_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_249_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [3]),
        .O(tmp_21_fu_5296_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_654 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_305 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_305_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_305_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [2]),
        .O(tmp_21_fu_5296_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_750 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_305 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_305_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_305_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [0]),
        .O(tmp_21_fu_5296_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_833 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_442 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_442_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_442_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [5]),
        .O(tmp_21_fu_5296_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_865 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_442 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_442_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_442_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [6]),
        .O(tmp_21_fu_5296_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_182
   (tmp_22_fu_5315_p9,
    \tmp_147_reg_10233_reg[3]_i_184 ,
    \tmp_147_reg_10233_reg[3]_i_305 ,
    \tmp_147_reg_10233_reg[3]_i_184_0 ,
    \tmp_147_reg_10233_reg[3]_i_305_0 ,
    \tmp_147_reg_10233_reg[3]_i_305_1 ,
    \tmp_147_reg_10233_reg[3]_i_184_1 ,
    \tmp_147_reg_10233_reg[3]_i_249 ,
    \tmp_147_reg_10233_reg[3]_i_249_0 ,
    \tmp_147_reg_10233_reg[3]_i_249_1 ,
    \tmp_147_reg_10233_reg[3]_i_442 ,
    \tmp_147_reg_10233_reg[3]_i_442_0 ,
    \tmp_147_reg_10233_reg[3]_i_442_1 ,
    \tmp_147_reg_10233_reg[3]_i_184_2 ,
    \tmp_147_reg_10233_reg[3]_i_184_3 ,
    \tmp_147_reg_10233_reg[3]_i_184_4 );
  output [7:0]tmp_22_fu_5315_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_184 ;
  input \tmp_147_reg_10233_reg[3]_i_305 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_184_0 ;
  input \tmp_147_reg_10233_reg[3]_i_305_0 ;
  input \tmp_147_reg_10233_reg[3]_i_305_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_184_1 ;
  input \tmp_147_reg_10233_reg[3]_i_249 ;
  input \tmp_147_reg_10233_reg[3]_i_249_0 ;
  input \tmp_147_reg_10233_reg[3]_i_249_1 ;
  input \tmp_147_reg_10233_reg[3]_i_442 ;
  input \tmp_147_reg_10233_reg[3]_i_442_0 ;
  input \tmp_147_reg_10233_reg[3]_i_442_1 ;
  input \tmp_147_reg_10233_reg[3]_i_184_2 ;
  input \tmp_147_reg_10233_reg[3]_i_184_3 ;
  input \tmp_147_reg_10233_reg[3]_i_184_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_184 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_184_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_184_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_184_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_249 ;
  wire \tmp_147_reg_10233_reg[3]_i_249_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_249_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_305 ;
  wire \tmp_147_reg_10233_reg[3]_i_305_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_305_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_442 ;
  wire \tmp_147_reg_10233_reg[3]_i_442_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_442_1 ;
  wire [7:0]tmp_22_fu_5315_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1109 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_305 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_305_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_305_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [1]),
        .O(tmp_22_fu_5315_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_415 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_184_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_184_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_184_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [7]),
        .O(tmp_22_fu_5315_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_543 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_249 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_249_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_249_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [4]),
        .O(tmp_22_fu_5315_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_607 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_249 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_249_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_249_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [3]),
        .O(tmp_22_fu_5315_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_655 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_305 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_305_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_305_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [2]),
        .O(tmp_22_fu_5315_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_751 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_305 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_305_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_305_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [0]),
        .O(tmp_22_fu_5315_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_834 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_442 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_442_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_442_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [5]),
        .O(tmp_22_fu_5315_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_866 
       (.I0(\tmp_147_reg_10233_reg[3]_i_184 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_442 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_184_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_442_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_442_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_184_1 [6]),
        .O(tmp_22_fu_5315_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_183
   (tmp_23_fu_5334_p9,
    \tmp_147_reg_10233_reg[3]_i_185 ,
    \tmp_147_reg_10233_reg[3]_i_306 ,
    \tmp_147_reg_10233_reg[3]_i_185_0 ,
    \tmp_147_reg_10233_reg[3]_i_306_0 ,
    \tmp_147_reg_10233_reg[3]_i_306_1 ,
    \tmp_147_reg_10233_reg[3]_i_185_1 ,
    \tmp_147_reg_10233_reg[3]_i_250 ,
    \tmp_147_reg_10233_reg[3]_i_250_0 ,
    \tmp_147_reg_10233_reg[3]_i_250_1 ,
    \tmp_147_reg_10233_reg[3]_i_443 ,
    \tmp_147_reg_10233_reg[3]_i_443_0 ,
    \tmp_147_reg_10233_reg[3]_i_443_1 ,
    \tmp_147_reg_10233_reg[3]_i_185_2 ,
    \tmp_147_reg_10233_reg[3]_i_185_3 ,
    \tmp_147_reg_10233_reg[3]_i_185_4 );
  output [7:0]tmp_23_fu_5334_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_185 ;
  input \tmp_147_reg_10233_reg[3]_i_306 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_185_0 ;
  input \tmp_147_reg_10233_reg[3]_i_306_0 ;
  input \tmp_147_reg_10233_reg[3]_i_306_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_185_1 ;
  input \tmp_147_reg_10233_reg[3]_i_250 ;
  input \tmp_147_reg_10233_reg[3]_i_250_0 ;
  input \tmp_147_reg_10233_reg[3]_i_250_1 ;
  input \tmp_147_reg_10233_reg[3]_i_443 ;
  input \tmp_147_reg_10233_reg[3]_i_443_0 ;
  input \tmp_147_reg_10233_reg[3]_i_443_1 ;
  input \tmp_147_reg_10233_reg[3]_i_185_2 ;
  input \tmp_147_reg_10233_reg[3]_i_185_3 ;
  input \tmp_147_reg_10233_reg[3]_i_185_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_185 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_185_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_185_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_250 ;
  wire \tmp_147_reg_10233_reg[3]_i_250_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_250_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_306 ;
  wire \tmp_147_reg_10233_reg[3]_i_306_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_306_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_443 ;
  wire \tmp_147_reg_10233_reg[3]_i_443_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_443_1 ;
  wire [7:0]tmp_23_fu_5334_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1110 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_306_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [1]),
        .O(tmp_23_fu_5334_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_416 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_185_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_185_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_185_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [7]),
        .O(tmp_23_fu_5334_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_544 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_250 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_250_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_250_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [4]),
        .O(tmp_23_fu_5334_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_608 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_250 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_250_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_250_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [3]),
        .O(tmp_23_fu_5334_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_656 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_306_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [2]),
        .O(tmp_23_fu_5334_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_752 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_306_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [0]),
        .O(tmp_23_fu_5334_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_835 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_443 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_443_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_443_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [5]),
        .O(tmp_23_fu_5334_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_867 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_443 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_443_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_443_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [6]),
        .O(tmp_23_fu_5334_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_184
   (tmp_24_fu_5353_p9,
    \tmp_147_reg_10233_reg[3]_i_185 ,
    \tmp_147_reg_10233_reg[3]_i_306 ,
    \tmp_147_reg_10233_reg[3]_i_185_0 ,
    \tmp_147_reg_10233_reg[3]_i_306_0 ,
    \tmp_147_reg_10233_reg[3]_i_306_1 ,
    \tmp_147_reg_10233_reg[3]_i_185_1 ,
    \tmp_147_reg_10233_reg[3]_i_250 ,
    \tmp_147_reg_10233_reg[3]_i_250_0 ,
    \tmp_147_reg_10233_reg[3]_i_250_1 ,
    \tmp_147_reg_10233_reg[3]_i_443 ,
    \tmp_147_reg_10233_reg[3]_i_443_0 ,
    \tmp_147_reg_10233_reg[3]_i_443_1 ,
    \tmp_147_reg_10233_reg[3]_i_185_2 ,
    \tmp_147_reg_10233_reg[3]_i_185_3 ,
    \tmp_147_reg_10233_reg[3]_i_185_4 );
  output [7:0]tmp_24_fu_5353_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_185 ;
  input \tmp_147_reg_10233_reg[3]_i_306 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_185_0 ;
  input \tmp_147_reg_10233_reg[3]_i_306_0 ;
  input \tmp_147_reg_10233_reg[3]_i_306_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_185_1 ;
  input \tmp_147_reg_10233_reg[3]_i_250 ;
  input \tmp_147_reg_10233_reg[3]_i_250_0 ;
  input \tmp_147_reg_10233_reg[3]_i_250_1 ;
  input \tmp_147_reg_10233_reg[3]_i_443 ;
  input \tmp_147_reg_10233_reg[3]_i_443_0 ;
  input \tmp_147_reg_10233_reg[3]_i_443_1 ;
  input \tmp_147_reg_10233_reg[3]_i_185_2 ;
  input \tmp_147_reg_10233_reg[3]_i_185_3 ;
  input \tmp_147_reg_10233_reg[3]_i_185_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_185 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_185_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_185_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_185_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_250 ;
  wire \tmp_147_reg_10233_reg[3]_i_250_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_250_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_306 ;
  wire \tmp_147_reg_10233_reg[3]_i_306_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_306_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_443 ;
  wire \tmp_147_reg_10233_reg[3]_i_443_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_443_1 ;
  wire [7:0]tmp_24_fu_5353_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1111 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_306_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [1]),
        .O(tmp_24_fu_5353_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_417 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_185_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_185_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_185_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [7]),
        .O(tmp_24_fu_5353_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_545 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_250 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_250_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_250_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [4]),
        .O(tmp_24_fu_5353_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_609 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_250 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_250_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_250_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [3]),
        .O(tmp_24_fu_5353_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_657 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_306_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [2]),
        .O(tmp_24_fu_5353_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_753 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_306_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [0]),
        .O(tmp_24_fu_5353_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_836 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_443 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_443_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_443_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [5]),
        .O(tmp_24_fu_5353_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_868 
       (.I0(\tmp_147_reg_10233_reg[3]_i_185 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_443 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_185_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_443_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_443_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_185_1 [6]),
        .O(tmp_24_fu_5353_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_185
   (tmp_25_fu_5372_p9,
    \tmp_147_reg_10233_reg[3]_i_182 ,
    \tmp_147_reg_10233_reg[3]_i_303 ,
    \tmp_147_reg_10233_reg[3]_i_182_0 ,
    \tmp_147_reg_10233_reg[3]_i_303_0 ,
    \tmp_147_reg_10233_reg[3]_i_303_1 ,
    \tmp_147_reg_10233_reg[3]_i_182_1 ,
    \tmp_147_reg_10233_reg[3]_i_247 ,
    \tmp_147_reg_10233_reg[3]_i_247_0 ,
    \tmp_147_reg_10233_reg[3]_i_247_1 ,
    \tmp_147_reg_10233_reg[3]_i_440 ,
    \tmp_147_reg_10233_reg[3]_i_440_0 ,
    \tmp_147_reg_10233_reg[3]_i_440_1 ,
    \tmp_147_reg_10233_reg[3]_i_182_2 ,
    \tmp_147_reg_10233_reg[3]_i_182_3 ,
    \tmp_147_reg_10233_reg[3]_i_182_4 );
  output [7:0]tmp_25_fu_5372_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_182 ;
  input \tmp_147_reg_10233_reg[3]_i_303 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_182_0 ;
  input \tmp_147_reg_10233_reg[3]_i_303_0 ;
  input \tmp_147_reg_10233_reg[3]_i_303_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_182_1 ;
  input \tmp_147_reg_10233_reg[3]_i_247 ;
  input \tmp_147_reg_10233_reg[3]_i_247_0 ;
  input \tmp_147_reg_10233_reg[3]_i_247_1 ;
  input \tmp_147_reg_10233_reg[3]_i_440 ;
  input \tmp_147_reg_10233_reg[3]_i_440_0 ;
  input \tmp_147_reg_10233_reg[3]_i_440_1 ;
  input \tmp_147_reg_10233_reg[3]_i_182_2 ;
  input \tmp_147_reg_10233_reg[3]_i_182_3 ;
  input \tmp_147_reg_10233_reg[3]_i_182_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_182 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_182_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_182_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_247 ;
  wire \tmp_147_reg_10233_reg[3]_i_247_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_247_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_303 ;
  wire \tmp_147_reg_10233_reg[3]_i_303_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_303_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_440 ;
  wire \tmp_147_reg_10233_reg[3]_i_440_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_440_1 ;
  wire [7:0]tmp_25_fu_5372_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1104 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_303 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_303_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_303_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [1]),
        .O(tmp_25_fu_5372_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_410 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_182_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_182_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_182_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [7]),
        .O(tmp_25_fu_5372_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_538 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_247 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_247_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_247_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [4]),
        .O(tmp_25_fu_5372_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_602 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_247 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_247_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_247_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [3]),
        .O(tmp_25_fu_5372_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_650 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_303 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_303_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_303_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [2]),
        .O(tmp_25_fu_5372_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_746 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_303 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_303_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_303_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [0]),
        .O(tmp_25_fu_5372_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_829 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_440 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_440_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_440_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [5]),
        .O(tmp_25_fu_5372_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_861 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_440 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_440_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_440_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [6]),
        .O(tmp_25_fu_5372_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_186
   (tmp_26_fu_5391_p9,
    \tmp_147_reg_10233_reg[3]_i_182 ,
    \tmp_147_reg_10233_reg[3]_i_303 ,
    \tmp_147_reg_10233_reg[3]_i_182_0 ,
    \tmp_147_reg_10233_reg[3]_i_303_0 ,
    \tmp_147_reg_10233_reg[3]_i_303_1 ,
    \tmp_147_reg_10233_reg[3]_i_182_1 ,
    \tmp_147_reg_10233_reg[3]_i_247 ,
    \tmp_147_reg_10233_reg[3]_i_247_0 ,
    \tmp_147_reg_10233_reg[3]_i_247_1 ,
    \tmp_147_reg_10233_reg[3]_i_440 ,
    \tmp_147_reg_10233_reg[3]_i_440_0 ,
    \tmp_147_reg_10233_reg[3]_i_440_1 ,
    \tmp_147_reg_10233_reg[3]_i_182_2 ,
    \tmp_147_reg_10233_reg[3]_i_182_3 ,
    \tmp_147_reg_10233_reg[3]_i_182_4 );
  output [7:0]tmp_26_fu_5391_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_182 ;
  input \tmp_147_reg_10233_reg[3]_i_303 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_182_0 ;
  input \tmp_147_reg_10233_reg[3]_i_303_0 ;
  input \tmp_147_reg_10233_reg[3]_i_303_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_182_1 ;
  input \tmp_147_reg_10233_reg[3]_i_247 ;
  input \tmp_147_reg_10233_reg[3]_i_247_0 ;
  input \tmp_147_reg_10233_reg[3]_i_247_1 ;
  input \tmp_147_reg_10233_reg[3]_i_440 ;
  input \tmp_147_reg_10233_reg[3]_i_440_0 ;
  input \tmp_147_reg_10233_reg[3]_i_440_1 ;
  input \tmp_147_reg_10233_reg[3]_i_182_2 ;
  input \tmp_147_reg_10233_reg[3]_i_182_3 ;
  input \tmp_147_reg_10233_reg[3]_i_182_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_182 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_182_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_182_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_182_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_247 ;
  wire \tmp_147_reg_10233_reg[3]_i_247_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_247_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_303 ;
  wire \tmp_147_reg_10233_reg[3]_i_303_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_303_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_440 ;
  wire \tmp_147_reg_10233_reg[3]_i_440_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_440_1 ;
  wire [7:0]tmp_26_fu_5391_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1105 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_303 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_303_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_303_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [1]),
        .O(tmp_26_fu_5391_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_411 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_182_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_182_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_182_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [7]),
        .O(tmp_26_fu_5391_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_539 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_247 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_247_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_247_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [4]),
        .O(tmp_26_fu_5391_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_603 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_247 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_247_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_247_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [3]),
        .O(tmp_26_fu_5391_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_651 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_303 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_303_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_303_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [2]),
        .O(tmp_26_fu_5391_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_747 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_303 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_303_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_303_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [0]),
        .O(tmp_26_fu_5391_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_830 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_440 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_440_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_440_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [5]),
        .O(tmp_26_fu_5391_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_862 
       (.I0(\tmp_147_reg_10233_reg[3]_i_182 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_440 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_182_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_440_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_440_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_182_1 [6]),
        .O(tmp_26_fu_5391_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_187
   (tmp_27_fu_5410_p9,
    \tmp_147_reg_10233_reg[3]_i_183 ,
    \tmp_147_reg_10233_reg[3]_i_304 ,
    \tmp_147_reg_10233_reg[3]_i_183_0 ,
    \tmp_147_reg_10233_reg[3]_i_304_0 ,
    \tmp_147_reg_10233_reg[3]_i_304_1 ,
    \tmp_147_reg_10233_reg[3]_i_183_1 ,
    \tmp_147_reg_10233_reg[3]_i_248 ,
    \tmp_147_reg_10233_reg[3]_i_248_0 ,
    \tmp_147_reg_10233_reg[3]_i_248_1 ,
    \tmp_147_reg_10233_reg[3]_i_441 ,
    \tmp_147_reg_10233_reg[3]_i_441_0 ,
    \tmp_147_reg_10233_reg[3]_i_441_1 ,
    \tmp_147_reg_10233_reg[3]_i_183_2 ,
    \tmp_147_reg_10233_reg[3]_i_183_3 ,
    \tmp_147_reg_10233_reg[3]_i_183_4 );
  output [7:0]tmp_27_fu_5410_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_183 ;
  input \tmp_147_reg_10233_reg[3]_i_304 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_183_0 ;
  input \tmp_147_reg_10233_reg[3]_i_304_0 ;
  input \tmp_147_reg_10233_reg[3]_i_304_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_183_1 ;
  input \tmp_147_reg_10233_reg[3]_i_248 ;
  input \tmp_147_reg_10233_reg[3]_i_248_0 ;
  input \tmp_147_reg_10233_reg[3]_i_248_1 ;
  input \tmp_147_reg_10233_reg[3]_i_441 ;
  input \tmp_147_reg_10233_reg[3]_i_441_0 ;
  input \tmp_147_reg_10233_reg[3]_i_441_1 ;
  input \tmp_147_reg_10233_reg[3]_i_183_2 ;
  input \tmp_147_reg_10233_reg[3]_i_183_3 ;
  input \tmp_147_reg_10233_reg[3]_i_183_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_183 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_183_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_183_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_248 ;
  wire \tmp_147_reg_10233_reg[3]_i_248_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_248_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_304 ;
  wire \tmp_147_reg_10233_reg[3]_i_304_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_304_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_441 ;
  wire \tmp_147_reg_10233_reg[3]_i_441_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_441_1 ;
  wire [7:0]tmp_27_fu_5410_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1106 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_304 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_304_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_304_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [1]),
        .O(tmp_27_fu_5410_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_412 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_183_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_183_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_183_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [7]),
        .O(tmp_27_fu_5410_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_540 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_248 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_248_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_248_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [4]),
        .O(tmp_27_fu_5410_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_604 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_248 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_248_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_248_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [3]),
        .O(tmp_27_fu_5410_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_652 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_304 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_304_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_304_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [2]),
        .O(tmp_27_fu_5410_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_748 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_304 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_304_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_304_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [0]),
        .O(tmp_27_fu_5410_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_831 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_441 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_441_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_441_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [5]),
        .O(tmp_27_fu_5410_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_863 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_441 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_441_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_441_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [6]),
        .O(tmp_27_fu_5410_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_188
   (tmp_28_fu_5429_p9,
    \tmp_147_reg_10233_reg[3]_i_183 ,
    \tmp_147_reg_10233_reg[3]_i_304 ,
    \tmp_147_reg_10233_reg[3]_i_183_0 ,
    \tmp_147_reg_10233_reg[3]_i_304_0 ,
    \tmp_147_reg_10233_reg[3]_i_304_1 ,
    \tmp_147_reg_10233_reg[3]_i_183_1 ,
    \tmp_147_reg_10233_reg[3]_i_248 ,
    \tmp_147_reg_10233_reg[3]_i_248_0 ,
    \tmp_147_reg_10233_reg[3]_i_248_1 ,
    \tmp_147_reg_10233_reg[3]_i_441 ,
    \tmp_147_reg_10233_reg[3]_i_441_0 ,
    \tmp_147_reg_10233_reg[3]_i_441_1 ,
    \tmp_147_reg_10233_reg[3]_i_183_2 ,
    \tmp_147_reg_10233_reg[3]_i_183_3 ,
    \tmp_147_reg_10233_reg[3]_i_183_4 );
  output [7:0]tmp_28_fu_5429_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_183 ;
  input \tmp_147_reg_10233_reg[3]_i_304 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_183_0 ;
  input \tmp_147_reg_10233_reg[3]_i_304_0 ;
  input \tmp_147_reg_10233_reg[3]_i_304_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_183_1 ;
  input \tmp_147_reg_10233_reg[3]_i_248 ;
  input \tmp_147_reg_10233_reg[3]_i_248_0 ;
  input \tmp_147_reg_10233_reg[3]_i_248_1 ;
  input \tmp_147_reg_10233_reg[3]_i_441 ;
  input \tmp_147_reg_10233_reg[3]_i_441_0 ;
  input \tmp_147_reg_10233_reg[3]_i_441_1 ;
  input \tmp_147_reg_10233_reg[3]_i_183_2 ;
  input \tmp_147_reg_10233_reg[3]_i_183_3 ;
  input \tmp_147_reg_10233_reg[3]_i_183_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_183 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_183_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_183_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_183_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_248 ;
  wire \tmp_147_reg_10233_reg[3]_i_248_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_248_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_304 ;
  wire \tmp_147_reg_10233_reg[3]_i_304_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_304_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_441 ;
  wire \tmp_147_reg_10233_reg[3]_i_441_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_441_1 ;
  wire [7:0]tmp_28_fu_5429_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1107 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_304 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_304_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_304_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [1]),
        .O(tmp_28_fu_5429_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_413 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_183_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_183_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_183_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [7]),
        .O(tmp_28_fu_5429_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_541 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_248 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_248_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_248_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [4]),
        .O(tmp_28_fu_5429_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_605 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_248 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_248_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_248_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [3]),
        .O(tmp_28_fu_5429_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_653 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_304 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_304_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_304_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [2]),
        .O(tmp_28_fu_5429_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_749 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_304 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_304_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_304_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [0]),
        .O(tmp_28_fu_5429_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_832 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_441 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_441_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_441_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [5]),
        .O(tmp_28_fu_5429_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_864 
       (.I0(\tmp_147_reg_10233_reg[3]_i_183 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_441 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_183_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_441_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_441_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_183_1 [6]),
        .O(tmp_28_fu_5429_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_189
   (tmp_29_fu_5448_p9,
    \tmp_147_reg_10233_reg[3]_i_180 ,
    \tmp_147_reg_10233_reg[3]_i_301 ,
    \tmp_147_reg_10233_reg[3]_i_180_0 ,
    \tmp_147_reg_10233_reg[3]_i_301_0 ,
    \tmp_147_reg_10233_reg[3]_i_301_1 ,
    \tmp_147_reg_10233_reg[3]_i_180_1 ,
    \tmp_147_reg_10233_reg[3]_i_245 ,
    \tmp_147_reg_10233_reg[3]_i_245_0 ,
    \tmp_147_reg_10233_reg[3]_i_245_1 ,
    \tmp_147_reg_10233_reg[3]_i_438 ,
    \tmp_147_reg_10233_reg[3]_i_438_0 ,
    \tmp_147_reg_10233_reg[3]_i_438_1 ,
    \tmp_147_reg_10233_reg[3]_i_180_2 ,
    \tmp_147_reg_10233_reg[3]_i_180_3 ,
    \tmp_147_reg_10233_reg[3]_i_180_4 );
  output [7:0]tmp_29_fu_5448_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_180 ;
  input \tmp_147_reg_10233_reg[3]_i_301 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_180_0 ;
  input \tmp_147_reg_10233_reg[3]_i_301_0 ;
  input \tmp_147_reg_10233_reg[3]_i_301_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_180_1 ;
  input \tmp_147_reg_10233_reg[3]_i_245 ;
  input \tmp_147_reg_10233_reg[3]_i_245_0 ;
  input \tmp_147_reg_10233_reg[3]_i_245_1 ;
  input \tmp_147_reg_10233_reg[3]_i_438 ;
  input \tmp_147_reg_10233_reg[3]_i_438_0 ;
  input \tmp_147_reg_10233_reg[3]_i_438_1 ;
  input \tmp_147_reg_10233_reg[3]_i_180_2 ;
  input \tmp_147_reg_10233_reg[3]_i_180_3 ;
  input \tmp_147_reg_10233_reg[3]_i_180_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_180 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_180_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_180_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_245 ;
  wire \tmp_147_reg_10233_reg[3]_i_245_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_245_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_301 ;
  wire \tmp_147_reg_10233_reg[3]_i_301_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_301_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_438 ;
  wire \tmp_147_reg_10233_reg[3]_i_438_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_438_1 ;
  wire [7:0]tmp_29_fu_5448_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1100 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_301 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_301_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_301_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [1]),
        .O(tmp_29_fu_5448_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_406 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_180_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_180_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_180_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [7]),
        .O(tmp_29_fu_5448_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_534 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_245 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_245_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_245_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [4]),
        .O(tmp_29_fu_5448_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_598 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_245 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_245_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_245_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [3]),
        .O(tmp_29_fu_5448_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_646 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_301 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_301_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_301_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [2]),
        .O(tmp_29_fu_5448_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_742 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_301 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_301_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_301_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [0]),
        .O(tmp_29_fu_5448_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_825 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_438 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_438_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_438_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [5]),
        .O(tmp_29_fu_5448_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_857 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_438 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_438_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_438_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [6]),
        .O(tmp_29_fu_5448_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_190
   (tmp_30_fu_5467_p9,
    \tmp_147_reg_10233_reg[3]_i_180 ,
    \tmp_147_reg_10233_reg[3]_i_301 ,
    \tmp_147_reg_10233_reg[3]_i_180_0 ,
    \tmp_147_reg_10233_reg[3]_i_301_0 ,
    \tmp_147_reg_10233_reg[3]_i_301_1 ,
    \tmp_147_reg_10233_reg[3]_i_180_1 ,
    \tmp_147_reg_10233_reg[3]_i_245 ,
    \tmp_147_reg_10233_reg[3]_i_245_0 ,
    \tmp_147_reg_10233_reg[3]_i_245_1 ,
    \tmp_147_reg_10233_reg[3]_i_438 ,
    \tmp_147_reg_10233_reg[3]_i_438_0 ,
    \tmp_147_reg_10233_reg[3]_i_438_1 ,
    \tmp_147_reg_10233_reg[3]_i_180_2 ,
    \tmp_147_reg_10233_reg[3]_i_180_3 ,
    \tmp_147_reg_10233_reg[3]_i_180_4 );
  output [7:0]tmp_30_fu_5467_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_180 ;
  input \tmp_147_reg_10233_reg[3]_i_301 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_180_0 ;
  input \tmp_147_reg_10233_reg[3]_i_301_0 ;
  input \tmp_147_reg_10233_reg[3]_i_301_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_180_1 ;
  input \tmp_147_reg_10233_reg[3]_i_245 ;
  input \tmp_147_reg_10233_reg[3]_i_245_0 ;
  input \tmp_147_reg_10233_reg[3]_i_245_1 ;
  input \tmp_147_reg_10233_reg[3]_i_438 ;
  input \tmp_147_reg_10233_reg[3]_i_438_0 ;
  input \tmp_147_reg_10233_reg[3]_i_438_1 ;
  input \tmp_147_reg_10233_reg[3]_i_180_2 ;
  input \tmp_147_reg_10233_reg[3]_i_180_3 ;
  input \tmp_147_reg_10233_reg[3]_i_180_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_180 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_180_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_180_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_180_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_245 ;
  wire \tmp_147_reg_10233_reg[3]_i_245_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_245_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_301 ;
  wire \tmp_147_reg_10233_reg[3]_i_301_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_301_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_438 ;
  wire \tmp_147_reg_10233_reg[3]_i_438_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_438_1 ;
  wire [7:0]tmp_30_fu_5467_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1101 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_301 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_301_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_301_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [1]),
        .O(tmp_30_fu_5467_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_407 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_180_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_180_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_180_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [7]),
        .O(tmp_30_fu_5467_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_535 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_245 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_245_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_245_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [4]),
        .O(tmp_30_fu_5467_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_599 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_245 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_245_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_245_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [3]),
        .O(tmp_30_fu_5467_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_647 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_301 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_301_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_301_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [2]),
        .O(tmp_30_fu_5467_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_743 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_301 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_301_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_301_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [0]),
        .O(tmp_30_fu_5467_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_826 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_438 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_438_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_438_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [5]),
        .O(tmp_30_fu_5467_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_858 
       (.I0(\tmp_147_reg_10233_reg[3]_i_180 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_438 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_180_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_438_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_438_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_180_1 [6]),
        .O(tmp_30_fu_5467_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_191
   (tmp_31_fu_5486_p9,
    \tmp_147_reg_10233_reg[3]_i_181 ,
    \tmp_147_reg_10233_reg[3]_i_302 ,
    \tmp_147_reg_10233_reg[3]_i_181_0 ,
    \tmp_147_reg_10233_reg[3]_i_302_0 ,
    \tmp_147_reg_10233_reg[3]_i_302_1 ,
    \tmp_147_reg_10233_reg[3]_i_181_1 ,
    \tmp_147_reg_10233_reg[3]_i_246 ,
    \tmp_147_reg_10233_reg[3]_i_246_0 ,
    \tmp_147_reg_10233_reg[3]_i_246_1 ,
    \tmp_147_reg_10233_reg[3]_i_439 ,
    \tmp_147_reg_10233_reg[3]_i_439_0 ,
    \tmp_147_reg_10233_reg[3]_i_439_1 ,
    \tmp_147_reg_10233_reg[3]_i_181_2 ,
    \tmp_147_reg_10233_reg[3]_i_181_3 ,
    \tmp_147_reg_10233_reg[3]_i_181_4 );
  output [7:0]tmp_31_fu_5486_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_181 ;
  input \tmp_147_reg_10233_reg[3]_i_302 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_181_0 ;
  input \tmp_147_reg_10233_reg[3]_i_302_0 ;
  input \tmp_147_reg_10233_reg[3]_i_302_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_181_1 ;
  input \tmp_147_reg_10233_reg[3]_i_246 ;
  input \tmp_147_reg_10233_reg[3]_i_246_0 ;
  input \tmp_147_reg_10233_reg[3]_i_246_1 ;
  input \tmp_147_reg_10233_reg[3]_i_439 ;
  input \tmp_147_reg_10233_reg[3]_i_439_0 ;
  input \tmp_147_reg_10233_reg[3]_i_439_1 ;
  input \tmp_147_reg_10233_reg[3]_i_181_2 ;
  input \tmp_147_reg_10233_reg[3]_i_181_3 ;
  input \tmp_147_reg_10233_reg[3]_i_181_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_181 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_181_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_181_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_246 ;
  wire \tmp_147_reg_10233_reg[3]_i_246_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_246_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_302 ;
  wire \tmp_147_reg_10233_reg[3]_i_302_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_302_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_439 ;
  wire \tmp_147_reg_10233_reg[3]_i_439_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_439_1 ;
  wire [7:0]tmp_31_fu_5486_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1102 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_302 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_302_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_302_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [1]),
        .O(tmp_31_fu_5486_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_408 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_181_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_181_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_181_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [7]),
        .O(tmp_31_fu_5486_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_536 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_246 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_246_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_246_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [4]),
        .O(tmp_31_fu_5486_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_600 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_246 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_246_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_246_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [3]),
        .O(tmp_31_fu_5486_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_648 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_302 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_302_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_302_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [2]),
        .O(tmp_31_fu_5486_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_744 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_302 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_302_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_302_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [0]),
        .O(tmp_31_fu_5486_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_827 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_439 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_439_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_439_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [5]),
        .O(tmp_31_fu_5486_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_859 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_439 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_439_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_439_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [6]),
        .O(tmp_31_fu_5486_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_192
   (tmp_32_fu_5505_p9,
    \tmp_147_reg_10233_reg[3]_i_181 ,
    \tmp_147_reg_10233_reg[3]_i_302 ,
    \tmp_147_reg_10233_reg[3]_i_181_0 ,
    \tmp_147_reg_10233_reg[3]_i_302_0 ,
    \tmp_147_reg_10233_reg[3]_i_302_1 ,
    \tmp_147_reg_10233_reg[3]_i_181_1 ,
    \tmp_147_reg_10233_reg[3]_i_246 ,
    \tmp_147_reg_10233_reg[3]_i_246_0 ,
    \tmp_147_reg_10233_reg[3]_i_246_1 ,
    \tmp_147_reg_10233_reg[3]_i_439 ,
    \tmp_147_reg_10233_reg[3]_i_439_0 ,
    \tmp_147_reg_10233_reg[3]_i_439_1 ,
    \tmp_147_reg_10233_reg[3]_i_181_2 ,
    \tmp_147_reg_10233_reg[3]_i_181_3 ,
    \tmp_147_reg_10233_reg[3]_i_181_4 );
  output [7:0]tmp_32_fu_5505_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_181 ;
  input \tmp_147_reg_10233_reg[3]_i_302 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_181_0 ;
  input \tmp_147_reg_10233_reg[3]_i_302_0 ;
  input \tmp_147_reg_10233_reg[3]_i_302_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_181_1 ;
  input \tmp_147_reg_10233_reg[3]_i_246 ;
  input \tmp_147_reg_10233_reg[3]_i_246_0 ;
  input \tmp_147_reg_10233_reg[3]_i_246_1 ;
  input \tmp_147_reg_10233_reg[3]_i_439 ;
  input \tmp_147_reg_10233_reg[3]_i_439_0 ;
  input \tmp_147_reg_10233_reg[3]_i_439_1 ;
  input \tmp_147_reg_10233_reg[3]_i_181_2 ;
  input \tmp_147_reg_10233_reg[3]_i_181_3 ;
  input \tmp_147_reg_10233_reg[3]_i_181_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_181 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_181_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_181_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_181_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_246 ;
  wire \tmp_147_reg_10233_reg[3]_i_246_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_246_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_302 ;
  wire \tmp_147_reg_10233_reg[3]_i_302_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_302_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_439 ;
  wire \tmp_147_reg_10233_reg[3]_i_439_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_439_1 ;
  wire [7:0]tmp_32_fu_5505_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1103 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_302 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_302_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_302_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [1]),
        .O(tmp_32_fu_5505_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_409 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_181_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_181_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_181_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [7]),
        .O(tmp_32_fu_5505_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_537 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_246 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_246_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_246_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [4]),
        .O(tmp_32_fu_5505_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_601 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_246 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_246_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_246_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [3]),
        .O(tmp_32_fu_5505_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_649 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_302 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_302_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_302_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [2]),
        .O(tmp_32_fu_5505_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_745 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_302 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_302_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_302_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [0]),
        .O(tmp_32_fu_5505_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_828 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_439 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_439_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_439_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [5]),
        .O(tmp_32_fu_5505_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_860 
       (.I0(\tmp_147_reg_10233_reg[3]_i_181 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_439 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_181_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_439_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_439_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_181_1 [6]),
        .O(tmp_32_fu_5505_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_193
   (tmp_34_fu_5599_p9,
    q0,
    \tmp_147_reg_10233_reg[3]_i_676 ,
    \tmp_147_reg_10233_reg[3]_i_772 ,
    \tmp_147_reg_10233_reg[3]_i_676_0 ,
    \tmp_147_reg_10233_reg[3]_i_676_1 ,
    \tmp_147_reg_10233_reg[3]_i_772_0 ,
    \tmp_147_reg_10233_reg[3]_i_516 ,
    \tmp_147_reg_10233_reg[3]_i_516_0 ,
    \tmp_147_reg_10233_reg[3]_i_516_1 ,
    \tmp_147_reg_10233_reg[3]_i_772_1 ,
    \tmp_147_reg_10233_reg[3]_i_772_2 ,
    \tmp_147_reg_10233_reg[3]_i_772_3 );
  output [7:0]tmp_34_fu_5599_p9;
  input [7:0]q0;
  input \tmp_147_reg_10233_reg[3]_i_676 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_772 ;
  input \tmp_147_reg_10233_reg[3]_i_676_0 ;
  input \tmp_147_reg_10233_reg[3]_i_676_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_772_0 ;
  input \tmp_147_reg_10233_reg[3]_i_516 ;
  input \tmp_147_reg_10233_reg[3]_i_516_0 ;
  input \tmp_147_reg_10233_reg[3]_i_516_1 ;
  input \tmp_147_reg_10233_reg[3]_i_772_1 ;
  input \tmp_147_reg_10233_reg[3]_i_772_2 ;
  input \tmp_147_reg_10233_reg[3]_i_772_3 ;

  wire [7:0]q0;
  wire \tmp_147_reg_10233_reg[3]_i_516 ;
  wire \tmp_147_reg_10233_reg[3]_i_516_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_516_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_676 ;
  wire \tmp_147_reg_10233_reg[3]_i_676_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_676_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_772 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_772_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_3 ;
  wire [7:0]tmp_34_fu_5599_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1013 
       (.I0(q0[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [6]),
        .O(tmp_34_fu_5599_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1147 
       (.I0(q0[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_676 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_676_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_676_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [2]),
        .O(tmp_34_fu_5599_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1179 
       (.I0(q0[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_676 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_676_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_676_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [1]),
        .O(tmp_34_fu_5599_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1275 
       (.I0(q0[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_772_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_772_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_772_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [7]),
        .O(tmp_34_fu_5599_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_184 
       (.I0(q0[0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_676 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_676_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_676_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [0]),
        .O(tmp_34_fu_5599_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_430 
       (.I0(q0[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [5]),
        .O(tmp_34_fu_5599_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_526 
       (.I0(q0[4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [4]),
        .O(tmp_34_fu_5599_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_558 
       (.I0(q0[3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_0 [3]),
        .O(tmp_34_fu_5599_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_194
   (tmp_35_fu_5618_p9,
    \tmp_147_reg_10233_reg[3]_i_772 ,
    \tmp_147_reg_10233_reg[3]_i_676 ,
    \tmp_147_reg_10233_reg[3]_i_772_0 ,
    \tmp_147_reg_10233_reg[3]_i_676_0 ,
    \tmp_147_reg_10233_reg[3]_i_676_1 ,
    \tmp_147_reg_10233_reg[3]_i_772_1 ,
    \tmp_147_reg_10233_reg[3]_i_516 ,
    \tmp_147_reg_10233_reg[3]_i_516_0 ,
    \tmp_147_reg_10233_reg[3]_i_516_1 ,
    \tmp_147_reg_10233_reg[3]_i_772_2 ,
    \tmp_147_reg_10233_reg[3]_i_772_3 ,
    \tmp_147_reg_10233_reg[3]_i_772_4 );
  output [7:0]tmp_35_fu_5618_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_772 ;
  input \tmp_147_reg_10233_reg[3]_i_676 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_772_0 ;
  input \tmp_147_reg_10233_reg[3]_i_676_0 ;
  input \tmp_147_reg_10233_reg[3]_i_676_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_772_1 ;
  input \tmp_147_reg_10233_reg[3]_i_516 ;
  input \tmp_147_reg_10233_reg[3]_i_516_0 ;
  input \tmp_147_reg_10233_reg[3]_i_516_1 ;
  input \tmp_147_reg_10233_reg[3]_i_772_2 ;
  input \tmp_147_reg_10233_reg[3]_i_772_3 ;
  input \tmp_147_reg_10233_reg[3]_i_772_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_516 ;
  wire \tmp_147_reg_10233_reg[3]_i_516_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_516_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_676 ;
  wire \tmp_147_reg_10233_reg[3]_i_676_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_676_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_772 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_772_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_772_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_772_4 ;
  wire [7:0]tmp_35_fu_5618_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1014 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [6]),
        .O(tmp_35_fu_5618_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1148 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_676 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_676_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_676_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [2]),
        .O(tmp_35_fu_5618_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1180 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_676 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_676_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_676_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [1]),
        .O(tmp_35_fu_5618_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1276 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_772_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_772_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_772_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [7]),
        .O(tmp_35_fu_5618_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_185 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_676 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_676_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_676_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [0]),
        .O(tmp_35_fu_5618_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_431 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [5]),
        .O(tmp_35_fu_5618_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_527 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [4]),
        .O(tmp_35_fu_5618_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_559 
       (.I0(\tmp_147_reg_10233_reg[3]_i_772 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_516 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_772_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_516_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_516_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_772_1 [3]),
        .O(tmp_35_fu_5618_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_195
   (tmp_36_fu_5637_p9,
    \tmp_147_reg_10233_reg[3]_i_773 ,
    \tmp_147_reg_10233_reg[3]_i_677 ,
    \tmp_147_reg_10233_reg[3]_i_773_0 ,
    \tmp_147_reg_10233_reg[3]_i_677_0 ,
    \tmp_147_reg_10233_reg[3]_i_677_1 ,
    \tmp_147_reg_10233_reg[3]_i_773_1 ,
    \tmp_147_reg_10233_reg[3]_i_517 ,
    \tmp_147_reg_10233_reg[3]_i_517_0 ,
    \tmp_147_reg_10233_reg[3]_i_517_1 ,
    \tmp_147_reg_10233_reg[3]_i_773_2 ,
    \tmp_147_reg_10233_reg[3]_i_773_3 ,
    \tmp_147_reg_10233_reg[3]_i_773_4 );
  output [7:0]tmp_36_fu_5637_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_773 ;
  input \tmp_147_reg_10233_reg[3]_i_677 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_773_0 ;
  input \tmp_147_reg_10233_reg[3]_i_677_0 ;
  input \tmp_147_reg_10233_reg[3]_i_677_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_773_1 ;
  input \tmp_147_reg_10233_reg[3]_i_517 ;
  input \tmp_147_reg_10233_reg[3]_i_517_0 ;
  input \tmp_147_reg_10233_reg[3]_i_517_1 ;
  input \tmp_147_reg_10233_reg[3]_i_773_2 ;
  input \tmp_147_reg_10233_reg[3]_i_773_3 ;
  input \tmp_147_reg_10233_reg[3]_i_773_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_517 ;
  wire \tmp_147_reg_10233_reg[3]_i_517_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_517_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_677 ;
  wire \tmp_147_reg_10233_reg[3]_i_677_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_677_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_773 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_773_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_773_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_4 ;
  wire [7:0]tmp_36_fu_5637_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1015 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [6]),
        .O(tmp_36_fu_5637_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1149 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_677 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_677_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_677_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [2]),
        .O(tmp_36_fu_5637_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1181 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_677 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_677_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_677_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [1]),
        .O(tmp_36_fu_5637_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1277 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_773_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_773_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_773_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [7]),
        .O(tmp_36_fu_5637_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_186 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_677 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_677_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_677_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [0]),
        .O(tmp_36_fu_5637_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_432 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [5]),
        .O(tmp_36_fu_5637_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_528 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [4]),
        .O(tmp_36_fu_5637_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_560 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [3]),
        .O(tmp_36_fu_5637_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_196
   (tmp_37_fu_5656_p9,
    \tmp_147_reg_10233_reg[3]_i_773 ,
    \tmp_147_reg_10233_reg[3]_i_677 ,
    \tmp_147_reg_10233_reg[3]_i_773_0 ,
    \tmp_147_reg_10233_reg[3]_i_677_0 ,
    \tmp_147_reg_10233_reg[3]_i_677_1 ,
    \tmp_147_reg_10233_reg[3]_i_773_1 ,
    \tmp_147_reg_10233_reg[3]_i_517 ,
    \tmp_147_reg_10233_reg[3]_i_517_0 ,
    \tmp_147_reg_10233_reg[3]_i_517_1 ,
    \tmp_147_reg_10233_reg[3]_i_773_2 ,
    \tmp_147_reg_10233_reg[3]_i_773_3 ,
    \tmp_147_reg_10233_reg[3]_i_773_4 );
  output [7:0]tmp_37_fu_5656_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_773 ;
  input \tmp_147_reg_10233_reg[3]_i_677 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_773_0 ;
  input \tmp_147_reg_10233_reg[3]_i_677_0 ;
  input \tmp_147_reg_10233_reg[3]_i_677_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_773_1 ;
  input \tmp_147_reg_10233_reg[3]_i_517 ;
  input \tmp_147_reg_10233_reg[3]_i_517_0 ;
  input \tmp_147_reg_10233_reg[3]_i_517_1 ;
  input \tmp_147_reg_10233_reg[3]_i_773_2 ;
  input \tmp_147_reg_10233_reg[3]_i_773_3 ;
  input \tmp_147_reg_10233_reg[3]_i_773_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_517 ;
  wire \tmp_147_reg_10233_reg[3]_i_517_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_517_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_677 ;
  wire \tmp_147_reg_10233_reg[3]_i_677_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_677_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_773 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_773_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_773_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_773_4 ;
  wire [7:0]tmp_37_fu_5656_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1016 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [6]),
        .O(tmp_37_fu_5656_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1150 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_677 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_677_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_677_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [2]),
        .O(tmp_37_fu_5656_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1182 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_677 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_677_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_677_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [1]),
        .O(tmp_37_fu_5656_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1278 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_773_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_773_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_773_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [7]),
        .O(tmp_37_fu_5656_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_187 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_677 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_677_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_677_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [0]),
        .O(tmp_37_fu_5656_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_433 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [5]),
        .O(tmp_37_fu_5656_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_529 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [4]),
        .O(tmp_37_fu_5656_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_561 
       (.I0(\tmp_147_reg_10233_reg[3]_i_773 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_517 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_773_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_517_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_517_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_773_1 [3]),
        .O(tmp_37_fu_5656_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_197
   (tmp_38_fu_5675_p9,
    \tmp_147_reg_10233_reg[3]_i_770 ,
    \tmp_147_reg_10233_reg[3]_i_674 ,
    \tmp_147_reg_10233_reg[3]_i_770_0 ,
    \tmp_147_reg_10233_reg[3]_i_674_0 ,
    \tmp_147_reg_10233_reg[3]_i_674_1 ,
    \tmp_147_reg_10233_reg[3]_i_770_1 ,
    \tmp_147_reg_10233_reg[3]_i_514 ,
    \tmp_147_reg_10233_reg[3]_i_514_0 ,
    \tmp_147_reg_10233_reg[3]_i_514_1 ,
    \tmp_147_reg_10233_reg[3]_i_770_2 ,
    \tmp_147_reg_10233_reg[3]_i_770_3 ,
    \tmp_147_reg_10233_reg[3]_i_770_4 );
  output [7:0]tmp_38_fu_5675_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770 ;
  input \tmp_147_reg_10233_reg[3]_i_674 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770_0 ;
  input \tmp_147_reg_10233_reg[3]_i_674_0 ;
  input \tmp_147_reg_10233_reg[3]_i_674_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_770_1 ;
  input \tmp_147_reg_10233_reg[3]_i_514 ;
  input \tmp_147_reg_10233_reg[3]_i_514_0 ;
  input \tmp_147_reg_10233_reg[3]_i_514_1 ;
  input \tmp_147_reg_10233_reg[3]_i_770_2 ;
  input \tmp_147_reg_10233_reg[3]_i_770_3 ;
  input \tmp_147_reg_10233_reg[3]_i_770_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_514 ;
  wire \tmp_147_reg_10233_reg[3]_i_514_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_514_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_674 ;
  wire \tmp_147_reg_10233_reg[3]_i_674_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_674_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_770_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_770_4 ;
  wire [7:0]tmp_38_fu_5675_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1009 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [6]),
        .O(tmp_38_fu_5675_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1143 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_674 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_674_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_674_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [2]),
        .O(tmp_38_fu_5675_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1175 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_674 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_674_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_674_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [1]),
        .O(tmp_38_fu_5675_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1271 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_770_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_770_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_770_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [7]),
        .O(tmp_38_fu_5675_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_180 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_674 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_674_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_674_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [0]),
        .O(tmp_38_fu_5675_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_426 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [5]),
        .O(tmp_38_fu_5675_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_522 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [4]),
        .O(tmp_38_fu_5675_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_554 
       (.I0(\tmp_147_reg_10233_reg[3]_i_770 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_514 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_770_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_514_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_514_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_770_1 [3]),
        .O(tmp_38_fu_5675_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_73
   (tmp_40_fu_5713_p9,
    \tmp_147_reg_10233_reg[3]_i_771 ,
    \tmp_147_reg_10233_reg[3]_i_675 ,
    \tmp_147_reg_10233_reg[3]_i_771_0 ,
    \tmp_147_reg_10233_reg[3]_i_675_0 ,
    \tmp_147_reg_10233_reg[3]_i_675_1 ,
    \tmp_147_reg_10233_reg[3]_i_771_1 ,
    \tmp_147_reg_10233_reg[3]_i_515 ,
    \tmp_147_reg_10233_reg[3]_i_515_0 ,
    \tmp_147_reg_10233_reg[3]_i_515_1 ,
    \tmp_147_reg_10233_reg[3]_i_771_2 ,
    \tmp_147_reg_10233_reg[3]_i_771_3 ,
    \tmp_147_reg_10233_reg[3]_i_771_4 );
  output [7:0]tmp_40_fu_5713_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771 ;
  input \tmp_147_reg_10233_reg[3]_i_675 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_0 ;
  input \tmp_147_reg_10233_reg[3]_i_675_0 ;
  input \tmp_147_reg_10233_reg[3]_i_675_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_1 ;
  input \tmp_147_reg_10233_reg[3]_i_515 ;
  input \tmp_147_reg_10233_reg[3]_i_515_0 ;
  input \tmp_147_reg_10233_reg[3]_i_515_1 ;
  input \tmp_147_reg_10233_reg[3]_i_771_2 ;
  input \tmp_147_reg_10233_reg[3]_i_771_3 ;
  input \tmp_147_reg_10233_reg[3]_i_771_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_515 ;
  wire \tmp_147_reg_10233_reg[3]_i_515_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_515_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_675 ;
  wire \tmp_147_reg_10233_reg[3]_i_675_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_675_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_4 ;
  wire [7:0]tmp_40_fu_5713_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1011 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [6]),
        .O(tmp_40_fu_5713_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1145 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_675 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_675_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_675_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [2]),
        .O(tmp_40_fu_5713_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1177 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_675 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_675_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_675_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [1]),
        .O(tmp_40_fu_5713_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1273 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_771_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_771_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_771_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [7]),
        .O(tmp_40_fu_5713_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_182 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_675 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_675_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_675_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [0]),
        .O(tmp_40_fu_5713_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_428 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [5]),
        .O(tmp_40_fu_5713_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_524 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [4]),
        .O(tmp_40_fu_5713_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_556 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [3]),
        .O(tmp_40_fu_5713_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_74
   (tmp_41_fu_5732_p9,
    \tmp_147_reg_10233_reg[3]_i_771 ,
    \tmp_147_reg_10233_reg[3]_i_675 ,
    \tmp_147_reg_10233_reg[3]_i_771_0 ,
    \tmp_147_reg_10233_reg[3]_i_675_0 ,
    \tmp_147_reg_10233_reg[3]_i_675_1 ,
    \tmp_147_reg_10233_reg[3]_i_771_1 ,
    \tmp_147_reg_10233_reg[3]_i_515 ,
    \tmp_147_reg_10233_reg[3]_i_515_0 ,
    \tmp_147_reg_10233_reg[3]_i_515_1 ,
    \tmp_147_reg_10233_reg[3]_i_771_2 ,
    \tmp_147_reg_10233_reg[3]_i_771_3 ,
    \tmp_147_reg_10233_reg[3]_i_771_4 );
  output [7:0]tmp_41_fu_5732_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771 ;
  input \tmp_147_reg_10233_reg[3]_i_675 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_0 ;
  input \tmp_147_reg_10233_reg[3]_i_675_0 ;
  input \tmp_147_reg_10233_reg[3]_i_675_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_771_1 ;
  input \tmp_147_reg_10233_reg[3]_i_515 ;
  input \tmp_147_reg_10233_reg[3]_i_515_0 ;
  input \tmp_147_reg_10233_reg[3]_i_515_1 ;
  input \tmp_147_reg_10233_reg[3]_i_771_2 ;
  input \tmp_147_reg_10233_reg[3]_i_771_3 ;
  input \tmp_147_reg_10233_reg[3]_i_771_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_515 ;
  wire \tmp_147_reg_10233_reg[3]_i_515_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_515_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_675 ;
  wire \tmp_147_reg_10233_reg[3]_i_675_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_675_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_771_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_771_4 ;
  wire [7:0]tmp_41_fu_5732_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1012 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [6]),
        .O(tmp_41_fu_5732_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1146 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_675 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_675_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_675_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [2]),
        .O(tmp_41_fu_5732_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1178 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_675 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_675_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_675_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [1]),
        .O(tmp_41_fu_5732_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1274 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_771_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_771_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_771_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [7]),
        .O(tmp_41_fu_5732_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_183 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_675 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_675_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_675_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [0]),
        .O(tmp_41_fu_5732_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_429 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [5]),
        .O(tmp_41_fu_5732_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_525 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [4]),
        .O(tmp_41_fu_5732_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_557 
       (.I0(\tmp_147_reg_10233_reg[3]_i_771 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_515 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_771_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_515_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_515_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_771_1 [3]),
        .O(tmp_41_fu_5732_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_75
   (tmp_42_fu_5751_p9,
    \tmp_147_reg_10233_reg[3]_i_768 ,
    \tmp_147_reg_10233_reg[3]_i_672 ,
    \tmp_147_reg_10233_reg[3]_i_768_0 ,
    \tmp_147_reg_10233_reg[3]_i_672_0 ,
    \tmp_147_reg_10233_reg[3]_i_672_1 ,
    \tmp_147_reg_10233_reg[3]_i_768_1 ,
    \tmp_147_reg_10233_reg[3]_i_512 ,
    \tmp_147_reg_10233_reg[3]_i_512_0 ,
    \tmp_147_reg_10233_reg[3]_i_512_1 ,
    \tmp_147_reg_10233_reg[3]_i_768_2 ,
    \tmp_147_reg_10233_reg[3]_i_768_3 ,
    \tmp_147_reg_10233_reg[3]_i_768_4 );
  output [7:0]tmp_42_fu_5751_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768 ;
  input \tmp_147_reg_10233_reg[3]_i_672 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_0 ;
  input \tmp_147_reg_10233_reg[3]_i_672_0 ;
  input \tmp_147_reg_10233_reg[3]_i_672_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_1 ;
  input \tmp_147_reg_10233_reg[3]_i_512 ;
  input \tmp_147_reg_10233_reg[3]_i_512_0 ;
  input \tmp_147_reg_10233_reg[3]_i_512_1 ;
  input \tmp_147_reg_10233_reg[3]_i_768_2 ;
  input \tmp_147_reg_10233_reg[3]_i_768_3 ;
  input \tmp_147_reg_10233_reg[3]_i_768_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_512 ;
  wire \tmp_147_reg_10233_reg[3]_i_512_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_512_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_672 ;
  wire \tmp_147_reg_10233_reg[3]_i_672_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_672_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_4 ;
  wire [7:0]tmp_42_fu_5751_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1005 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [6]),
        .O(tmp_42_fu_5751_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1139 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_672 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_672_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_672_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [2]),
        .O(tmp_42_fu_5751_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1171 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_672 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_672_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_672_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [1]),
        .O(tmp_42_fu_5751_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1267 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_768_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_768_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_768_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [7]),
        .O(tmp_42_fu_5751_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_176 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_672 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_672_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_672_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [0]),
        .O(tmp_42_fu_5751_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_422 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [5]),
        .O(tmp_42_fu_5751_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_518 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [4]),
        .O(tmp_42_fu_5751_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_550 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [3]),
        .O(tmp_42_fu_5751_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_76
   (tmp_43_fu_5770_p9,
    \tmp_147_reg_10233_reg[3]_i_768 ,
    \tmp_147_reg_10233_reg[3]_i_672 ,
    \tmp_147_reg_10233_reg[3]_i_768_0 ,
    \tmp_147_reg_10233_reg[3]_i_672_0 ,
    \tmp_147_reg_10233_reg[3]_i_672_1 ,
    \tmp_147_reg_10233_reg[3]_i_768_1 ,
    \tmp_147_reg_10233_reg[3]_i_512 ,
    \tmp_147_reg_10233_reg[3]_i_512_0 ,
    \tmp_147_reg_10233_reg[3]_i_512_1 ,
    \tmp_147_reg_10233_reg[3]_i_768_2 ,
    \tmp_147_reg_10233_reg[3]_i_768_3 ,
    \tmp_147_reg_10233_reg[3]_i_768_4 );
  output [7:0]tmp_43_fu_5770_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768 ;
  input \tmp_147_reg_10233_reg[3]_i_672 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_0 ;
  input \tmp_147_reg_10233_reg[3]_i_672_0 ;
  input \tmp_147_reg_10233_reg[3]_i_672_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_768_1 ;
  input \tmp_147_reg_10233_reg[3]_i_512 ;
  input \tmp_147_reg_10233_reg[3]_i_512_0 ;
  input \tmp_147_reg_10233_reg[3]_i_512_1 ;
  input \tmp_147_reg_10233_reg[3]_i_768_2 ;
  input \tmp_147_reg_10233_reg[3]_i_768_3 ;
  input \tmp_147_reg_10233_reg[3]_i_768_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_512 ;
  wire \tmp_147_reg_10233_reg[3]_i_512_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_512_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_672 ;
  wire \tmp_147_reg_10233_reg[3]_i_672_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_672_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_768_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_768_4 ;
  wire [7:0]tmp_43_fu_5770_p9;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1006 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [6]),
        .O(tmp_43_fu_5770_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1140 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_672 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_672_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_672_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [2]),
        .O(tmp_43_fu_5770_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1172 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_672 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_672_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_672_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [1]),
        .O(tmp_43_fu_5770_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1268 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_768_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_768_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_768_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [7]),
        .O(tmp_43_fu_5770_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_177 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_672 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_672_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_672_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [0]),
        .O(tmp_43_fu_5770_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_423 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [5]),
        .O(tmp_43_fu_5770_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_519 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [4]),
        .O(tmp_43_fu_5770_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_551 
       (.I0(\tmp_147_reg_10233_reg[3]_i_768 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_512 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_768_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_512_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_512_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_768_1 [3]),
        .O(tmp_43_fu_5770_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_77
   (tmp_44_fu_5789_p9,
    \tmp_147_reg_10233_reg[3]_i_769 ,
    \tmp_147_reg_10233_reg[3]_i_673 ,
    \tmp_147_reg_10233_reg[3]_i_769_0 ,
    \tmp_147_reg_10233_reg[3]_i_673_0 ,
    \tmp_147_reg_10233_reg[3]_i_673_1 ,
    \tmp_147_reg_10233_reg[3]_i_769_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_285 ,
    \trunc_ln50_reg_10238_reg[7]_i_285_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_285_1 ,
    \tmp_147_reg_10233_reg[3]_i_769_2 ,
    \tmp_147_reg_10233_reg[3]_i_769_3 ,
    \tmp_147_reg_10233_reg[3]_i_769_4 );
  output [7:0]tmp_44_fu_5789_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769 ;
  input \tmp_147_reg_10233_reg[3]_i_673 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_0 ;
  input \tmp_147_reg_10233_reg[3]_i_673_0 ;
  input \tmp_147_reg_10233_reg[3]_i_673_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_285 ;
  input \trunc_ln50_reg_10238_reg[7]_i_285_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_285_1 ;
  input \tmp_147_reg_10233_reg[3]_i_769_2 ;
  input \tmp_147_reg_10233_reg[3]_i_769_3 ;
  input \tmp_147_reg_10233_reg[3]_i_769_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_673 ;
  wire \tmp_147_reg_10233_reg[3]_i_673_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_673_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_4 ;
  wire [7:0]tmp_44_fu_5789_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_285 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_285_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_285_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1007 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [6]),
        .O(tmp_44_fu_5789_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1141 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_673 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_673_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_673_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [2]),
        .O(tmp_44_fu_5789_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1173 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_673 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_673_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_673_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [1]),
        .O(tmp_44_fu_5789_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1269 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [7]),
        .O(tmp_44_fu_5789_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_178 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_673 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_673_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_673_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [0]),
        .O(tmp_44_fu_5789_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_424 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_285_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_285_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [5]),
        .O(tmp_44_fu_5789_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_520 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_285_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_285_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [4]),
        .O(tmp_44_fu_5789_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_552 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_285_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_285_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [3]),
        .O(tmp_44_fu_5789_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_78
   (tmp_45_fu_5808_p9,
    \tmp_147_reg_10233_reg[3]_i_769 ,
    \tmp_147_reg_10233_reg[3]_i_673 ,
    \tmp_147_reg_10233_reg[3]_i_769_0 ,
    \tmp_147_reg_10233_reg[3]_i_673_0 ,
    \tmp_147_reg_10233_reg[3]_i_673_1 ,
    \tmp_147_reg_10233_reg[3]_i_769_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_285 ,
    \trunc_ln50_reg_10238_reg[7]_i_285_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_285_1 ,
    \tmp_147_reg_10233_reg[3]_i_769_2 ,
    \tmp_147_reg_10233_reg[3]_i_769_3 ,
    \tmp_147_reg_10233_reg[3]_i_769_4 );
  output [7:0]tmp_45_fu_5808_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769 ;
  input \tmp_147_reg_10233_reg[3]_i_673 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_0 ;
  input \tmp_147_reg_10233_reg[3]_i_673_0 ;
  input \tmp_147_reg_10233_reg[3]_i_673_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_769_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_285 ;
  input \trunc_ln50_reg_10238_reg[7]_i_285_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_285_1 ;
  input \tmp_147_reg_10233_reg[3]_i_769_2 ;
  input \tmp_147_reg_10233_reg[3]_i_769_3 ;
  input \tmp_147_reg_10233_reg[3]_i_769_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_673 ;
  wire \tmp_147_reg_10233_reg[3]_i_673_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_673_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_769_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_769_4 ;
  wire [7:0]tmp_45_fu_5808_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_285 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_285_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_285_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1008 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [6]),
        .O(tmp_45_fu_5808_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1142 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_673 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_673_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_673_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [2]),
        .O(tmp_45_fu_5808_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1174 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_673 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_673_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_673_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [1]),
        .O(tmp_45_fu_5808_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1270 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_769_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_769_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_769_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [7]),
        .O(tmp_45_fu_5808_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_179 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_673 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_673_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_673_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [0]),
        .O(tmp_45_fu_5808_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_425 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_285_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_285_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [5]),
        .O(tmp_45_fu_5808_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_521 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_285_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_285_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [4]),
        .O(tmp_45_fu_5808_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_553 
       (.I0(\tmp_147_reg_10233_reg[3]_i_769 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_285 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_769_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_285_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_285_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_769_1 [3]),
        .O(tmp_45_fu_5808_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_79
   (tmp_46_fu_5827_p9,
    \tmp_147_reg_10233_reg[3]_i_766 ,
    \tmp_147_reg_10233_reg[3]_i_670 ,
    \tmp_147_reg_10233_reg[3]_i_766_0 ,
    \tmp_147_reg_10233_reg[3]_i_670_0 ,
    \tmp_147_reg_10233_reg[3]_i_670_1 ,
    \tmp_147_reg_10233_reg[3]_i_766_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_282 ,
    \trunc_ln50_reg_10238_reg[7]_i_282_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_282_1 ,
    \tmp_147_reg_10233_reg[3]_i_766_2 ,
    \tmp_147_reg_10233_reg[3]_i_766_3 ,
    \tmp_147_reg_10233_reg[3]_i_766_4 );
  output [7:0]tmp_46_fu_5827_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766 ;
  input \tmp_147_reg_10233_reg[3]_i_670 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_0 ;
  input \tmp_147_reg_10233_reg[3]_i_670_0 ;
  input \tmp_147_reg_10233_reg[3]_i_670_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_282 ;
  input \trunc_ln50_reg_10238_reg[7]_i_282_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_282_1 ;
  input \tmp_147_reg_10233_reg[3]_i_766_2 ;
  input \tmp_147_reg_10233_reg[3]_i_766_3 ;
  input \tmp_147_reg_10233_reg[3]_i_766_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_670 ;
  wire \tmp_147_reg_10233_reg[3]_i_670_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_670_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_4 ;
  wire [7:0]tmp_46_fu_5827_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_282 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_282_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_282_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1001 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [6]),
        .O(tmp_46_fu_5827_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1135 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_670 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_670_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_670_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [2]),
        .O(tmp_46_fu_5827_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1167 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_670 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_670_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_670_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [1]),
        .O(tmp_46_fu_5827_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1263 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [7]),
        .O(tmp_46_fu_5827_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_172 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_670 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_670_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_670_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [0]),
        .O(tmp_46_fu_5827_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_418 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_282 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_282_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_282_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [5]),
        .O(tmp_46_fu_5827_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_514 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_282 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_282_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_282_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [4]),
        .O(tmp_46_fu_5827_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_546 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_282 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_282_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_282_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [3]),
        .O(tmp_46_fu_5827_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_80
   (tmp_47_fu_5846_p9,
    \tmp_147_reg_10233_reg[3]_i_766 ,
    \tmp_147_reg_10233_reg[3]_i_670 ,
    \tmp_147_reg_10233_reg[3]_i_766_0 ,
    \tmp_147_reg_10233_reg[3]_i_670_0 ,
    \tmp_147_reg_10233_reg[3]_i_670_1 ,
    \tmp_147_reg_10233_reg[3]_i_766_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_282 ,
    \trunc_ln50_reg_10238_reg[7]_i_282_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_282_1 ,
    \tmp_147_reg_10233_reg[3]_i_766_2 ,
    \tmp_147_reg_10233_reg[3]_i_766_3 ,
    \tmp_147_reg_10233_reg[3]_i_766_4 );
  output [7:0]tmp_47_fu_5846_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766 ;
  input \tmp_147_reg_10233_reg[3]_i_670 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_0 ;
  input \tmp_147_reg_10233_reg[3]_i_670_0 ;
  input \tmp_147_reg_10233_reg[3]_i_670_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_766_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_282 ;
  input \trunc_ln50_reg_10238_reg[7]_i_282_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_282_1 ;
  input \tmp_147_reg_10233_reg[3]_i_766_2 ;
  input \tmp_147_reg_10233_reg[3]_i_766_3 ;
  input \tmp_147_reg_10233_reg[3]_i_766_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_670 ;
  wire \tmp_147_reg_10233_reg[3]_i_670_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_670_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_766_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_766_4 ;
  wire [7:0]tmp_47_fu_5846_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_282 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_282_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_282_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1002 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [6]),
        .O(tmp_47_fu_5846_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1136 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_670 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_670_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_670_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [2]),
        .O(tmp_47_fu_5846_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1168 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_670 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_670_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_670_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [1]),
        .O(tmp_47_fu_5846_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1264 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_766_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_766_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_766_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [7]),
        .O(tmp_47_fu_5846_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_173 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_670 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_670_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_670_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [0]),
        .O(tmp_47_fu_5846_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_419 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_282 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_282_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_282_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [5]),
        .O(tmp_47_fu_5846_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_515 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_282 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_282_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_282_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [4]),
        .O(tmp_47_fu_5846_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_547 
       (.I0(\tmp_147_reg_10233_reg[3]_i_766 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_282 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_766_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_282_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_282_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_766_1 [3]),
        .O(tmp_47_fu_5846_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_81
   (tmp_48_fu_5865_p9,
    \tmp_147_reg_10233_reg[3]_i_767 ,
    \tmp_147_reg_10233_reg[3]_i_671 ,
    \tmp_147_reg_10233_reg[3]_i_767_0 ,
    \tmp_147_reg_10233_reg[3]_i_671_0 ,
    \tmp_147_reg_10233_reg[3]_i_671_1 ,
    \tmp_147_reg_10233_reg[3]_i_767_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_283 ,
    \trunc_ln50_reg_10238_reg[7]_i_283_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_283_1 ,
    \tmp_147_reg_10233_reg[3]_i_767_2 ,
    \tmp_147_reg_10233_reg[3]_i_767_3 ,
    \tmp_147_reg_10233_reg[3]_i_767_4 );
  output [7:0]tmp_48_fu_5865_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767 ;
  input \tmp_147_reg_10233_reg[3]_i_671 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_0 ;
  input \tmp_147_reg_10233_reg[3]_i_671_0 ;
  input \tmp_147_reg_10233_reg[3]_i_671_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_283 ;
  input \trunc_ln50_reg_10238_reg[7]_i_283_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_283_1 ;
  input \tmp_147_reg_10233_reg[3]_i_767_2 ;
  input \tmp_147_reg_10233_reg[3]_i_767_3 ;
  input \tmp_147_reg_10233_reg[3]_i_767_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_671 ;
  wire \tmp_147_reg_10233_reg[3]_i_671_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_671_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_4 ;
  wire [7:0]tmp_48_fu_5865_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_283 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_283_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_283_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1003 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [6]),
        .O(tmp_48_fu_5865_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1137 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_671 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_671_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_671_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [2]),
        .O(tmp_48_fu_5865_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1169 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_671 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_671_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_671_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [1]),
        .O(tmp_48_fu_5865_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1265 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [7]),
        .O(tmp_48_fu_5865_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_174 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_671 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_671_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_671_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [0]),
        .O(tmp_48_fu_5865_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_420 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_283_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_283_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [5]),
        .O(tmp_48_fu_5865_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_516 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_283_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_283_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [4]),
        .O(tmp_48_fu_5865_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_548 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_283_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_283_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [3]),
        .O(tmp_48_fu_5865_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_82
   (tmp_49_fu_5884_p9,
    \tmp_147_reg_10233_reg[3]_i_767 ,
    \tmp_147_reg_10233_reg[3]_i_671 ,
    \tmp_147_reg_10233_reg[3]_i_767_0 ,
    \tmp_147_reg_10233_reg[3]_i_671_0 ,
    \tmp_147_reg_10233_reg[3]_i_671_1 ,
    \tmp_147_reg_10233_reg[3]_i_767_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_283 ,
    \trunc_ln50_reg_10238_reg[7]_i_283_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_283_1 ,
    \tmp_147_reg_10233_reg[3]_i_767_2 ,
    \tmp_147_reg_10233_reg[3]_i_767_3 ,
    \tmp_147_reg_10233_reg[3]_i_767_4 );
  output [7:0]tmp_49_fu_5884_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767 ;
  input \tmp_147_reg_10233_reg[3]_i_671 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_0 ;
  input \tmp_147_reg_10233_reg[3]_i_671_0 ;
  input \tmp_147_reg_10233_reg[3]_i_671_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_767_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_283 ;
  input \trunc_ln50_reg_10238_reg[7]_i_283_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_283_1 ;
  input \tmp_147_reg_10233_reg[3]_i_767_2 ;
  input \tmp_147_reg_10233_reg[3]_i_767_3 ;
  input \tmp_147_reg_10233_reg[3]_i_767_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_671 ;
  wire \tmp_147_reg_10233_reg[3]_i_671_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_671_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_767_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_767_4 ;
  wire [7:0]tmp_49_fu_5884_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_283 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_283_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_283_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1004 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [6]),
        .O(tmp_49_fu_5884_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1138 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_671 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_671_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_671_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [2]),
        .O(tmp_49_fu_5884_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1170 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_671 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_671_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_671_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [1]),
        .O(tmp_49_fu_5884_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1266 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_767_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_767_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_767_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [7]),
        .O(tmp_49_fu_5884_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_175 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_671 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_671_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_671_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [0]),
        .O(tmp_49_fu_5884_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_421 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_283_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_283_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [5]),
        .O(tmp_49_fu_5884_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_517 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_283_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_283_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [4]),
        .O(tmp_49_fu_5884_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_549 
       (.I0(\tmp_147_reg_10233_reg[3]_i_767 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_283 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_767_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_283_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_283_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_767_1 [3]),
        .O(tmp_49_fu_5884_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0
   (tmp_51_fu_5982_p9,
    q1,
    \trunc_ln50_reg_10238_reg[7]_i_400 ,
    \tmp_147_reg_10233_reg[3]_i_812 ,
    \trunc_ln50_reg_10238_reg[7]_i_400_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_400_1 ,
    \tmp_147_reg_10233_reg[3]_i_812_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_320 ,
    \trunc_ln50_reg_10238_reg[7]_i_320_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_320_1 ,
    \tmp_147_reg_10233_reg[3]_i_812_1 ,
    \tmp_147_reg_10233_reg[3]_i_812_2 ,
    \tmp_147_reg_10233_reg[3]_i_812_3 );
  output [7:0]tmp_51_fu_5982_p9;
  input [7:0]q1;
  input \trunc_ln50_reg_10238_reg[7]_i_400 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812 ;
  input \trunc_ln50_reg_10238_reg[7]_i_400_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_400_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_320 ;
  input \trunc_ln50_reg_10238_reg[7]_i_320_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_320_1 ;
  input \tmp_147_reg_10233_reg[3]_i_812_1 ;
  input \tmp_147_reg_10233_reg[3]_i_812_2 ;
  input \tmp_147_reg_10233_reg[3]_i_812_3 ;

  wire [7:0]q1;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_3 ;
  wire [7:0]tmp_51_fu_5982_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_320 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_320_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_320_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1307 
       (.I0(q1[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_812_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [6]),
        .O(tmp_51_fu_5982_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1339 
       (.I0(q1[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_812_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [5]),
        .O(tmp_51_fu_5982_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1355 
       (.I0(q1[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_812_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [7]),
        .O(tmp_51_fu_5982_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_446 
       (.I0(q1[3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_320 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_320_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_320_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [3]),
        .O(tmp_51_fu_5982_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_494 
       (.I0(q1[4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_320 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_320_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_320_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [4]),
        .O(tmp_51_fu_5982_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_590 
       (.I0(q1[1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_400 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_400_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_400_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [1]),
        .O(tmp_51_fu_5982_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_606 
       (.I0(q1[0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_400 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_400_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_400_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [0]),
        .O(tmp_51_fu_5982_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_654 
       (.I0(q1[2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_400 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_400_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_400_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_0 [2]),
        .O(tmp_51_fu_5982_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_100
   (tmp_70_fu_6399_p9,
    \tmp_147_reg_10233_reg[3]_i_821 ,
    \trunc_ln50_reg_10238_reg[7]_i_393 ,
    \tmp_147_reg_10233_reg[3]_i_821_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_393_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_393_1 ,
    \tmp_147_reg_10233_reg[3]_i_821_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_313 ,
    \trunc_ln50_reg_10238_reg[7]_i_313_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_313_1 ,
    \tmp_147_reg_10233_reg[3]_i_821_2 ,
    \tmp_147_reg_10233_reg[3]_i_821_3 ,
    \tmp_147_reg_10233_reg[3]_i_821_4 );
  output [7:0]tmp_70_fu_6399_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821 ;
  input \trunc_ln50_reg_10238_reg[7]_i_393 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_393_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_393_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_313 ;
  input \trunc_ln50_reg_10238_reg[7]_i_313_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_313_1 ;
  input \tmp_147_reg_10233_reg[3]_i_821_2 ;
  input \tmp_147_reg_10233_reg[3]_i_821_3 ;
  input \tmp_147_reg_10233_reg[3]_i_821_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_4 ;
  wire [7:0]tmp_70_fu_6399_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_313 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_313_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_313_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1293 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [6]),
        .O(tmp_70_fu_6399_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1325 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [5]),
        .O(tmp_70_fu_6399_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1373 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [7]),
        .O(tmp_70_fu_6399_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_464 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_313 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_313_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_313_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [3]),
        .O(tmp_70_fu_6399_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_480 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_313 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_313_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_313_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [4]),
        .O(tmp_70_fu_6399_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_576 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_393_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_393_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [1]),
        .O(tmp_70_fu_6399_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_624 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_393_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_393_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [0]),
        .O(tmp_70_fu_6399_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_640 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_393_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_393_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [2]),
        .O(tmp_70_fu_6399_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_101
   (tmp_71_fu_6418_p9,
    \tmp_147_reg_10233_reg[3]_i_821 ,
    \trunc_ln50_reg_10238_reg[7]_i_393 ,
    \tmp_147_reg_10233_reg[3]_i_821_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_393_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_393_1 ,
    \tmp_147_reg_10233_reg[3]_i_821_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_313 ,
    \trunc_ln50_reg_10238_reg[7]_i_313_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_313_1 ,
    \tmp_147_reg_10233_reg[3]_i_821_2 ,
    \tmp_147_reg_10233_reg[3]_i_821_3 ,
    \tmp_147_reg_10233_reg[3]_i_821_4 );
  output [7:0]tmp_71_fu_6418_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821 ;
  input \trunc_ln50_reg_10238_reg[7]_i_393 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_393_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_393_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_821_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_313 ;
  input \trunc_ln50_reg_10238_reg[7]_i_313_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_313_1 ;
  input \tmp_147_reg_10233_reg[3]_i_821_2 ;
  input \tmp_147_reg_10233_reg[3]_i_821_3 ;
  input \tmp_147_reg_10233_reg[3]_i_821_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_821_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_821_4 ;
  wire [7:0]tmp_71_fu_6418_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_313 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_313_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_313_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_393_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1294 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [6]),
        .O(tmp_71_fu_6418_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1326 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [5]),
        .O(tmp_71_fu_6418_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1374 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_821_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_821_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_821_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [7]),
        .O(tmp_71_fu_6418_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_465 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_313 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_313_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_313_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [3]),
        .O(tmp_71_fu_6418_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_481 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_313 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_313_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_313_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [4]),
        .O(tmp_71_fu_6418_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_577 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_393_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_393_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [1]),
        .O(tmp_71_fu_6418_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_625 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_393_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_393_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [0]),
        .O(tmp_71_fu_6418_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_641 
       (.I0(\tmp_147_reg_10233_reg[3]_i_821 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_393 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_821_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_393_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_393_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_821_1 [2]),
        .O(tmp_71_fu_6418_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_102
   (tmp_72_fu_6437_p9,
    \tmp_147_reg_10233_reg[3]_i_818 ,
    \trunc_ln50_reg_10238_reg[7]_i_390 ,
    \tmp_147_reg_10233_reg[3]_i_818_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_390_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_390_1 ,
    \tmp_147_reg_10233_reg[3]_i_818_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_310 ,
    \trunc_ln50_reg_10238_reg[7]_i_310_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_310_1 ,
    \tmp_147_reg_10233_reg[3]_i_818_2 ,
    \tmp_147_reg_10233_reg[3]_i_818_3 ,
    \tmp_147_reg_10233_reg[3]_i_818_4 );
  output [7:0]tmp_72_fu_6437_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818 ;
  input \trunc_ln50_reg_10238_reg[7]_i_390 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_390_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_390_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_310 ;
  input \trunc_ln50_reg_10238_reg[7]_i_310_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_310_1 ;
  input \tmp_147_reg_10233_reg[3]_i_818_2 ;
  input \tmp_147_reg_10233_reg[3]_i_818_3 ;
  input \tmp_147_reg_10233_reg[3]_i_818_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_4 ;
  wire [7:0]tmp_72_fu_6437_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_310 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_310_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_310_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1287 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_818_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_818_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_818_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [6]),
        .O(tmp_72_fu_6437_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1319 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_818_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_818_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_818_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [5]),
        .O(tmp_72_fu_6437_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1367 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_818_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_818_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_818_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [7]),
        .O(tmp_72_fu_6437_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_458 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_310 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_310_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_310_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [3]),
        .O(tmp_72_fu_6437_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_474 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_310 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_310_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_310_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [4]),
        .O(tmp_72_fu_6437_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_570 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_390 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_390_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_390_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [1]),
        .O(tmp_72_fu_6437_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_618 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_390 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_390_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_390_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [0]),
        .O(tmp_72_fu_6437_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_634 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_390 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_390_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_390_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [2]),
        .O(tmp_72_fu_6437_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_103
   (tmp_73_fu_6456_p9,
    \tmp_147_reg_10233_reg[3]_i_818 ,
    \trunc_ln50_reg_10238_reg[7]_i_390 ,
    \tmp_147_reg_10233_reg[3]_i_818_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_390_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_390_1 ,
    \tmp_147_reg_10233_reg[3]_i_818_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_310 ,
    \trunc_ln50_reg_10238_reg[7]_i_310_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_310_1 ,
    \tmp_147_reg_10233_reg[3]_i_818_2 ,
    \tmp_147_reg_10233_reg[3]_i_818_3 ,
    \tmp_147_reg_10233_reg[3]_i_818_4 );
  output [7:0]tmp_73_fu_6456_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818 ;
  input \trunc_ln50_reg_10238_reg[7]_i_390 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_390_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_390_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_818_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_310 ;
  input \trunc_ln50_reg_10238_reg[7]_i_310_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_310_1 ;
  input \tmp_147_reg_10233_reg[3]_i_818_2 ;
  input \tmp_147_reg_10233_reg[3]_i_818_3 ;
  input \tmp_147_reg_10233_reg[3]_i_818_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_818_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_818_4 ;
  wire [7:0]tmp_73_fu_6456_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_310 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_310_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_310_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_390_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1288 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_818_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_818_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_818_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [6]),
        .O(tmp_73_fu_6456_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1320 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_818_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_818_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_818_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [5]),
        .O(tmp_73_fu_6456_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1368 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_818_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_818_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_818_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [7]),
        .O(tmp_73_fu_6456_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_459 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_310 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_310_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_310_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [3]),
        .O(tmp_73_fu_6456_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_475 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_310 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_310_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_310_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [4]),
        .O(tmp_73_fu_6456_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_571 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_390 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_390_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_390_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [1]),
        .O(tmp_73_fu_6456_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_619 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_390 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_390_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_390_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [0]),
        .O(tmp_73_fu_6456_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_635 
       (.I0(\tmp_147_reg_10233_reg[3]_i_818 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_390 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_818_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_390_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_390_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_818_1 [2]),
        .O(tmp_73_fu_6456_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_104
   (tmp_74_fu_6475_p9,
    \tmp_147_reg_10233_reg[3]_i_819 ,
    \trunc_ln50_reg_10238_reg[7]_i_391 ,
    \tmp_147_reg_10233_reg[3]_i_819_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_391_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_391_1 ,
    \tmp_147_reg_10233_reg[3]_i_819_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_311 ,
    \trunc_ln50_reg_10238_reg[7]_i_311_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_311_1 ,
    \tmp_147_reg_10233_reg[3]_i_819_2 ,
    \tmp_147_reg_10233_reg[3]_i_819_3 ,
    \tmp_147_reg_10233_reg[3]_i_819_4 );
  output [7:0]tmp_74_fu_6475_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_819 ;
  input \trunc_ln50_reg_10238_reg[7]_i_391 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_819_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_391_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_391_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_819_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_311 ;
  input \trunc_ln50_reg_10238_reg[7]_i_311_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_311_1 ;
  input \tmp_147_reg_10233_reg[3]_i_819_2 ;
  input \tmp_147_reg_10233_reg[3]_i_819_3 ;
  input \tmp_147_reg_10233_reg[3]_i_819_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_819 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_819_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_819_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_4 ;
  wire [7:0]tmp_74_fu_6475_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_311 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_311_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_311_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1289 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_819_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_819_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [6]),
        .O(tmp_74_fu_6475_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1321 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_819_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_819_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [5]),
        .O(tmp_74_fu_6475_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1369 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_819_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_819_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [7]),
        .O(tmp_74_fu_6475_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_460 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_311 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_311_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_311_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [3]),
        .O(tmp_74_fu_6475_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_476 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_311 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_311_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_311_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [4]),
        .O(tmp_74_fu_6475_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_572 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_391_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_391_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [1]),
        .O(tmp_74_fu_6475_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_620 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_391_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_391_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [0]),
        .O(tmp_74_fu_6475_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_636 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_391_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_391_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [2]),
        .O(tmp_74_fu_6475_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_105
   (tmp_75_fu_6494_p9,
    \tmp_147_reg_10233_reg[3]_i_819 ,
    \trunc_ln50_reg_10238_reg[7]_i_391 ,
    \tmp_147_reg_10233_reg[3]_i_819_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_391_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_391_1 ,
    \tmp_147_reg_10233_reg[3]_i_819_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_311 ,
    \trunc_ln50_reg_10238_reg[7]_i_311_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_311_1 ,
    \tmp_147_reg_10233_reg[3]_i_819_2 ,
    \tmp_147_reg_10233_reg[3]_i_819_3 ,
    \tmp_147_reg_10233_reg[3]_i_819_4 );
  output [7:0]tmp_75_fu_6494_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_819 ;
  input \trunc_ln50_reg_10238_reg[7]_i_391 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_819_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_391_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_391_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_819_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_311 ;
  input \trunc_ln50_reg_10238_reg[7]_i_311_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_311_1 ;
  input \tmp_147_reg_10233_reg[3]_i_819_2 ;
  input \tmp_147_reg_10233_reg[3]_i_819_3 ;
  input \tmp_147_reg_10233_reg[3]_i_819_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_819 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_819_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_819_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_819_4 ;
  wire [7:0]tmp_75_fu_6494_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_311 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_311_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_311_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_391_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1290 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_819_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_819_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [6]),
        .O(tmp_75_fu_6494_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1322 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_819_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_819_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [5]),
        .O(tmp_75_fu_6494_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1370 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_819_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_819_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_819_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [7]),
        .O(tmp_75_fu_6494_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_461 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_311 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_311_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_311_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [3]),
        .O(tmp_75_fu_6494_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_477 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_311 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_311_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_311_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [4]),
        .O(tmp_75_fu_6494_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_573 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_391_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_391_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [1]),
        .O(tmp_75_fu_6494_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_621 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_391_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_391_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [0]),
        .O(tmp_75_fu_6494_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_637 
       (.I0(\tmp_147_reg_10233_reg[3]_i_819 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_391 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_819_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_391_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_391_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_819_1 [2]),
        .O(tmp_75_fu_6494_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_106
   (tmp_76_fu_6513_p9,
    \tmp_147_reg_10233_reg[3]_i_816 ,
    \trunc_ln50_reg_10238_reg[7]_i_388 ,
    \tmp_147_reg_10233_reg[3]_i_816_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_388_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_388_1 ,
    \tmp_147_reg_10233_reg[3]_i_816_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_308 ,
    \trunc_ln50_reg_10238_reg[7]_i_308_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_308_1 ,
    \tmp_147_reg_10233_reg[3]_i_816_2 ,
    \tmp_147_reg_10233_reg[3]_i_816_3 ,
    \tmp_147_reg_10233_reg[3]_i_816_4 );
  output [7:0]tmp_76_fu_6513_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_816 ;
  input \trunc_ln50_reg_10238_reg[7]_i_388 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_816_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_388_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_388_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_816_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_308 ;
  input \trunc_ln50_reg_10238_reg[7]_i_308_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_308_1 ;
  input \tmp_147_reg_10233_reg[3]_i_816_2 ;
  input \tmp_147_reg_10233_reg[3]_i_816_3 ;
  input \tmp_147_reg_10233_reg[3]_i_816_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_816 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_816_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_816_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_4 ;
  wire [7:0]tmp_76_fu_6513_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_308 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_308_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_308_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1283 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_816_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_816_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_816_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [6]),
        .O(tmp_76_fu_6513_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1315 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_816_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_816_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_816_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [5]),
        .O(tmp_76_fu_6513_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1363 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_816_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_816_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_816_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [7]),
        .O(tmp_76_fu_6513_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_454 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_308_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [3]),
        .O(tmp_76_fu_6513_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_470 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_308_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [4]),
        .O(tmp_76_fu_6513_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_566 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_388 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_388_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_388_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [1]),
        .O(tmp_76_fu_6513_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_614 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_388 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_388_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_388_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [0]),
        .O(tmp_76_fu_6513_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_630 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_388 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_388_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_388_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [2]),
        .O(tmp_76_fu_6513_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_107
   (tmp_77_fu_6532_p9,
    \tmp_147_reg_10233_reg[3]_i_816 ,
    \trunc_ln50_reg_10238_reg[7]_i_388 ,
    \tmp_147_reg_10233_reg[3]_i_816_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_388_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_388_1 ,
    \tmp_147_reg_10233_reg[3]_i_816_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_308 ,
    \trunc_ln50_reg_10238_reg[7]_i_308_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_308_1 ,
    \tmp_147_reg_10233_reg[3]_i_816_2 ,
    \tmp_147_reg_10233_reg[3]_i_816_3 ,
    \tmp_147_reg_10233_reg[3]_i_816_4 );
  output [7:0]tmp_77_fu_6532_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_816 ;
  input \trunc_ln50_reg_10238_reg[7]_i_388 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_816_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_388_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_388_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_816_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_308 ;
  input \trunc_ln50_reg_10238_reg[7]_i_308_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_308_1 ;
  input \tmp_147_reg_10233_reg[3]_i_816_2 ;
  input \tmp_147_reg_10233_reg[3]_i_816_3 ;
  input \tmp_147_reg_10233_reg[3]_i_816_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_816 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_816_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_816_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_816_4 ;
  wire [7:0]tmp_77_fu_6532_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_308 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_308_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_308_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_388_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1284 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_816_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_816_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_816_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [6]),
        .O(tmp_77_fu_6532_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1316 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_816_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_816_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_816_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [5]),
        .O(tmp_77_fu_6532_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1364 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_816_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_816_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_816_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [7]),
        .O(tmp_77_fu_6532_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_455 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_308_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [3]),
        .O(tmp_77_fu_6532_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_471 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_308 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_308_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_308_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [4]),
        .O(tmp_77_fu_6532_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_567 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_388 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_388_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_388_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [1]),
        .O(tmp_77_fu_6532_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_615 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_388 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_388_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_388_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [0]),
        .O(tmp_77_fu_6532_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_631 
       (.I0(\tmp_147_reg_10233_reg[3]_i_816 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_388 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_816_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_388_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_388_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_816_1 [2]),
        .O(tmp_77_fu_6532_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_108
   (tmp_78_fu_6551_p9,
    \tmp_147_reg_10233_reg[3]_i_817 ,
    \trunc_ln50_reg_10238_reg[7]_i_389 ,
    \tmp_147_reg_10233_reg[3]_i_817_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_389_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_389_1 ,
    \tmp_147_reg_10233_reg[3]_i_817_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_309 ,
    \trunc_ln50_reg_10238_reg[7]_i_309_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_309_1 ,
    \tmp_147_reg_10233_reg[3]_i_817_2 ,
    \tmp_147_reg_10233_reg[3]_i_817_3 ,
    \tmp_147_reg_10233_reg[3]_i_817_4 );
  output [7:0]tmp_78_fu_6551_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_817 ;
  input \trunc_ln50_reg_10238_reg[7]_i_389 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_817_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_389_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_389_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_817_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_309 ;
  input \trunc_ln50_reg_10238_reg[7]_i_309_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_309_1 ;
  input \tmp_147_reg_10233_reg[3]_i_817_2 ;
  input \tmp_147_reg_10233_reg[3]_i_817_3 ;
  input \tmp_147_reg_10233_reg[3]_i_817_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_817 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_817_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_817_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_4 ;
  wire [7:0]tmp_78_fu_6551_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_309 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_309_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_309_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1285 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_817_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_817_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [6]),
        .O(tmp_78_fu_6551_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1317 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_817_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_817_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [5]),
        .O(tmp_78_fu_6551_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1365 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_817_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_817_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [7]),
        .O(tmp_78_fu_6551_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_456 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_309 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_309_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_309_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [3]),
        .O(tmp_78_fu_6551_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_472 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_309 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_309_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_309_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [4]),
        .O(tmp_78_fu_6551_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_568 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_389_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_389_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [1]),
        .O(tmp_78_fu_6551_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_616 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_389_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_389_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [0]),
        .O(tmp_78_fu_6551_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_632 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_389_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_389_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [2]),
        .O(tmp_78_fu_6551_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_109
   (tmp_79_fu_6570_p9,
    \tmp_147_reg_10233_reg[3]_i_817 ,
    \trunc_ln50_reg_10238_reg[7]_i_389 ,
    \tmp_147_reg_10233_reg[3]_i_817_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_389_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_389_1 ,
    \tmp_147_reg_10233_reg[3]_i_817_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_309 ,
    \trunc_ln50_reg_10238_reg[7]_i_309_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_309_1 ,
    \tmp_147_reg_10233_reg[3]_i_817_2 ,
    \tmp_147_reg_10233_reg[3]_i_817_3 ,
    \tmp_147_reg_10233_reg[3]_i_817_4 );
  output [7:0]tmp_79_fu_6570_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_817 ;
  input \trunc_ln50_reg_10238_reg[7]_i_389 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_817_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_389_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_389_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_817_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_309 ;
  input \trunc_ln50_reg_10238_reg[7]_i_309_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_309_1 ;
  input \tmp_147_reg_10233_reg[3]_i_817_2 ;
  input \tmp_147_reg_10233_reg[3]_i_817_3 ;
  input \tmp_147_reg_10233_reg[3]_i_817_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_817 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_817_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_817_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_817_4 ;
  wire [7:0]tmp_79_fu_6570_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_309 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_309_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_309_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_389_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1286 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_817_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_817_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [6]),
        .O(tmp_79_fu_6570_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1318 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_817_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_817_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [5]),
        .O(tmp_79_fu_6570_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1366 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_817_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_817_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_817_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [7]),
        .O(tmp_79_fu_6570_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_457 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_309 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_309_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_309_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [3]),
        .O(tmp_79_fu_6570_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_473 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_309 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_309_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_309_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [4]),
        .O(tmp_79_fu_6570_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_569 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_389_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_389_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [1]),
        .O(tmp_79_fu_6570_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_617 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_389_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_389_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [0]),
        .O(tmp_79_fu_6570_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_633 
       (.I0(\tmp_147_reg_10233_reg[3]_i_817 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_389 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_817_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_389_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_389_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_817_1 [2]),
        .O(tmp_79_fu_6570_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_110
   (tmp_80_fu_6589_p9,
    \tmp_147_reg_10233_reg[3]_i_814 ,
    \trunc_ln50_reg_10238_reg[7]_i_386 ,
    \tmp_147_reg_10233_reg[3]_i_814_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_386_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_386_1 ,
    \tmp_147_reg_10233_reg[3]_i_814_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_306 ,
    \trunc_ln50_reg_10238_reg[7]_i_306_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_306_1 ,
    \tmp_147_reg_10233_reg[3]_i_814_2 ,
    \tmp_147_reg_10233_reg[3]_i_814_3 ,
    \tmp_147_reg_10233_reg[3]_i_814_4 );
  output [7:0]tmp_80_fu_6589_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_814 ;
  input \trunc_ln50_reg_10238_reg[7]_i_386 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_814_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_386_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_386_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_814_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_306 ;
  input \trunc_ln50_reg_10238_reg[7]_i_306_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_306_1 ;
  input \tmp_147_reg_10233_reg[3]_i_814_2 ;
  input \tmp_147_reg_10233_reg[3]_i_814_3 ;
  input \tmp_147_reg_10233_reg[3]_i_814_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_814 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_814_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_814_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_4 ;
  wire [7:0]tmp_80_fu_6589_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_306 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_306_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_306_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1279 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_814_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_814_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_814_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [6]),
        .O(tmp_80_fu_6589_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1311 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_814_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_814_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_814_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [5]),
        .O(tmp_80_fu_6589_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1359 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_814_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_814_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_814_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [7]),
        .O(tmp_80_fu_6589_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_450 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_306_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [3]),
        .O(tmp_80_fu_6589_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_466 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_306_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [4]),
        .O(tmp_80_fu_6589_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_562 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_386 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_386_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_386_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [1]),
        .O(tmp_80_fu_6589_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_610 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_386 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_386_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_386_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [0]),
        .O(tmp_80_fu_6589_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_626 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_386 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_386_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_386_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [2]),
        .O(tmp_80_fu_6589_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_111
   (tmp_81_fu_6608_p9,
    \tmp_147_reg_10233_reg[3]_i_814 ,
    \trunc_ln50_reg_10238_reg[7]_i_386 ,
    \tmp_147_reg_10233_reg[3]_i_814_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_386_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_386_1 ,
    \tmp_147_reg_10233_reg[3]_i_814_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_306 ,
    \trunc_ln50_reg_10238_reg[7]_i_306_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_306_1 ,
    \tmp_147_reg_10233_reg[3]_i_814_2 ,
    \tmp_147_reg_10233_reg[3]_i_814_3 ,
    \tmp_147_reg_10233_reg[3]_i_814_4 );
  output [7:0]tmp_81_fu_6608_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_814 ;
  input \trunc_ln50_reg_10238_reg[7]_i_386 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_814_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_386_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_386_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_814_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_306 ;
  input \trunc_ln50_reg_10238_reg[7]_i_306_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_306_1 ;
  input \tmp_147_reg_10233_reg[3]_i_814_2 ;
  input \tmp_147_reg_10233_reg[3]_i_814_3 ;
  input \tmp_147_reg_10233_reg[3]_i_814_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_814 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_814_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_814_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_814_4 ;
  wire [7:0]tmp_81_fu_6608_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_306 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_306_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_306_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_386_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1280 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_814_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_814_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_814_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [6]),
        .O(tmp_81_fu_6608_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1312 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_814_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_814_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_814_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [5]),
        .O(tmp_81_fu_6608_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1360 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_814_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_814_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_814_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [7]),
        .O(tmp_81_fu_6608_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_451 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_306_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [3]),
        .O(tmp_81_fu_6608_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_467 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_306 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_306_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_306_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [4]),
        .O(tmp_81_fu_6608_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_563 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_386 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_386_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_386_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [1]),
        .O(tmp_81_fu_6608_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_611 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_386 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_386_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_386_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [0]),
        .O(tmp_81_fu_6608_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_627 
       (.I0(\tmp_147_reg_10233_reg[3]_i_814 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_386 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_814_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_386_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_386_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_814_1 [2]),
        .O(tmp_81_fu_6608_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_112
   (tmp_82_fu_6627_p9,
    \tmp_147_reg_10233_reg[3]_i_815 ,
    \trunc_ln50_reg_10238_reg[7]_i_387 ,
    \tmp_147_reg_10233_reg[3]_i_815_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_387_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_387_1 ,
    \tmp_147_reg_10233_reg[3]_i_815_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_307 ,
    \trunc_ln50_reg_10238_reg[7]_i_307_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_307_1 ,
    \tmp_147_reg_10233_reg[3]_i_815_2 ,
    \tmp_147_reg_10233_reg[3]_i_815_3 ,
    \tmp_147_reg_10233_reg[3]_i_815_4 );
  output [7:0]tmp_82_fu_6627_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_815 ;
  input \trunc_ln50_reg_10238_reg[7]_i_387 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_815_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_387_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_387_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_815_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_307 ;
  input \trunc_ln50_reg_10238_reg[7]_i_307_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_307_1 ;
  input \tmp_147_reg_10233_reg[3]_i_815_2 ;
  input \tmp_147_reg_10233_reg[3]_i_815_3 ;
  input \tmp_147_reg_10233_reg[3]_i_815_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_815 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_815_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_815_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_4 ;
  wire [7:0]tmp_82_fu_6627_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_307 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_307_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_307_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1281 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_815_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_815_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [6]),
        .O(tmp_82_fu_6627_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1313 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_815_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_815_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [5]),
        .O(tmp_82_fu_6627_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1361 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_815_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_815_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [7]),
        .O(tmp_82_fu_6627_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_452 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_307_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [3]),
        .O(tmp_82_fu_6627_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_468 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_307_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [4]),
        .O(tmp_82_fu_6627_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_564 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_387_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_387_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [1]),
        .O(tmp_82_fu_6627_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_612 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_387_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_387_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [0]),
        .O(tmp_82_fu_6627_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_628 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_387_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_387_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [2]),
        .O(tmp_82_fu_6627_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_113
   (tmp_83_fu_6646_p9,
    \tmp_147_reg_10233_reg[3]_i_815 ,
    \trunc_ln50_reg_10238_reg[7]_i_387 ,
    \tmp_147_reg_10233_reg[3]_i_815_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_387_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_387_1 ,
    \tmp_147_reg_10233_reg[3]_i_815_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_307 ,
    \trunc_ln50_reg_10238_reg[7]_i_307_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_307_1 ,
    \tmp_147_reg_10233_reg[3]_i_815_2 ,
    \tmp_147_reg_10233_reg[3]_i_815_3 ,
    \tmp_147_reg_10233_reg[3]_i_815_4 );
  output [7:0]tmp_83_fu_6646_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_815 ;
  input \trunc_ln50_reg_10238_reg[7]_i_387 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_815_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_387_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_387_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_815_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_307 ;
  input \trunc_ln50_reg_10238_reg[7]_i_307_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_307_1 ;
  input \tmp_147_reg_10233_reg[3]_i_815_2 ;
  input \tmp_147_reg_10233_reg[3]_i_815_3 ;
  input \tmp_147_reg_10233_reg[3]_i_815_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_815 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_815_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_815_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_815_4 ;
  wire [7:0]tmp_83_fu_6646_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_307 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_307_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_307_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_387_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1282 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_815_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_815_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [6]),
        .O(tmp_83_fu_6646_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1314 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_815_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_815_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [5]),
        .O(tmp_83_fu_6646_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1362 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_815_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_815_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_815_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [7]),
        .O(tmp_83_fu_6646_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_453 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_307_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [3]),
        .O(tmp_83_fu_6646_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_469 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_307 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_307_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_307_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [4]),
        .O(tmp_83_fu_6646_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_565 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_387_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_387_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [1]),
        .O(tmp_83_fu_6646_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_613 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_387_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_387_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [0]),
        .O(tmp_83_fu_6646_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_629 
       (.I0(\tmp_147_reg_10233_reg[3]_i_815 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_387 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_815_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_387_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_387_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_815_1 [2]),
        .O(tmp_83_fu_6646_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_83
   (tmp_52_fu_6001_p9,
    \tmp_147_reg_10233_reg[3]_i_812 ,
    \trunc_ln50_reg_10238_reg[7]_i_400 ,
    \tmp_147_reg_10233_reg[3]_i_812_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_400_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_400_1 ,
    \tmp_147_reg_10233_reg[3]_i_812_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_320 ,
    \trunc_ln50_reg_10238_reg[7]_i_320_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_320_1 ,
    \tmp_147_reg_10233_reg[3]_i_812_2 ,
    \tmp_147_reg_10233_reg[3]_i_812_3 ,
    \tmp_147_reg_10233_reg[3]_i_812_4 );
  output [7:0]tmp_52_fu_6001_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812 ;
  input \trunc_ln50_reg_10238_reg[7]_i_400 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_400_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_400_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_812_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_320 ;
  input \trunc_ln50_reg_10238_reg[7]_i_320_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_320_1 ;
  input \tmp_147_reg_10233_reg[3]_i_812_2 ;
  input \tmp_147_reg_10233_reg[3]_i_812_3 ;
  input \tmp_147_reg_10233_reg[3]_i_812_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_812_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_812_4 ;
  wire [7:0]tmp_52_fu_6001_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_320 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_320_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_320_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_400_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1308 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_812_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [6]),
        .O(tmp_52_fu_6001_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1340 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_812_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [5]),
        .O(tmp_52_fu_6001_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1356 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_812_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_812_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_812_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [7]),
        .O(tmp_52_fu_6001_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_447 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_320 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_320_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_320_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [3]),
        .O(tmp_52_fu_6001_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_495 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_320 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_320_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_320_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [4]),
        .O(tmp_52_fu_6001_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_591 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_400 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_400_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_400_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [1]),
        .O(tmp_52_fu_6001_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_607 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_400 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_400_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_400_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [0]),
        .O(tmp_52_fu_6001_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_655 
       (.I0(\tmp_147_reg_10233_reg[3]_i_812 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_400 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_812_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_400_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_400_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_812_1 [2]),
        .O(tmp_52_fu_6001_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_84
   (tmp_53_fu_6020_p9,
    \tmp_147_reg_10233_reg[3]_i_813 ,
    \trunc_ln50_reg_10238_reg[7]_i_401 ,
    \tmp_147_reg_10233_reg[3]_i_813_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_401_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_401_1 ,
    \tmp_147_reg_10233_reg[3]_i_813_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_321 ,
    \trunc_ln50_reg_10238_reg[7]_i_321_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_321_1 ,
    \tmp_147_reg_10233_reg[3]_i_813_2 ,
    \tmp_147_reg_10233_reg[3]_i_813_3 ,
    \tmp_147_reg_10233_reg[3]_i_813_4 );
  output [7:0]tmp_53_fu_6020_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813 ;
  input \trunc_ln50_reg_10238_reg[7]_i_401 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_401_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_401_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_321 ;
  input \trunc_ln50_reg_10238_reg[7]_i_321_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_321_1 ;
  input \tmp_147_reg_10233_reg[3]_i_813_2 ;
  input \tmp_147_reg_10233_reg[3]_i_813_3 ;
  input \tmp_147_reg_10233_reg[3]_i_813_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_4 ;
  wire [7:0]tmp_53_fu_6020_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_321 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_321_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_321_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1309 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [6]),
        .O(tmp_53_fu_6020_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1341 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [5]),
        .O(tmp_53_fu_6020_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1357 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [7]),
        .O(tmp_53_fu_6020_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_448 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_321 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_321_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_321_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [3]),
        .O(tmp_53_fu_6020_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_496 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_321 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_321_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_321_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [4]),
        .O(tmp_53_fu_6020_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_592 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_401_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_401_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [1]),
        .O(tmp_53_fu_6020_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_608 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_401_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_401_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [0]),
        .O(tmp_53_fu_6020_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_656 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_401_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_401_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [2]),
        .O(tmp_53_fu_6020_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_85
   (tmp_54_fu_6039_p9,
    \tmp_147_reg_10233_reg[3]_i_813 ,
    \trunc_ln50_reg_10238_reg[7]_i_401 ,
    \tmp_147_reg_10233_reg[3]_i_813_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_401_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_401_1 ,
    \tmp_147_reg_10233_reg[3]_i_813_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_321 ,
    \trunc_ln50_reg_10238_reg[7]_i_321_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_321_1 ,
    \tmp_147_reg_10233_reg[3]_i_813_2 ,
    \tmp_147_reg_10233_reg[3]_i_813_3 ,
    \tmp_147_reg_10233_reg[3]_i_813_4 );
  output [7:0]tmp_54_fu_6039_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813 ;
  input \trunc_ln50_reg_10238_reg[7]_i_401 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_401_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_401_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_813_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_321 ;
  input \trunc_ln50_reg_10238_reg[7]_i_321_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_321_1 ;
  input \tmp_147_reg_10233_reg[3]_i_813_2 ;
  input \tmp_147_reg_10233_reg[3]_i_813_3 ;
  input \tmp_147_reg_10233_reg[3]_i_813_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_813_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_813_4 ;
  wire [7:0]tmp_54_fu_6039_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_321 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_321_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_321_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_401_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1310 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [6]),
        .O(tmp_54_fu_6039_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1342 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [5]),
        .O(tmp_54_fu_6039_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1358 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_813_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_813_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_813_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [7]),
        .O(tmp_54_fu_6039_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_449 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_321 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_321_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_321_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [3]),
        .O(tmp_54_fu_6039_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_497 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_321 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_321_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_321_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [4]),
        .O(tmp_54_fu_6039_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_593 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_401_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_401_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [1]),
        .O(tmp_54_fu_6039_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_609 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_401_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_401_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [0]),
        .O(tmp_54_fu_6039_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_657 
       (.I0(\tmp_147_reg_10233_reg[3]_i_813 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_401 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_813_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_401_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_401_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_813_1 [2]),
        .O(tmp_54_fu_6039_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_86
   (tmp_55_fu_6058_p9,
    \tmp_147_reg_10233_reg[3]_i_810 ,
    \trunc_ln50_reg_10238_reg[7]_i_398 ,
    \tmp_147_reg_10233_reg[3]_i_810_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_398_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_398_1 ,
    \tmp_147_reg_10233_reg[3]_i_810_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_318 ,
    \trunc_ln50_reg_10238_reg[7]_i_318_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_318_1 ,
    \tmp_147_reg_10233_reg[3]_i_810_2 ,
    \tmp_147_reg_10233_reg[3]_i_810_3 ,
    \tmp_147_reg_10233_reg[3]_i_810_4 );
  output [7:0]tmp_55_fu_6058_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810 ;
  input \trunc_ln50_reg_10238_reg[7]_i_398 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_398_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_398_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_318 ;
  input \trunc_ln50_reg_10238_reg[7]_i_318_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_318_1 ;
  input \tmp_147_reg_10233_reg[3]_i_810_2 ;
  input \tmp_147_reg_10233_reg[3]_i_810_3 ;
  input \tmp_147_reg_10233_reg[3]_i_810_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_4 ;
  wire [7:0]tmp_55_fu_6058_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_318 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_318_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_318_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1303 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [6]),
        .O(tmp_55_fu_6058_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1335 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [5]),
        .O(tmp_55_fu_6058_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1351 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [7]),
        .O(tmp_55_fu_6058_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_442 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_318 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_318_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_318_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [3]),
        .O(tmp_55_fu_6058_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_490 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_318 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_318_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_318_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [4]),
        .O(tmp_55_fu_6058_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_586 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_398 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_398_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_398_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [1]),
        .O(tmp_55_fu_6058_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_602 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_398 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_398_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_398_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [0]),
        .O(tmp_55_fu_6058_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_650 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_398 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_398_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_398_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [2]),
        .O(tmp_55_fu_6058_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_87
   (tmp_56_fu_6077_p9,
    \tmp_147_reg_10233_reg[3]_i_810 ,
    \trunc_ln50_reg_10238_reg[7]_i_398 ,
    \tmp_147_reg_10233_reg[3]_i_810_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_398_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_398_1 ,
    \tmp_147_reg_10233_reg[3]_i_810_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_318 ,
    \trunc_ln50_reg_10238_reg[7]_i_318_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_318_1 ,
    \tmp_147_reg_10233_reg[3]_i_810_2 ,
    \tmp_147_reg_10233_reg[3]_i_810_3 ,
    \tmp_147_reg_10233_reg[3]_i_810_4 );
  output [7:0]tmp_56_fu_6077_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810 ;
  input \trunc_ln50_reg_10238_reg[7]_i_398 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_398_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_398_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_810_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_318 ;
  input \trunc_ln50_reg_10238_reg[7]_i_318_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_318_1 ;
  input \tmp_147_reg_10233_reg[3]_i_810_2 ;
  input \tmp_147_reg_10233_reg[3]_i_810_3 ;
  input \tmp_147_reg_10233_reg[3]_i_810_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_810_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_810_4 ;
  wire [7:0]tmp_56_fu_6077_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_318 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_318_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_318_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_398_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1304 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [6]),
        .O(tmp_56_fu_6077_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1336 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [5]),
        .O(tmp_56_fu_6077_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1352 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_810_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_810_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_810_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [7]),
        .O(tmp_56_fu_6077_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_443 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_318 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_318_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_318_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [3]),
        .O(tmp_56_fu_6077_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_491 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_318 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_318_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_318_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [4]),
        .O(tmp_56_fu_6077_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_587 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_398 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_398_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_398_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [1]),
        .O(tmp_56_fu_6077_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_603 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_398 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_398_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_398_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [0]),
        .O(tmp_56_fu_6077_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_651 
       (.I0(\tmp_147_reg_10233_reg[3]_i_810 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_398 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_810_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_398_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_398_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_810_1 [2]),
        .O(tmp_56_fu_6077_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_88
   (tmp_57_fu_6096_p9,
    \tmp_147_reg_10233_reg[3]_i_811 ,
    \trunc_ln50_reg_10238_reg[7]_i_399 ,
    \tmp_147_reg_10233_reg[3]_i_811_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_399_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_399_1 ,
    \tmp_147_reg_10233_reg[3]_i_811_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_319 ,
    \trunc_ln50_reg_10238_reg[7]_i_319_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_319_1 ,
    \tmp_147_reg_10233_reg[3]_i_811_2 ,
    \tmp_147_reg_10233_reg[3]_i_811_3 ,
    \tmp_147_reg_10233_reg[3]_i_811_4 );
  output [7:0]tmp_57_fu_6096_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811 ;
  input \trunc_ln50_reg_10238_reg[7]_i_399 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_399_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_399_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_319 ;
  input \trunc_ln50_reg_10238_reg[7]_i_319_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_319_1 ;
  input \tmp_147_reg_10233_reg[3]_i_811_2 ;
  input \tmp_147_reg_10233_reg[3]_i_811_3 ;
  input \tmp_147_reg_10233_reg[3]_i_811_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_4 ;
  wire [7:0]tmp_57_fu_6096_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_319 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_319_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_319_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1305 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [6]),
        .O(tmp_57_fu_6096_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1337 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [5]),
        .O(tmp_57_fu_6096_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1353 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [7]),
        .O(tmp_57_fu_6096_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_444 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_319 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_319_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_319_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [3]),
        .O(tmp_57_fu_6096_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_492 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_319 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_319_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_319_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [4]),
        .O(tmp_57_fu_6096_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_588 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_399_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_399_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [1]),
        .O(tmp_57_fu_6096_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_604 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_399_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_399_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [0]),
        .O(tmp_57_fu_6096_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_652 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_399_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_399_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [2]),
        .O(tmp_57_fu_6096_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_89
   (tmp_58_fu_6115_p9,
    \tmp_147_reg_10233_reg[3]_i_811 ,
    \trunc_ln50_reg_10238_reg[7]_i_399 ,
    \tmp_147_reg_10233_reg[3]_i_811_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_399_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_399_1 ,
    \tmp_147_reg_10233_reg[3]_i_811_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_319 ,
    \trunc_ln50_reg_10238_reg[7]_i_319_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_319_1 ,
    \tmp_147_reg_10233_reg[3]_i_811_2 ,
    \tmp_147_reg_10233_reg[3]_i_811_3 ,
    \tmp_147_reg_10233_reg[3]_i_811_4 );
  output [7:0]tmp_58_fu_6115_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811 ;
  input \trunc_ln50_reg_10238_reg[7]_i_399 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_399_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_399_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_811_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_319 ;
  input \trunc_ln50_reg_10238_reg[7]_i_319_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_319_1 ;
  input \tmp_147_reg_10233_reg[3]_i_811_2 ;
  input \tmp_147_reg_10233_reg[3]_i_811_3 ;
  input \tmp_147_reg_10233_reg[3]_i_811_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_811_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_811_4 ;
  wire [7:0]tmp_58_fu_6115_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_319 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_319_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_319_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_399_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1306 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [6]),
        .O(tmp_58_fu_6115_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1338 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [5]),
        .O(tmp_58_fu_6115_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1354 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_811_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_811_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_811_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [7]),
        .O(tmp_58_fu_6115_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_445 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_319 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_319_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_319_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [3]),
        .O(tmp_58_fu_6115_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_493 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_319 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_319_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_319_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [4]),
        .O(tmp_58_fu_6115_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_589 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_399_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_399_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [1]),
        .O(tmp_58_fu_6115_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_605 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_399_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_399_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [0]),
        .O(tmp_58_fu_6115_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_653 
       (.I0(\tmp_147_reg_10233_reg[3]_i_811 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_399 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_811_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_399_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_399_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_811_1 [2]),
        .O(tmp_58_fu_6115_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_90
   (tmp_59_fu_6134_p9,
    \tmp_147_reg_10233_reg[3]_i_808 ,
    \trunc_ln50_reg_10238_reg[7]_i_396 ,
    \tmp_147_reg_10233_reg[3]_i_808_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_396_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_396_1 ,
    \tmp_147_reg_10233_reg[3]_i_808_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_316 ,
    \trunc_ln50_reg_10238_reg[7]_i_316_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_316_1 ,
    \tmp_147_reg_10233_reg[3]_i_808_2 ,
    \tmp_147_reg_10233_reg[3]_i_808_3 ,
    \tmp_147_reg_10233_reg[3]_i_808_4 );
  output [7:0]tmp_59_fu_6134_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808 ;
  input \trunc_ln50_reg_10238_reg[7]_i_396 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_396_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_396_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_316 ;
  input \trunc_ln50_reg_10238_reg[7]_i_316_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_316_1 ;
  input \tmp_147_reg_10233_reg[3]_i_808_2 ;
  input \tmp_147_reg_10233_reg[3]_i_808_3 ;
  input \tmp_147_reg_10233_reg[3]_i_808_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_4 ;
  wire [7:0]tmp_59_fu_6134_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_316 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_316_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_316_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1299 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [6]),
        .O(tmp_59_fu_6134_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1331 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [5]),
        .O(tmp_59_fu_6134_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1347 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [7]),
        .O(tmp_59_fu_6134_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_438 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_316 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_316_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_316_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [3]),
        .O(tmp_59_fu_6134_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_486 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_316 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_316_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_316_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [4]),
        .O(tmp_59_fu_6134_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_582 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_396 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_396_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_396_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [1]),
        .O(tmp_59_fu_6134_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_598 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_396 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_396_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_396_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [0]),
        .O(tmp_59_fu_6134_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_646 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_396 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_396_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_396_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [2]),
        .O(tmp_59_fu_6134_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_91
   (tmp_60_fu_6153_p9,
    \tmp_147_reg_10233_reg[3]_i_808 ,
    \trunc_ln50_reg_10238_reg[7]_i_396 ,
    \tmp_147_reg_10233_reg[3]_i_808_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_396_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_396_1 ,
    \tmp_147_reg_10233_reg[3]_i_808_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_316 ,
    \trunc_ln50_reg_10238_reg[7]_i_316_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_316_1 ,
    \tmp_147_reg_10233_reg[3]_i_808_2 ,
    \tmp_147_reg_10233_reg[3]_i_808_3 ,
    \tmp_147_reg_10233_reg[3]_i_808_4 );
  output [7:0]tmp_60_fu_6153_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808 ;
  input \trunc_ln50_reg_10238_reg[7]_i_396 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_396_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_396_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_808_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_316 ;
  input \trunc_ln50_reg_10238_reg[7]_i_316_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_316_1 ;
  input \tmp_147_reg_10233_reg[3]_i_808_2 ;
  input \tmp_147_reg_10233_reg[3]_i_808_3 ;
  input \tmp_147_reg_10233_reg[3]_i_808_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_808_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_808_4 ;
  wire [7:0]tmp_60_fu_6153_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_316 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_316_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_316_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_396_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1300 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [6]),
        .O(tmp_60_fu_6153_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1332 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [5]),
        .O(tmp_60_fu_6153_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1348 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_808_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_808_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_808_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [7]),
        .O(tmp_60_fu_6153_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_439 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_316 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_316_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_316_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [3]),
        .O(tmp_60_fu_6153_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_487 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_316 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_316_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_316_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [4]),
        .O(tmp_60_fu_6153_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_583 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_396 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_396_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_396_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [1]),
        .O(tmp_60_fu_6153_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_599 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_396 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_396_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_396_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [0]),
        .O(tmp_60_fu_6153_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_647 
       (.I0(\tmp_147_reg_10233_reg[3]_i_808 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_396 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_808_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_396_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_396_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_808_1 [2]),
        .O(tmp_60_fu_6153_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_92
   (tmp_61_fu_6172_p9,
    \tmp_147_reg_10233_reg[3]_i_809 ,
    \trunc_ln50_reg_10238_reg[7]_i_397 ,
    \tmp_147_reg_10233_reg[3]_i_809_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_397_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_397_1 ,
    \tmp_147_reg_10233_reg[3]_i_809_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_317 ,
    \trunc_ln50_reg_10238_reg[7]_i_317_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_317_1 ,
    \tmp_147_reg_10233_reg[3]_i_809_2 ,
    \tmp_147_reg_10233_reg[3]_i_809_3 ,
    \tmp_147_reg_10233_reg[3]_i_809_4 );
  output [7:0]tmp_61_fu_6172_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809 ;
  input \trunc_ln50_reg_10238_reg[7]_i_397 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_397_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_397_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_317 ;
  input \trunc_ln50_reg_10238_reg[7]_i_317_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_317_1 ;
  input \tmp_147_reg_10233_reg[3]_i_809_2 ;
  input \tmp_147_reg_10233_reg[3]_i_809_3 ;
  input \tmp_147_reg_10233_reg[3]_i_809_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_4 ;
  wire [7:0]tmp_61_fu_6172_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_317 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_317_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_317_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1301 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [6]),
        .O(tmp_61_fu_6172_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1333 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [5]),
        .O(tmp_61_fu_6172_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1349 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [7]),
        .O(tmp_61_fu_6172_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_440 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_317 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_317_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_317_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [3]),
        .O(tmp_61_fu_6172_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_488 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_317 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_317_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_317_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [4]),
        .O(tmp_61_fu_6172_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_584 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_397_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_397_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [1]),
        .O(tmp_61_fu_6172_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_600 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_397_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_397_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [0]),
        .O(tmp_61_fu_6172_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_648 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_397_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_397_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [2]),
        .O(tmp_61_fu_6172_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_93
   (tmp_62_fu_6191_p9,
    \tmp_147_reg_10233_reg[3]_i_809 ,
    \trunc_ln50_reg_10238_reg[7]_i_397 ,
    \tmp_147_reg_10233_reg[3]_i_809_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_397_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_397_1 ,
    \tmp_147_reg_10233_reg[3]_i_809_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_317 ,
    \trunc_ln50_reg_10238_reg[7]_i_317_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_317_1 ,
    \tmp_147_reg_10233_reg[3]_i_809_2 ,
    \tmp_147_reg_10233_reg[3]_i_809_3 ,
    \tmp_147_reg_10233_reg[3]_i_809_4 );
  output [7:0]tmp_62_fu_6191_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809 ;
  input \trunc_ln50_reg_10238_reg[7]_i_397 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_397_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_397_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_809_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_317 ;
  input \trunc_ln50_reg_10238_reg[7]_i_317_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_317_1 ;
  input \tmp_147_reg_10233_reg[3]_i_809_2 ;
  input \tmp_147_reg_10233_reg[3]_i_809_3 ;
  input \tmp_147_reg_10233_reg[3]_i_809_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_809_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_809_4 ;
  wire [7:0]tmp_62_fu_6191_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_317 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_317_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_317_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_397_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1302 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [6]),
        .O(tmp_62_fu_6191_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1334 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [5]),
        .O(tmp_62_fu_6191_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1350 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_809_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_809_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_809_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [7]),
        .O(tmp_62_fu_6191_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_441 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_317 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_317_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_317_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [3]),
        .O(tmp_62_fu_6191_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_489 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_317 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_317_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_317_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [4]),
        .O(tmp_62_fu_6191_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_585 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_397_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_397_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [1]),
        .O(tmp_62_fu_6191_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_601 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_397_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_397_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [0]),
        .O(tmp_62_fu_6191_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_649 
       (.I0(\tmp_147_reg_10233_reg[3]_i_809 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_397 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_809_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_397_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_397_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_809_1 [2]),
        .O(tmp_62_fu_6191_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_94
   (tmp_63_fu_6210_p9,
    \tmp_147_reg_10233_reg[3]_i_806 ,
    \trunc_ln50_reg_10238_reg[7]_i_394 ,
    \tmp_147_reg_10233_reg[3]_i_806_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_394_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_394_1 ,
    \tmp_147_reg_10233_reg[3]_i_806_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_314 ,
    \trunc_ln50_reg_10238_reg[7]_i_314_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_314_1 ,
    \tmp_147_reg_10233_reg[3]_i_806_2 ,
    \tmp_147_reg_10233_reg[3]_i_806_3 ,
    \tmp_147_reg_10233_reg[3]_i_806_4 );
  output [7:0]tmp_63_fu_6210_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806 ;
  input \trunc_ln50_reg_10238_reg[7]_i_394 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_394_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_394_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_314 ;
  input \trunc_ln50_reg_10238_reg[7]_i_314_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_314_1 ;
  input \tmp_147_reg_10233_reg[3]_i_806_2 ;
  input \tmp_147_reg_10233_reg[3]_i_806_3 ;
  input \tmp_147_reg_10233_reg[3]_i_806_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_4 ;
  wire [7:0]tmp_63_fu_6210_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_314 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_314_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_314_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1295 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [6]),
        .O(tmp_63_fu_6210_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1327 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [5]),
        .O(tmp_63_fu_6210_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1343 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [7]),
        .O(tmp_63_fu_6210_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_434 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_314 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_314_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_314_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [3]),
        .O(tmp_63_fu_6210_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_482 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_314 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_314_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_314_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [4]),
        .O(tmp_63_fu_6210_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_578 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_394 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_394_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_394_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [1]),
        .O(tmp_63_fu_6210_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_594 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_394 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_394_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_394_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [0]),
        .O(tmp_63_fu_6210_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_642 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_394 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_394_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_394_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [2]),
        .O(tmp_63_fu_6210_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_95
   (tmp_64_fu_6229_p9,
    \tmp_147_reg_10233_reg[3]_i_806 ,
    \trunc_ln50_reg_10238_reg[7]_i_394 ,
    \tmp_147_reg_10233_reg[3]_i_806_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_394_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_394_1 ,
    \tmp_147_reg_10233_reg[3]_i_806_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_314 ,
    \trunc_ln50_reg_10238_reg[7]_i_314_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_314_1 ,
    \tmp_147_reg_10233_reg[3]_i_806_2 ,
    \tmp_147_reg_10233_reg[3]_i_806_3 ,
    \tmp_147_reg_10233_reg[3]_i_806_4 );
  output [7:0]tmp_64_fu_6229_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806 ;
  input \trunc_ln50_reg_10238_reg[7]_i_394 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_394_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_394_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_806_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_314 ;
  input \trunc_ln50_reg_10238_reg[7]_i_314_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_314_1 ;
  input \tmp_147_reg_10233_reg[3]_i_806_2 ;
  input \tmp_147_reg_10233_reg[3]_i_806_3 ;
  input \tmp_147_reg_10233_reg[3]_i_806_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_806_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_806_4 ;
  wire [7:0]tmp_64_fu_6229_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_314 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_314_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_314_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_394_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1296 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [6]),
        .O(tmp_64_fu_6229_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1328 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [5]),
        .O(tmp_64_fu_6229_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1344 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_806_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_806_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_806_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [7]),
        .O(tmp_64_fu_6229_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_435 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_314 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_314_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_314_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [3]),
        .O(tmp_64_fu_6229_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_483 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_314 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_314_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_314_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [4]),
        .O(tmp_64_fu_6229_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_579 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_394 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_394_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_394_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [1]),
        .O(tmp_64_fu_6229_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_595 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_394 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_394_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_394_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [0]),
        .O(tmp_64_fu_6229_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_643 
       (.I0(\tmp_147_reg_10233_reg[3]_i_806 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_394 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_806_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_394_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_394_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_806_1 [2]),
        .O(tmp_64_fu_6229_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_96
   (tmp_65_fu_6248_p9,
    \tmp_147_reg_10233_reg[3]_i_807 ,
    \trunc_ln50_reg_10238_reg[7]_i_395 ,
    \tmp_147_reg_10233_reg[3]_i_807_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_395_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_395_1 ,
    \tmp_147_reg_10233_reg[3]_i_807_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_315 ,
    \trunc_ln50_reg_10238_reg[7]_i_315_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_315_1 ,
    \tmp_147_reg_10233_reg[3]_i_807_2 ,
    \tmp_147_reg_10233_reg[3]_i_807_3 ,
    \tmp_147_reg_10233_reg[3]_i_807_4 );
  output [7:0]tmp_65_fu_6248_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807 ;
  input \trunc_ln50_reg_10238_reg[7]_i_395 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_395_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_395_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_315 ;
  input \trunc_ln50_reg_10238_reg[7]_i_315_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_315_1 ;
  input \tmp_147_reg_10233_reg[3]_i_807_2 ;
  input \tmp_147_reg_10233_reg[3]_i_807_3 ;
  input \tmp_147_reg_10233_reg[3]_i_807_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_4 ;
  wire [7:0]tmp_65_fu_6248_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_315 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_315_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_315_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1297 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [6]),
        .O(tmp_65_fu_6248_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1329 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [5]),
        .O(tmp_65_fu_6248_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1345 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [7]),
        .O(tmp_65_fu_6248_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_436 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_315 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_315_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_315_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [3]),
        .O(tmp_65_fu_6248_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_484 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_315 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_315_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_315_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [4]),
        .O(tmp_65_fu_6248_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_580 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_395_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_395_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [1]),
        .O(tmp_65_fu_6248_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_596 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_395_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_395_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [0]),
        .O(tmp_65_fu_6248_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_644 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_395_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_395_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [2]),
        .O(tmp_65_fu_6248_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_97
   (tmp_66_fu_6267_p9,
    \tmp_147_reg_10233_reg[3]_i_807 ,
    \trunc_ln50_reg_10238_reg[7]_i_395 ,
    \tmp_147_reg_10233_reg[3]_i_807_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_395_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_395_1 ,
    \tmp_147_reg_10233_reg[3]_i_807_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_315 ,
    \trunc_ln50_reg_10238_reg[7]_i_315_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_315_1 ,
    \tmp_147_reg_10233_reg[3]_i_807_2 ,
    \tmp_147_reg_10233_reg[3]_i_807_3 ,
    \tmp_147_reg_10233_reg[3]_i_807_4 );
  output [7:0]tmp_66_fu_6267_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807 ;
  input \trunc_ln50_reg_10238_reg[7]_i_395 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_395_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_395_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_807_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_315 ;
  input \trunc_ln50_reg_10238_reg[7]_i_315_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_315_1 ;
  input \tmp_147_reg_10233_reg[3]_i_807_2 ;
  input \tmp_147_reg_10233_reg[3]_i_807_3 ;
  input \tmp_147_reg_10233_reg[3]_i_807_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_807_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_807_4 ;
  wire [7:0]tmp_66_fu_6267_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_315 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_315_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_315_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_395_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1298 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [6]),
        .O(tmp_66_fu_6267_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1330 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [5]),
        .O(tmp_66_fu_6267_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1346 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_807_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_807_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_807_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [7]),
        .O(tmp_66_fu_6267_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_437 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_315 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_315_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_315_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [3]),
        .O(tmp_66_fu_6267_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_485 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_315 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_315_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_315_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [4]),
        .O(tmp_66_fu_6267_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_581 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_395_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_395_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [1]),
        .O(tmp_66_fu_6267_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_597 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_395_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_395_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [0]),
        .O(tmp_66_fu_6267_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_645 
       (.I0(\tmp_147_reg_10233_reg[3]_i_807 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_395 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_807_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_395_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_395_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_807_1 [2]),
        .O(tmp_66_fu_6267_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_98
   (tmp_68_fu_6361_p9,
    q0,
    \trunc_ln50_reg_10238_reg[7]_i_392 ,
    \tmp_147_reg_10233_reg[3]_i_820 ,
    \trunc_ln50_reg_10238_reg[7]_i_392_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_392_1 ,
    \tmp_147_reg_10233_reg[3]_i_820_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_312 ,
    \trunc_ln50_reg_10238_reg[7]_i_312_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_312_1 ,
    \tmp_147_reg_10233_reg[3]_i_820_1 ,
    \tmp_147_reg_10233_reg[3]_i_820_2 ,
    \tmp_147_reg_10233_reg[3]_i_820_3 );
  output [7:0]tmp_68_fu_6361_p9;
  input [7:0]q0;
  input \trunc_ln50_reg_10238_reg[7]_i_392 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820 ;
  input \trunc_ln50_reg_10238_reg[7]_i_392_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_392_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_312 ;
  input \trunc_ln50_reg_10238_reg[7]_i_312_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_312_1 ;
  input \tmp_147_reg_10233_reg[3]_i_820_1 ;
  input \tmp_147_reg_10233_reg[3]_i_820_2 ;
  input \tmp_147_reg_10233_reg[3]_i_820_3 ;

  wire [7:0]q0;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_3 ;
  wire [7:0]tmp_68_fu_6361_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_312 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_312_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_312_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1291 
       (.I0(q0[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_820_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [6]),
        .O(tmp_68_fu_6361_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1323 
       (.I0(q0[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_820_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [5]),
        .O(tmp_68_fu_6361_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1371 
       (.I0(q0[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_820_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [7]),
        .O(tmp_68_fu_6361_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_462 
       (.I0(q0[3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_312 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_312_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_312_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [3]),
        .O(tmp_68_fu_6361_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_478 
       (.I0(q0[4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_312 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_312_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_312_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [4]),
        .O(tmp_68_fu_6361_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_574 
       (.I0(q0[1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_392 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_392_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_392_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [1]),
        .O(tmp_68_fu_6361_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_622 
       (.I0(q0[0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_392 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_392_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_392_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [0]),
        .O(tmp_68_fu_6361_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_638 
       (.I0(q0[2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_392 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_392_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_392_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_0 [2]),
        .O(tmp_68_fu_6361_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_99
   (tmp_69_fu_6380_p9,
    \tmp_147_reg_10233_reg[3]_i_820 ,
    \trunc_ln50_reg_10238_reg[7]_i_392 ,
    \tmp_147_reg_10233_reg[3]_i_820_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_392_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_392_1 ,
    \tmp_147_reg_10233_reg[3]_i_820_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_312 ,
    \trunc_ln50_reg_10238_reg[7]_i_312_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_312_1 ,
    \tmp_147_reg_10233_reg[3]_i_820_2 ,
    \tmp_147_reg_10233_reg[3]_i_820_3 ,
    \tmp_147_reg_10233_reg[3]_i_820_4 );
  output [7:0]tmp_69_fu_6380_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820 ;
  input \trunc_ln50_reg_10238_reg[7]_i_392 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_392_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_392_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_820_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_312 ;
  input \trunc_ln50_reg_10238_reg[7]_i_312_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_312_1 ;
  input \tmp_147_reg_10233_reg[3]_i_820_2 ;
  input \tmp_147_reg_10233_reg[3]_i_820_3 ;
  input \tmp_147_reg_10233_reg[3]_i_820_4 ;

  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_820_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_820_4 ;
  wire [7:0]tmp_69_fu_6380_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_312 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_312_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_312_1 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_392_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1292 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_820_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [6]),
        .O(tmp_69_fu_6380_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1324 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_820_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [5]),
        .O(tmp_69_fu_6380_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1372 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_820_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_820_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_820_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [7]),
        .O(tmp_69_fu_6380_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_463 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_312 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_312_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_312_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [3]),
        .O(tmp_69_fu_6380_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_479 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_312 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_312_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_312_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [4]),
        .O(tmp_69_fu_6380_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_575 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [1]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_392 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [1]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_392_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_392_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [1]),
        .O(tmp_69_fu_6380_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_623 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [0]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_392 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [0]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_392_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_392_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [0]),
        .O(tmp_69_fu_6380_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_639 
       (.I0(\tmp_147_reg_10233_reg[3]_i_820 [2]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_392 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_820_0 [2]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_392_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_392_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_820_1 [2]),
        .O(tmp_69_fu_6380_p9[2]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1
   (tmp_85_fu_6740_p9,
    q2,
    \tmp_147_reg_10233_reg[3]_i_668 ,
    \tmp_147_reg_10233_reg[3]_i_764 ,
    \tmp_147_reg_10233_reg[3]_i_668_0 ,
    \tmp_147_reg_10233_reg[3]_i_668_1 ,
    \tmp_147_reg_10233_reg[3]_i_764_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_280 ,
    \trunc_ln50_reg_10238_reg[7]_i_280_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_280_1 ,
    \tmp_147_reg_10233_reg[3]_i_764_1 ,
    \tmp_147_reg_10233_reg[3]_i_764_2 ,
    \tmp_147_reg_10233_reg[3]_i_764_3 );
  output [7:0]tmp_85_fu_6740_p9;
  input [7:0]q2;
  input \tmp_147_reg_10233_reg[3]_i_668 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764 ;
  input \tmp_147_reg_10233_reg[3]_i_668_0 ;
  input \tmp_147_reg_10233_reg[3]_i_668_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_280 ;
  input \trunc_ln50_reg_10238_reg[7]_i_280_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_280_1 ;
  input \tmp_147_reg_10233_reg[3]_i_764_1 ;
  input \tmp_147_reg_10233_reg[3]_i_764_2 ;
  input \tmp_147_reg_10233_reg[3]_i_764_3 ;

  wire [7:0]q2;
  wire \tmp_147_reg_10233_reg[3]_i_668 ;
  wire \tmp_147_reg_10233_reg[3]_i_668_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_668_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_3 ;
  wire [7:0]tmp_85_fu_6740_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_280 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_280_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_280_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1131 
       (.I0(q2[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_668 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_668_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_668_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [2]),
        .O(tmp_85_fu_6740_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1163 
       (.I0(q2[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_668 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_668_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_668_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [1]),
        .O(tmp_85_fu_6740_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1259 
       (.I0(q2[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_764_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_764_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_764_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [7]),
        .O(tmp_85_fu_6740_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_997 
       (.I0(q2[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_764_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_764_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_764_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [6]),
        .O(tmp_85_fu_6740_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_200 
       (.I0(q2[0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_668 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_668_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_668_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [0]),
        .O(tmp_85_fu_6740_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_414 
       (.I0(q2[5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_280 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_280_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_280_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [5]),
        .O(tmp_85_fu_6740_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_510 
       (.I0(q2[4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_280 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_280_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_280_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [4]),
        .O(tmp_85_fu_6740_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_542 
       (.I0(q2[3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_280 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_280_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_280_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_0 [3]),
        .O(tmp_85_fu_6740_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_114
   (tmp_86_fu_6759_p9,
    \tmp_147_reg_10233_reg[3]_i_764 ,
    \tmp_147_reg_10233_reg[3]_i_668 ,
    \tmp_147_reg_10233_reg[3]_i_764_0 ,
    \tmp_147_reg_10233_reg[3]_i_668_0 ,
    \tmp_147_reg_10233_reg[3]_i_668_1 ,
    \tmp_147_reg_10233_reg[3]_i_764_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_280 ,
    \trunc_ln50_reg_10238_reg[7]_i_280_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_280_1 ,
    \tmp_147_reg_10233_reg[3]_i_764_2 ,
    \tmp_147_reg_10233_reg[3]_i_764_3 ,
    \tmp_147_reg_10233_reg[3]_i_764_4 );
  output [7:0]tmp_86_fu_6759_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764 ;
  input \tmp_147_reg_10233_reg[3]_i_668 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_0 ;
  input \tmp_147_reg_10233_reg[3]_i_668_0 ;
  input \tmp_147_reg_10233_reg[3]_i_668_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_764_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_280 ;
  input \trunc_ln50_reg_10238_reg[7]_i_280_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_280_1 ;
  input \tmp_147_reg_10233_reg[3]_i_764_2 ;
  input \tmp_147_reg_10233_reg[3]_i_764_3 ;
  input \tmp_147_reg_10233_reg[3]_i_764_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_668 ;
  wire \tmp_147_reg_10233_reg[3]_i_668_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_668_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_764_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_764_4 ;
  wire [7:0]tmp_86_fu_6759_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_280 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_280_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_280_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1132 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_668 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_668_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_668_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [2]),
        .O(tmp_86_fu_6759_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1164 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_668 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_668_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_668_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [1]),
        .O(tmp_86_fu_6759_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1260 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_764_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_764_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_764_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [7]),
        .O(tmp_86_fu_6759_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_998 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_764_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_764_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_764_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [6]),
        .O(tmp_86_fu_6759_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_201 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_668 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_668_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_668_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [0]),
        .O(tmp_86_fu_6759_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_415 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_280 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_280_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_280_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [5]),
        .O(tmp_86_fu_6759_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_511 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_280 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_280_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_280_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [4]),
        .O(tmp_86_fu_6759_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_543 
       (.I0(\tmp_147_reg_10233_reg[3]_i_764 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_280 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_764_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_280_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_280_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_764_1 [3]),
        .O(tmp_86_fu_6759_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_115
   (tmp_87_fu_6778_p9,
    \tmp_147_reg_10233_reg[3]_i_765 ,
    \tmp_147_reg_10233_reg[3]_i_669 ,
    \tmp_147_reg_10233_reg[3]_i_765_0 ,
    \tmp_147_reg_10233_reg[3]_i_669_0 ,
    \tmp_147_reg_10233_reg[3]_i_669_1 ,
    \tmp_147_reg_10233_reg[3]_i_765_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_281 ,
    \trunc_ln50_reg_10238_reg[7]_i_281_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_281_1 ,
    \tmp_147_reg_10233_reg[3]_i_765_2 ,
    \tmp_147_reg_10233_reg[3]_i_765_3 ,
    \tmp_147_reg_10233_reg[3]_i_765_4 );
  output [7:0]tmp_87_fu_6778_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765 ;
  input \tmp_147_reg_10233_reg[3]_i_669 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_0 ;
  input \tmp_147_reg_10233_reg[3]_i_669_0 ;
  input \tmp_147_reg_10233_reg[3]_i_669_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_281 ;
  input \trunc_ln50_reg_10238_reg[7]_i_281_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_281_1 ;
  input \tmp_147_reg_10233_reg[3]_i_765_2 ;
  input \tmp_147_reg_10233_reg[3]_i_765_3 ;
  input \tmp_147_reg_10233_reg[3]_i_765_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_669 ;
  wire \tmp_147_reg_10233_reg[3]_i_669_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_669_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_4 ;
  wire [7:0]tmp_87_fu_6778_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_281 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_281_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_281_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1133 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_669 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_669_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_669_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [2]),
        .O(tmp_87_fu_6778_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1165 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_669 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_669_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_669_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [1]),
        .O(tmp_87_fu_6778_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1261 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_765_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_765_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_765_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [7]),
        .O(tmp_87_fu_6778_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_999 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_765_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_765_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_765_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [6]),
        .O(tmp_87_fu_6778_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_202 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_669 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_669_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_669_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [0]),
        .O(tmp_87_fu_6778_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_416 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_281_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_281_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [5]),
        .O(tmp_87_fu_6778_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_512 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_281_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_281_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [4]),
        .O(tmp_87_fu_6778_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_544 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_281_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_281_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [3]),
        .O(tmp_87_fu_6778_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_116
   (tmp_88_fu_6797_p9,
    \tmp_147_reg_10233_reg[3]_i_765 ,
    \tmp_147_reg_10233_reg[3]_i_669 ,
    \tmp_147_reg_10233_reg[3]_i_765_0 ,
    \tmp_147_reg_10233_reg[3]_i_669_0 ,
    \tmp_147_reg_10233_reg[3]_i_669_1 ,
    \tmp_147_reg_10233_reg[3]_i_765_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_281 ,
    \trunc_ln50_reg_10238_reg[7]_i_281_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_281_1 ,
    \tmp_147_reg_10233_reg[3]_i_765_2 ,
    \tmp_147_reg_10233_reg[3]_i_765_3 ,
    \tmp_147_reg_10233_reg[3]_i_765_4 );
  output [7:0]tmp_88_fu_6797_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765 ;
  input \tmp_147_reg_10233_reg[3]_i_669 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_0 ;
  input \tmp_147_reg_10233_reg[3]_i_669_0 ;
  input \tmp_147_reg_10233_reg[3]_i_669_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_765_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_281 ;
  input \trunc_ln50_reg_10238_reg[7]_i_281_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_281_1 ;
  input \tmp_147_reg_10233_reg[3]_i_765_2 ;
  input \tmp_147_reg_10233_reg[3]_i_765_3 ;
  input \tmp_147_reg_10233_reg[3]_i_765_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_669 ;
  wire \tmp_147_reg_10233_reg[3]_i_669_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_669_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_765_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_765_4 ;
  wire [7:0]tmp_88_fu_6797_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_281 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_281_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_281_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1000 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_765_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_765_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_765_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [6]),
        .O(tmp_88_fu_6797_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1134 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_669 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_669_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_669_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [2]),
        .O(tmp_88_fu_6797_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1166 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_669 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_669_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_669_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [1]),
        .O(tmp_88_fu_6797_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1262 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_765_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_765_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_765_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [7]),
        .O(tmp_88_fu_6797_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_203 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_669 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_669_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_669_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [0]),
        .O(tmp_88_fu_6797_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_417 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_281_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_281_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [5]),
        .O(tmp_88_fu_6797_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_513 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_281_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_281_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [4]),
        .O(tmp_88_fu_6797_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_545 
       (.I0(\tmp_147_reg_10233_reg[3]_i_765 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_281 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_765_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_281_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_281_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_765_1 [3]),
        .O(tmp_88_fu_6797_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_117
   (tmp_89_fu_6816_p9,
    \tmp_147_reg_10233_reg[3]_i_762 ,
    \tmp_147_reg_10233_reg[3]_i_666 ,
    \tmp_147_reg_10233_reg[3]_i_762_0 ,
    \tmp_147_reg_10233_reg[3]_i_666_0 ,
    \tmp_147_reg_10233_reg[3]_i_666_1 ,
    \tmp_147_reg_10233_reg[3]_i_762_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_278 ,
    \trunc_ln50_reg_10238_reg[7]_i_278_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_278_1 ,
    \tmp_147_reg_10233_reg[3]_i_762_2 ,
    \tmp_147_reg_10233_reg[3]_i_762_3 ,
    \tmp_147_reg_10233_reg[3]_i_762_4 );
  output [7:0]tmp_89_fu_6816_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762 ;
  input \tmp_147_reg_10233_reg[3]_i_666 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_0 ;
  input \tmp_147_reg_10233_reg[3]_i_666_0 ;
  input \tmp_147_reg_10233_reg[3]_i_666_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_278 ;
  input \trunc_ln50_reg_10238_reg[7]_i_278_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_278_1 ;
  input \tmp_147_reg_10233_reg[3]_i_762_2 ;
  input \tmp_147_reg_10233_reg[3]_i_762_3 ;
  input \tmp_147_reg_10233_reg[3]_i_762_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_666 ;
  wire \tmp_147_reg_10233_reg[3]_i_666_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_666_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_4 ;
  wire [7:0]tmp_89_fu_6816_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_278 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_278_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_278_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1127 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_666 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_666_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_666_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [2]),
        .O(tmp_89_fu_6816_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1159 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_666 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_666_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_666_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [1]),
        .O(tmp_89_fu_6816_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1255 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_762_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_762_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_762_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [7]),
        .O(tmp_89_fu_6816_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_993 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_762_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_762_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_762_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [6]),
        .O(tmp_89_fu_6816_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_196 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_666 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_666_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_666_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [0]),
        .O(tmp_89_fu_6816_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_410 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_278 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_278_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_278_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [5]),
        .O(tmp_89_fu_6816_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_506 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_278 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_278_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_278_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [4]),
        .O(tmp_89_fu_6816_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_538 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_278 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_278_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_278_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [3]),
        .O(tmp_89_fu_6816_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_118
   (tmp_90_fu_6835_p9,
    \tmp_147_reg_10233_reg[3]_i_762 ,
    \tmp_147_reg_10233_reg[3]_i_666 ,
    \tmp_147_reg_10233_reg[3]_i_762_0 ,
    \tmp_147_reg_10233_reg[3]_i_666_0 ,
    \tmp_147_reg_10233_reg[3]_i_666_1 ,
    \tmp_147_reg_10233_reg[3]_i_762_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_278 ,
    \trunc_ln50_reg_10238_reg[7]_i_278_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_278_1 ,
    \tmp_147_reg_10233_reg[3]_i_762_2 ,
    \tmp_147_reg_10233_reg[3]_i_762_3 ,
    \tmp_147_reg_10233_reg[3]_i_762_4 );
  output [7:0]tmp_90_fu_6835_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762 ;
  input \tmp_147_reg_10233_reg[3]_i_666 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_0 ;
  input \tmp_147_reg_10233_reg[3]_i_666_0 ;
  input \tmp_147_reg_10233_reg[3]_i_666_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_762_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_278 ;
  input \trunc_ln50_reg_10238_reg[7]_i_278_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_278_1 ;
  input \tmp_147_reg_10233_reg[3]_i_762_2 ;
  input \tmp_147_reg_10233_reg[3]_i_762_3 ;
  input \tmp_147_reg_10233_reg[3]_i_762_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_666 ;
  wire \tmp_147_reg_10233_reg[3]_i_666_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_666_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_762_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_762_4 ;
  wire [7:0]tmp_90_fu_6835_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_278 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_278_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_278_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1128 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_666 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_666_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_666_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [2]),
        .O(tmp_90_fu_6835_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1160 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_666 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_666_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_666_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [1]),
        .O(tmp_90_fu_6835_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1256 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_762_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_762_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_762_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [7]),
        .O(tmp_90_fu_6835_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_994 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_762_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_762_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_762_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [6]),
        .O(tmp_90_fu_6835_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_197 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_666 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_666_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_666_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [0]),
        .O(tmp_90_fu_6835_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_411 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_278 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_278_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_278_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [5]),
        .O(tmp_90_fu_6835_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_507 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_278 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_278_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_278_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [4]),
        .O(tmp_90_fu_6835_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_539 
       (.I0(\tmp_147_reg_10233_reg[3]_i_762 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_278 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_762_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_278_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_278_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_762_1 [3]),
        .O(tmp_90_fu_6835_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_119
   (tmp_91_fu_6854_p9,
    \tmp_147_reg_10233_reg[3]_i_763 ,
    \tmp_147_reg_10233_reg[3]_i_667 ,
    \tmp_147_reg_10233_reg[3]_i_763_0 ,
    \tmp_147_reg_10233_reg[3]_i_667_0 ,
    \tmp_147_reg_10233_reg[3]_i_667_1 ,
    \tmp_147_reg_10233_reg[3]_i_763_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_279 ,
    \trunc_ln50_reg_10238_reg[7]_i_279_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_279_1 ,
    \tmp_147_reg_10233_reg[3]_i_763_2 ,
    \tmp_147_reg_10233_reg[3]_i_763_3 ,
    \tmp_147_reg_10233_reg[3]_i_763_4 );
  output [7:0]tmp_91_fu_6854_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763 ;
  input \tmp_147_reg_10233_reg[3]_i_667 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_0 ;
  input \tmp_147_reg_10233_reg[3]_i_667_0 ;
  input \tmp_147_reg_10233_reg[3]_i_667_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_279 ;
  input \trunc_ln50_reg_10238_reg[7]_i_279_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_279_1 ;
  input \tmp_147_reg_10233_reg[3]_i_763_2 ;
  input \tmp_147_reg_10233_reg[3]_i_763_3 ;
  input \tmp_147_reg_10233_reg[3]_i_763_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_667 ;
  wire \tmp_147_reg_10233_reg[3]_i_667_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_667_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_4 ;
  wire [7:0]tmp_91_fu_6854_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_279 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_279_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_279_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1129 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_667 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_667_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_667_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [2]),
        .O(tmp_91_fu_6854_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1161 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_667 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_667_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_667_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [1]),
        .O(tmp_91_fu_6854_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1257 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_763_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_763_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_763_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [7]),
        .O(tmp_91_fu_6854_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_995 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_763_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_763_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_763_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [6]),
        .O(tmp_91_fu_6854_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_198 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_667 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_667_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_667_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [0]),
        .O(tmp_91_fu_6854_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_412 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_279_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_279_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [5]),
        .O(tmp_91_fu_6854_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_508 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_279_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_279_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [4]),
        .O(tmp_91_fu_6854_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_540 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_279_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_279_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [3]),
        .O(tmp_91_fu_6854_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_120
   (tmp_92_fu_6873_p9,
    \tmp_147_reg_10233_reg[3]_i_763 ,
    \tmp_147_reg_10233_reg[3]_i_667 ,
    \tmp_147_reg_10233_reg[3]_i_763_0 ,
    \tmp_147_reg_10233_reg[3]_i_667_0 ,
    \tmp_147_reg_10233_reg[3]_i_667_1 ,
    \tmp_147_reg_10233_reg[3]_i_763_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_279 ,
    \trunc_ln50_reg_10238_reg[7]_i_279_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_279_1 ,
    \tmp_147_reg_10233_reg[3]_i_763_2 ,
    \tmp_147_reg_10233_reg[3]_i_763_3 ,
    \tmp_147_reg_10233_reg[3]_i_763_4 );
  output [7:0]tmp_92_fu_6873_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763 ;
  input \tmp_147_reg_10233_reg[3]_i_667 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_0 ;
  input \tmp_147_reg_10233_reg[3]_i_667_0 ;
  input \tmp_147_reg_10233_reg[3]_i_667_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_763_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_279 ;
  input \trunc_ln50_reg_10238_reg[7]_i_279_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_279_1 ;
  input \tmp_147_reg_10233_reg[3]_i_763_2 ;
  input \tmp_147_reg_10233_reg[3]_i_763_3 ;
  input \tmp_147_reg_10233_reg[3]_i_763_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_667 ;
  wire \tmp_147_reg_10233_reg[3]_i_667_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_667_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_763_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_763_4 ;
  wire [7:0]tmp_92_fu_6873_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_279 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_279_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_279_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1130 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_667 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_667_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_667_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [2]),
        .O(tmp_92_fu_6873_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1162 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_667 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_667_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_667_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [1]),
        .O(tmp_92_fu_6873_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1258 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_763_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_763_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_763_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [7]),
        .O(tmp_92_fu_6873_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_996 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_763_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_763_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_763_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [6]),
        .O(tmp_92_fu_6873_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_199 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_667 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_667_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_667_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [0]),
        .O(tmp_92_fu_6873_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_413 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_279_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_279_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [5]),
        .O(tmp_92_fu_6873_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_509 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_279_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_279_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [4]),
        .O(tmp_92_fu_6873_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_541 
       (.I0(\tmp_147_reg_10233_reg[3]_i_763 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_279 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_763_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_279_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_279_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_763_1 [3]),
        .O(tmp_92_fu_6873_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_121
   (tmp_93_fu_6892_p9,
    \tmp_147_reg_10233_reg[3]_i_760 ,
    \tmp_147_reg_10233_reg[3]_i_664 ,
    \tmp_147_reg_10233_reg[3]_i_760_0 ,
    \tmp_147_reg_10233_reg[3]_i_664_0 ,
    \tmp_147_reg_10233_reg[3]_i_664_1 ,
    \tmp_147_reg_10233_reg[3]_i_760_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_276 ,
    \trunc_ln50_reg_10238_reg[7]_i_276_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_276_1 ,
    \tmp_147_reg_10233_reg[3]_i_760_2 ,
    \tmp_147_reg_10233_reg[3]_i_760_3 ,
    \tmp_147_reg_10233_reg[3]_i_760_4 );
  output [7:0]tmp_93_fu_6892_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760 ;
  input \tmp_147_reg_10233_reg[3]_i_664 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_0 ;
  input \tmp_147_reg_10233_reg[3]_i_664_0 ;
  input \tmp_147_reg_10233_reg[3]_i_664_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_276 ;
  input \trunc_ln50_reg_10238_reg[7]_i_276_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_276_1 ;
  input \tmp_147_reg_10233_reg[3]_i_760_2 ;
  input \tmp_147_reg_10233_reg[3]_i_760_3 ;
  input \tmp_147_reg_10233_reg[3]_i_760_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_664 ;
  wire \tmp_147_reg_10233_reg[3]_i_664_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_664_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_4 ;
  wire [7:0]tmp_93_fu_6892_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_276 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_276_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_276_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1123 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_664 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_664_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_664_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [2]),
        .O(tmp_93_fu_6892_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1155 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_664 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_664_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_664_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [1]),
        .O(tmp_93_fu_6892_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1251 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_760_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_760_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_760_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [7]),
        .O(tmp_93_fu_6892_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_989 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_760_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_760_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_760_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [6]),
        .O(tmp_93_fu_6892_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_192 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_664 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_664_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_664_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [0]),
        .O(tmp_93_fu_6892_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_406 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_276 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_276_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_276_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [5]),
        .O(tmp_93_fu_6892_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_502 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_276 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_276_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_276_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [4]),
        .O(tmp_93_fu_6892_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_534 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_276 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_276_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_276_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [3]),
        .O(tmp_93_fu_6892_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_122
   (tmp_94_fu_6911_p9,
    \tmp_147_reg_10233_reg[3]_i_760 ,
    \tmp_147_reg_10233_reg[3]_i_664 ,
    \tmp_147_reg_10233_reg[3]_i_760_0 ,
    \tmp_147_reg_10233_reg[3]_i_664_0 ,
    \tmp_147_reg_10233_reg[3]_i_664_1 ,
    \tmp_147_reg_10233_reg[3]_i_760_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_276 ,
    \trunc_ln50_reg_10238_reg[7]_i_276_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_276_1 ,
    \tmp_147_reg_10233_reg[3]_i_760_2 ,
    \tmp_147_reg_10233_reg[3]_i_760_3 ,
    \tmp_147_reg_10233_reg[3]_i_760_4 );
  output [7:0]tmp_94_fu_6911_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760 ;
  input \tmp_147_reg_10233_reg[3]_i_664 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_0 ;
  input \tmp_147_reg_10233_reg[3]_i_664_0 ;
  input \tmp_147_reg_10233_reg[3]_i_664_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_760_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_276 ;
  input \trunc_ln50_reg_10238_reg[7]_i_276_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_276_1 ;
  input \tmp_147_reg_10233_reg[3]_i_760_2 ;
  input \tmp_147_reg_10233_reg[3]_i_760_3 ;
  input \tmp_147_reg_10233_reg[3]_i_760_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_664 ;
  wire \tmp_147_reg_10233_reg[3]_i_664_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_664_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_760_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_760_4 ;
  wire [7:0]tmp_94_fu_6911_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_276 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_276_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_276_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1124 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_664 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_664_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_664_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [2]),
        .O(tmp_94_fu_6911_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1156 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_664 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_664_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_664_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [1]),
        .O(tmp_94_fu_6911_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1252 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_760_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_760_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_760_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [7]),
        .O(tmp_94_fu_6911_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_990 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_760_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_760_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_760_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [6]),
        .O(tmp_94_fu_6911_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_193 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_664 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_664_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_664_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [0]),
        .O(tmp_94_fu_6911_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_407 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_276 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_276_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_276_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [5]),
        .O(tmp_94_fu_6911_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_503 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_276 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_276_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_276_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [4]),
        .O(tmp_94_fu_6911_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_535 
       (.I0(\tmp_147_reg_10233_reg[3]_i_760 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_276 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_760_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_276_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_276_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_760_1 [3]),
        .O(tmp_94_fu_6911_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_123
   (tmp_95_fu_6930_p9,
    \tmp_147_reg_10233_reg[3]_i_761 ,
    \tmp_147_reg_10233_reg[3]_i_665 ,
    \tmp_147_reg_10233_reg[3]_i_761_0 ,
    \tmp_147_reg_10233_reg[3]_i_665_0 ,
    \tmp_147_reg_10233_reg[3]_i_665_1 ,
    \tmp_147_reg_10233_reg[3]_i_761_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_277 ,
    \trunc_ln50_reg_10238_reg[7]_i_277_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_277_1 ,
    \tmp_147_reg_10233_reg[3]_i_761_2 ,
    \tmp_147_reg_10233_reg[3]_i_761_3 ,
    \tmp_147_reg_10233_reg[3]_i_761_4 );
  output [7:0]tmp_95_fu_6930_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761 ;
  input \tmp_147_reg_10233_reg[3]_i_665 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_0 ;
  input \tmp_147_reg_10233_reg[3]_i_665_0 ;
  input \tmp_147_reg_10233_reg[3]_i_665_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_277 ;
  input \trunc_ln50_reg_10238_reg[7]_i_277_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_277_1 ;
  input \tmp_147_reg_10233_reg[3]_i_761_2 ;
  input \tmp_147_reg_10233_reg[3]_i_761_3 ;
  input \tmp_147_reg_10233_reg[3]_i_761_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_665 ;
  wire \tmp_147_reg_10233_reg[3]_i_665_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_665_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_4 ;
  wire [7:0]tmp_95_fu_6930_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_277 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_277_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_277_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1125 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_665 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_665_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_665_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [2]),
        .O(tmp_95_fu_6930_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1157 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_665 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_665_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_665_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [1]),
        .O(tmp_95_fu_6930_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1253 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_761_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_761_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_761_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [7]),
        .O(tmp_95_fu_6930_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_991 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_761_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_761_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_761_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [6]),
        .O(tmp_95_fu_6930_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_194 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_665 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_665_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_665_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [0]),
        .O(tmp_95_fu_6930_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_408 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_277_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_277_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [5]),
        .O(tmp_95_fu_6930_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_504 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_277_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_277_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [4]),
        .O(tmp_95_fu_6930_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_536 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_277_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_277_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [3]),
        .O(tmp_95_fu_6930_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_124
   (tmp_96_fu_6949_p9,
    \tmp_147_reg_10233_reg[3]_i_761 ,
    \tmp_147_reg_10233_reg[3]_i_665 ,
    \tmp_147_reg_10233_reg[3]_i_761_0 ,
    \tmp_147_reg_10233_reg[3]_i_665_0 ,
    \tmp_147_reg_10233_reg[3]_i_665_1 ,
    \tmp_147_reg_10233_reg[3]_i_761_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_277 ,
    \trunc_ln50_reg_10238_reg[7]_i_277_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_277_1 ,
    \tmp_147_reg_10233_reg[3]_i_761_2 ,
    \tmp_147_reg_10233_reg[3]_i_761_3 ,
    \tmp_147_reg_10233_reg[3]_i_761_4 );
  output [7:0]tmp_96_fu_6949_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761 ;
  input \tmp_147_reg_10233_reg[3]_i_665 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_0 ;
  input \tmp_147_reg_10233_reg[3]_i_665_0 ;
  input \tmp_147_reg_10233_reg[3]_i_665_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_761_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_277 ;
  input \trunc_ln50_reg_10238_reg[7]_i_277_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_277_1 ;
  input \tmp_147_reg_10233_reg[3]_i_761_2 ;
  input \tmp_147_reg_10233_reg[3]_i_761_3 ;
  input \tmp_147_reg_10233_reg[3]_i_761_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_665 ;
  wire \tmp_147_reg_10233_reg[3]_i_665_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_665_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_761_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_761_4 ;
  wire [7:0]tmp_96_fu_6949_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_277 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_277_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_277_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1126 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_665 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_665_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_665_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [2]),
        .O(tmp_96_fu_6949_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1158 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_665 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_665_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_665_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [1]),
        .O(tmp_96_fu_6949_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1254 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_761_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_761_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_761_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [7]),
        .O(tmp_96_fu_6949_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_992 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_761_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_761_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_761_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [6]),
        .O(tmp_96_fu_6949_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_195 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_665 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_665_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_665_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [0]),
        .O(tmp_96_fu_6949_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_409 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_277_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_277_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [5]),
        .O(tmp_96_fu_6949_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_505 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_277_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_277_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [4]),
        .O(tmp_96_fu_6949_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_537 
       (.I0(\tmp_147_reg_10233_reg[3]_i_761 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_277 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_761_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_277_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_277_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_761_1 [3]),
        .O(tmp_96_fu_6949_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_125
   (tmp_97_fu_6968_p9,
    \tmp_147_reg_10233_reg[3]_i_758 ,
    \tmp_147_reg_10233_reg[3]_i_662 ,
    \tmp_147_reg_10233_reg[3]_i_758_0 ,
    \tmp_147_reg_10233_reg[3]_i_662_0 ,
    \tmp_147_reg_10233_reg[3]_i_662_1 ,
    \tmp_147_reg_10233_reg[3]_i_758_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_274 ,
    \trunc_ln50_reg_10238_reg[7]_i_274_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_274_1 ,
    \tmp_147_reg_10233_reg[3]_i_758_2 ,
    \tmp_147_reg_10233_reg[3]_i_758_3 ,
    \tmp_147_reg_10233_reg[3]_i_758_4 );
  output [7:0]tmp_97_fu_6968_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758 ;
  input \tmp_147_reg_10233_reg[3]_i_662 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_0 ;
  input \tmp_147_reg_10233_reg[3]_i_662_0 ;
  input \tmp_147_reg_10233_reg[3]_i_662_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_274 ;
  input \trunc_ln50_reg_10238_reg[7]_i_274_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_274_1 ;
  input \tmp_147_reg_10233_reg[3]_i_758_2 ;
  input \tmp_147_reg_10233_reg[3]_i_758_3 ;
  input \tmp_147_reg_10233_reg[3]_i_758_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_662 ;
  wire \tmp_147_reg_10233_reg[3]_i_662_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_662_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_4 ;
  wire [7:0]tmp_97_fu_6968_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_274 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_274_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_274_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1119 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_662 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_662_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_662_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [2]),
        .O(tmp_97_fu_6968_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1151 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_662 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_662_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_662_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [1]),
        .O(tmp_97_fu_6968_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1247 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_758_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_758_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_758_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [7]),
        .O(tmp_97_fu_6968_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_985 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_758_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_758_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_758_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [6]),
        .O(tmp_97_fu_6968_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_188 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_662 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_662_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_662_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [0]),
        .O(tmp_97_fu_6968_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_402 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_274 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_274_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_274_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [5]),
        .O(tmp_97_fu_6968_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_498 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_274 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_274_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_274_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [4]),
        .O(tmp_97_fu_6968_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_530 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_274 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_274_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_274_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [3]),
        .O(tmp_97_fu_6968_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_126
   (tmp_98_fu_6987_p9,
    \tmp_147_reg_10233_reg[3]_i_758 ,
    \tmp_147_reg_10233_reg[3]_i_662 ,
    \tmp_147_reg_10233_reg[3]_i_758_0 ,
    \tmp_147_reg_10233_reg[3]_i_662_0 ,
    \tmp_147_reg_10233_reg[3]_i_662_1 ,
    \tmp_147_reg_10233_reg[3]_i_758_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_274 ,
    \trunc_ln50_reg_10238_reg[7]_i_274_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_274_1 ,
    \tmp_147_reg_10233_reg[3]_i_758_2 ,
    \tmp_147_reg_10233_reg[3]_i_758_3 ,
    \tmp_147_reg_10233_reg[3]_i_758_4 );
  output [7:0]tmp_98_fu_6987_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758 ;
  input \tmp_147_reg_10233_reg[3]_i_662 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_0 ;
  input \tmp_147_reg_10233_reg[3]_i_662_0 ;
  input \tmp_147_reg_10233_reg[3]_i_662_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_758_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_274 ;
  input \trunc_ln50_reg_10238_reg[7]_i_274_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_274_1 ;
  input \tmp_147_reg_10233_reg[3]_i_758_2 ;
  input \tmp_147_reg_10233_reg[3]_i_758_3 ;
  input \tmp_147_reg_10233_reg[3]_i_758_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_662 ;
  wire \tmp_147_reg_10233_reg[3]_i_662_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_662_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_758_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_758_4 ;
  wire [7:0]tmp_98_fu_6987_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_274 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_274_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_274_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1120 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_662 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_662_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_662_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [2]),
        .O(tmp_98_fu_6987_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1152 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_662 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_662_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_662_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [1]),
        .O(tmp_98_fu_6987_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1248 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_758_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_758_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_758_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [7]),
        .O(tmp_98_fu_6987_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_986 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_758_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_758_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_758_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [6]),
        .O(tmp_98_fu_6987_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_189 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_662 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_662_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_662_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [0]),
        .O(tmp_98_fu_6987_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_403 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_274 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_274_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_274_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [5]),
        .O(tmp_98_fu_6987_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_499 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_274 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_274_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_274_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [4]),
        .O(tmp_98_fu_6987_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_531 
       (.I0(\tmp_147_reg_10233_reg[3]_i_758 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_274 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_758_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_274_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_274_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_758_1 [3]),
        .O(tmp_98_fu_6987_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_127
   (tmp_99_fu_7006_p9,
    \tmp_147_reg_10233_reg[3]_i_759 ,
    \tmp_147_reg_10233_reg[3]_i_663 ,
    \tmp_147_reg_10233_reg[3]_i_759_0 ,
    \tmp_147_reg_10233_reg[3]_i_663_0 ,
    \tmp_147_reg_10233_reg[3]_i_663_1 ,
    \tmp_147_reg_10233_reg[3]_i_759_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_275 ,
    \trunc_ln50_reg_10238_reg[7]_i_275_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_275_1 ,
    \tmp_147_reg_10233_reg[3]_i_759_2 ,
    \tmp_147_reg_10233_reg[3]_i_759_3 ,
    \tmp_147_reg_10233_reg[3]_i_759_4 );
  output [7:0]tmp_99_fu_7006_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759 ;
  input \tmp_147_reg_10233_reg[3]_i_663 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_0 ;
  input \tmp_147_reg_10233_reg[3]_i_663_0 ;
  input \tmp_147_reg_10233_reg[3]_i_663_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_275 ;
  input \trunc_ln50_reg_10238_reg[7]_i_275_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_275_1 ;
  input \tmp_147_reg_10233_reg[3]_i_759_2 ;
  input \tmp_147_reg_10233_reg[3]_i_759_3 ;
  input \tmp_147_reg_10233_reg[3]_i_759_4 ;

  wire \tmp_147_reg_10233_reg[3]_i_663 ;
  wire \tmp_147_reg_10233_reg[3]_i_663_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_663_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_4 ;
  wire [7:0]tmp_99_fu_7006_p9;
  wire \trunc_ln50_reg_10238_reg[7]_i_275 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_275_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_275_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1121 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_663 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_663_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_663_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [2]),
        .O(tmp_99_fu_7006_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1153 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_663 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_663_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_663_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [1]),
        .O(tmp_99_fu_7006_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1249 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_759_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_759_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_759_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [7]),
        .O(tmp_99_fu_7006_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_987 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_759_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_759_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_759_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [6]),
        .O(tmp_99_fu_7006_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_190 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_663 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_663_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_663_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [0]),
        .O(tmp_99_fu_7006_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_404 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_275_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_275_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [5]),
        .O(tmp_99_fu_7006_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_500 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_275_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_275_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [4]),
        .O(tmp_99_fu_7006_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_532 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_275_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_275_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [3]),
        .O(tmp_99_fu_7006_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_128
   (tmp_100_fu_7025_p9,
    \tmp_147_reg_10233_reg[3]_i_759 ,
    \tmp_147_reg_10233_reg[3]_i_663 ,
    \tmp_147_reg_10233_reg[3]_i_759_0 ,
    \tmp_147_reg_10233_reg[3]_i_663_0 ,
    \tmp_147_reg_10233_reg[3]_i_663_1 ,
    \tmp_147_reg_10233_reg[3]_i_759_1 ,
    \trunc_ln50_reg_10238_reg[7]_i_275 ,
    \trunc_ln50_reg_10238_reg[7]_i_275_0 ,
    \trunc_ln50_reg_10238_reg[7]_i_275_1 ,
    \tmp_147_reg_10233_reg[3]_i_759_2 ,
    \tmp_147_reg_10233_reg[3]_i_759_3 ,
    \tmp_147_reg_10233_reg[3]_i_759_4 );
  output [7:0]tmp_100_fu_7025_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759 ;
  input \tmp_147_reg_10233_reg[3]_i_663 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_0 ;
  input \tmp_147_reg_10233_reg[3]_i_663_0 ;
  input \tmp_147_reg_10233_reg[3]_i_663_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_759_1 ;
  input \trunc_ln50_reg_10238_reg[7]_i_275 ;
  input \trunc_ln50_reg_10238_reg[7]_i_275_0 ;
  input \trunc_ln50_reg_10238_reg[7]_i_275_1 ;
  input \tmp_147_reg_10233_reg[3]_i_759_2 ;
  input \tmp_147_reg_10233_reg[3]_i_759_3 ;
  input \tmp_147_reg_10233_reg[3]_i_759_4 ;

  wire [7:0]tmp_100_fu_7025_p9;
  wire \tmp_147_reg_10233_reg[3]_i_663 ;
  wire \tmp_147_reg_10233_reg[3]_i_663_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_663_1 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_759_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_759_4 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_275 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_275_0 ;
  wire \trunc_ln50_reg_10238_reg[7]_i_275_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1122 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_663 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_663_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_663_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [2]),
        .O(tmp_100_fu_7025_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1154 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_663 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_663_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_663_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [1]),
        .O(tmp_100_fu_7025_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1250 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_759_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_759_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_759_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [7]),
        .O(tmp_100_fu_7025_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_988 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_759_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_759_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_759_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [6]),
        .O(tmp_100_fu_7025_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_191 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_663 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_663_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_663_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [0]),
        .O(tmp_100_fu_7025_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_405 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [5]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [5]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_275_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_275_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [5]),
        .O(tmp_100_fu_7025_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_501 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [4]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [4]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_275_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_275_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [4]),
        .O(tmp_100_fu_7025_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_533 
       (.I0(\tmp_147_reg_10233_reg[3]_i_759 [3]),
        .I1(\trunc_ln50_reg_10238_reg[7]_i_275 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_759_0 [3]),
        .I3(\trunc_ln50_reg_10238_reg[7]_i_275_0 ),
        .I4(\trunc_ln50_reg_10238_reg[7]_i_275_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_759_1 [3]),
        .O(tmp_100_fu_7025_p9[3]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_129
   (tmp_102_fu_7123_p9,
    q1,
    \tmp_147_reg_10233_reg[3]_i_299 ,
    \tmp_147_reg_10233_reg[3]_i_178 ,
    \tmp_147_reg_10233_reg[3]_i_299_0 ,
    \tmp_147_reg_10233_reg[3]_i_299_1 ,
    \tmp_147_reg_10233_reg[3]_i_178_0 ,
    \tmp_147_reg_10233_reg[3]_i_243 ,
    \tmp_147_reg_10233_reg[3]_i_243_0 ,
    \tmp_147_reg_10233_reg[3]_i_243_1 ,
    \tmp_147_reg_10233_reg[3]_i_452 ,
    \tmp_147_reg_10233_reg[3]_i_452_0 ,
    \tmp_147_reg_10233_reg[3]_i_452_1 ,
    \tmp_147_reg_10233_reg[3]_i_178_1 ,
    \tmp_147_reg_10233_reg[3]_i_178_2 ,
    \tmp_147_reg_10233_reg[3]_i_178_3 );
  output [7:0]tmp_102_fu_7123_p9;
  input [7:0]q1;
  input \tmp_147_reg_10233_reg[3]_i_299 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_178 ;
  input \tmp_147_reg_10233_reg[3]_i_299_0 ;
  input \tmp_147_reg_10233_reg[3]_i_299_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_178_0 ;
  input \tmp_147_reg_10233_reg[3]_i_243 ;
  input \tmp_147_reg_10233_reg[3]_i_243_0 ;
  input \tmp_147_reg_10233_reg[3]_i_243_1 ;
  input \tmp_147_reg_10233_reg[3]_i_452 ;
  input \tmp_147_reg_10233_reg[3]_i_452_0 ;
  input \tmp_147_reg_10233_reg[3]_i_452_1 ;
  input \tmp_147_reg_10233_reg[3]_i_178_1 ;
  input \tmp_147_reg_10233_reg[3]_i_178_2 ;
  input \tmp_147_reg_10233_reg[3]_i_178_3 ;

  wire [7:0]q1;
  wire [7:0]tmp_102_fu_7123_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_178 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_178_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_243 ;
  wire \tmp_147_reg_10233_reg[3]_i_243_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_243_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_299 ;
  wire \tmp_147_reg_10233_reg[3]_i_299_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_299_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_452 ;
  wire \tmp_147_reg_10233_reg[3]_i_452_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_452_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1096 
       (.I0(q1[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_299 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_299_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_299_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [1]),
        .O(tmp_102_fu_7123_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_402 
       (.I0(q1[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_178_1 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_178_2 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_178_3 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [7]),
        .O(tmp_102_fu_7123_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_530 
       (.I0(q1[4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_243 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_243_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_243_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [4]),
        .O(tmp_102_fu_7123_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_594 
       (.I0(q1[3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_243 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_243_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_243_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [3]),
        .O(tmp_102_fu_7123_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_642 
       (.I0(q1[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_299 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_299_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_299_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [2]),
        .O(tmp_102_fu_7123_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_738 
       (.I0(q1[0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_299 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_299_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_299_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [0]),
        .O(tmp_102_fu_7123_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_853 
       (.I0(q1[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_452 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_452_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_452_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [5]),
        .O(tmp_102_fu_7123_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_885 
       (.I0(q1[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_452 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_452_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_452_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_0 [6]),
        .O(tmp_102_fu_7123_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_130
   (tmp_103_fu_7142_p9,
    \tmp_147_reg_10233_reg[3]_i_178 ,
    \tmp_147_reg_10233_reg[3]_i_299 ,
    \tmp_147_reg_10233_reg[3]_i_178_0 ,
    \tmp_147_reg_10233_reg[3]_i_299_0 ,
    \tmp_147_reg_10233_reg[3]_i_299_1 ,
    \tmp_147_reg_10233_reg[3]_i_178_1 ,
    \tmp_147_reg_10233_reg[3]_i_243 ,
    \tmp_147_reg_10233_reg[3]_i_243_0 ,
    \tmp_147_reg_10233_reg[3]_i_243_1 ,
    \tmp_147_reg_10233_reg[3]_i_452 ,
    \tmp_147_reg_10233_reg[3]_i_452_0 ,
    \tmp_147_reg_10233_reg[3]_i_452_1 ,
    \tmp_147_reg_10233_reg[3]_i_178_2 ,
    \tmp_147_reg_10233_reg[3]_i_178_3 ,
    \tmp_147_reg_10233_reg[3]_i_178_4 );
  output [7:0]tmp_103_fu_7142_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_178 ;
  input \tmp_147_reg_10233_reg[3]_i_299 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_178_0 ;
  input \tmp_147_reg_10233_reg[3]_i_299_0 ;
  input \tmp_147_reg_10233_reg[3]_i_299_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_178_1 ;
  input \tmp_147_reg_10233_reg[3]_i_243 ;
  input \tmp_147_reg_10233_reg[3]_i_243_0 ;
  input \tmp_147_reg_10233_reg[3]_i_243_1 ;
  input \tmp_147_reg_10233_reg[3]_i_452 ;
  input \tmp_147_reg_10233_reg[3]_i_452_0 ;
  input \tmp_147_reg_10233_reg[3]_i_452_1 ;
  input \tmp_147_reg_10233_reg[3]_i_178_2 ;
  input \tmp_147_reg_10233_reg[3]_i_178_3 ;
  input \tmp_147_reg_10233_reg[3]_i_178_4 ;

  wire [7:0]tmp_103_fu_7142_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_178 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_178_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_178_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_178_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_243 ;
  wire \tmp_147_reg_10233_reg[3]_i_243_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_243_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_299 ;
  wire \tmp_147_reg_10233_reg[3]_i_299_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_299_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_452 ;
  wire \tmp_147_reg_10233_reg[3]_i_452_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_452_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1097 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_299 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_299_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_299_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [1]),
        .O(tmp_103_fu_7142_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_403 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_178_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_178_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_178_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [7]),
        .O(tmp_103_fu_7142_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_531 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_243 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_243_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_243_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [4]),
        .O(tmp_103_fu_7142_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_595 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_243 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_243_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_243_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [3]),
        .O(tmp_103_fu_7142_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_643 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_299 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_299_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_299_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [2]),
        .O(tmp_103_fu_7142_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_739 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_299 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_299_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_299_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [0]),
        .O(tmp_103_fu_7142_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_854 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_452 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_452_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_452_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [5]),
        .O(tmp_103_fu_7142_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_886 
       (.I0(\tmp_147_reg_10233_reg[3]_i_178 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_452 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_178_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_452_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_452_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_178_1 [6]),
        .O(tmp_103_fu_7142_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_131
   (tmp_104_fu_7161_p9,
    \tmp_147_reg_10233_reg[3]_i_179 ,
    \tmp_147_reg_10233_reg[3]_i_300 ,
    \tmp_147_reg_10233_reg[3]_i_179_0 ,
    \tmp_147_reg_10233_reg[3]_i_300_0 ,
    \tmp_147_reg_10233_reg[3]_i_300_1 ,
    \tmp_147_reg_10233_reg[3]_i_179_1 ,
    \tmp_147_reg_10233_reg[3]_i_244 ,
    \tmp_147_reg_10233_reg[3]_i_244_0 ,
    \tmp_147_reg_10233_reg[3]_i_244_1 ,
    \tmp_147_reg_10233_reg[3]_i_453 ,
    \tmp_147_reg_10233_reg[3]_i_453_0 ,
    \tmp_147_reg_10233_reg[3]_i_453_1 ,
    \tmp_147_reg_10233_reg[3]_i_179_2 ,
    \tmp_147_reg_10233_reg[3]_i_179_3 ,
    \tmp_147_reg_10233_reg[3]_i_179_4 );
  output [7:0]tmp_104_fu_7161_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_179 ;
  input \tmp_147_reg_10233_reg[3]_i_300 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_179_0 ;
  input \tmp_147_reg_10233_reg[3]_i_300_0 ;
  input \tmp_147_reg_10233_reg[3]_i_300_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_179_1 ;
  input \tmp_147_reg_10233_reg[3]_i_244 ;
  input \tmp_147_reg_10233_reg[3]_i_244_0 ;
  input \tmp_147_reg_10233_reg[3]_i_244_1 ;
  input \tmp_147_reg_10233_reg[3]_i_453 ;
  input \tmp_147_reg_10233_reg[3]_i_453_0 ;
  input \tmp_147_reg_10233_reg[3]_i_453_1 ;
  input \tmp_147_reg_10233_reg[3]_i_179_2 ;
  input \tmp_147_reg_10233_reg[3]_i_179_3 ;
  input \tmp_147_reg_10233_reg[3]_i_179_4 ;

  wire [7:0]tmp_104_fu_7161_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_179 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_179_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_179_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_244 ;
  wire \tmp_147_reg_10233_reg[3]_i_244_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_244_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_300 ;
  wire \tmp_147_reg_10233_reg[3]_i_300_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_300_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_453 ;
  wire \tmp_147_reg_10233_reg[3]_i_453_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_453_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1098 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_300 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_300_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_300_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [1]),
        .O(tmp_104_fu_7161_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_404 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_179_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_179_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_179_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [7]),
        .O(tmp_104_fu_7161_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_532 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_244 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_244_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_244_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [4]),
        .O(tmp_104_fu_7161_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_596 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_244 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_244_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_244_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [3]),
        .O(tmp_104_fu_7161_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_644 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_300 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_300_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_300_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [2]),
        .O(tmp_104_fu_7161_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_740 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_300 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_300_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_300_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [0]),
        .O(tmp_104_fu_7161_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_855 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_453 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_453_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_453_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [5]),
        .O(tmp_104_fu_7161_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_887 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_453 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_453_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_453_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [6]),
        .O(tmp_104_fu_7161_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_132
   (tmp_105_fu_7180_p9,
    \tmp_147_reg_10233_reg[3]_i_179 ,
    \tmp_147_reg_10233_reg[3]_i_300 ,
    \tmp_147_reg_10233_reg[3]_i_179_0 ,
    \tmp_147_reg_10233_reg[3]_i_300_0 ,
    \tmp_147_reg_10233_reg[3]_i_300_1 ,
    \tmp_147_reg_10233_reg[3]_i_179_1 ,
    \tmp_147_reg_10233_reg[3]_i_244 ,
    \tmp_147_reg_10233_reg[3]_i_244_0 ,
    \tmp_147_reg_10233_reg[3]_i_244_1 ,
    \tmp_147_reg_10233_reg[3]_i_453 ,
    \tmp_147_reg_10233_reg[3]_i_453_0 ,
    \tmp_147_reg_10233_reg[3]_i_453_1 ,
    \tmp_147_reg_10233_reg[3]_i_179_2 ,
    \tmp_147_reg_10233_reg[3]_i_179_3 ,
    \tmp_147_reg_10233_reg[3]_i_179_4 );
  output [7:0]tmp_105_fu_7180_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_179 ;
  input \tmp_147_reg_10233_reg[3]_i_300 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_179_0 ;
  input \tmp_147_reg_10233_reg[3]_i_300_0 ;
  input \tmp_147_reg_10233_reg[3]_i_300_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_179_1 ;
  input \tmp_147_reg_10233_reg[3]_i_244 ;
  input \tmp_147_reg_10233_reg[3]_i_244_0 ;
  input \tmp_147_reg_10233_reg[3]_i_244_1 ;
  input \tmp_147_reg_10233_reg[3]_i_453 ;
  input \tmp_147_reg_10233_reg[3]_i_453_0 ;
  input \tmp_147_reg_10233_reg[3]_i_453_1 ;
  input \tmp_147_reg_10233_reg[3]_i_179_2 ;
  input \tmp_147_reg_10233_reg[3]_i_179_3 ;
  input \tmp_147_reg_10233_reg[3]_i_179_4 ;

  wire [7:0]tmp_105_fu_7180_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_179 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_179_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_179_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_179_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_244 ;
  wire \tmp_147_reg_10233_reg[3]_i_244_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_244_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_300 ;
  wire \tmp_147_reg_10233_reg[3]_i_300_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_300_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_453 ;
  wire \tmp_147_reg_10233_reg[3]_i_453_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_453_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1099 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_300 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_300_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_300_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [1]),
        .O(tmp_105_fu_7180_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_405 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_179_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_179_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_179_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [7]),
        .O(tmp_105_fu_7180_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_533 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_244 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_244_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_244_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [4]),
        .O(tmp_105_fu_7180_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_597 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_244 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_244_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_244_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [3]),
        .O(tmp_105_fu_7180_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_645 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_300 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_300_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_300_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [2]),
        .O(tmp_105_fu_7180_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_741 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_300 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_300_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_300_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [0]),
        .O(tmp_105_fu_7180_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_856 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_453 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_453_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_453_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [5]),
        .O(tmp_105_fu_7180_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_888 
       (.I0(\tmp_147_reg_10233_reg[3]_i_179 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_453 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_179_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_453_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_453_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_179_1 [6]),
        .O(tmp_105_fu_7180_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_133
   (tmp_106_fu_7199_p9,
    \tmp_147_reg_10233_reg[3]_i_176 ,
    \tmp_147_reg_10233_reg[3]_i_297 ,
    \tmp_147_reg_10233_reg[3]_i_176_0 ,
    \tmp_147_reg_10233_reg[3]_i_297_0 ,
    \tmp_147_reg_10233_reg[3]_i_297_1 ,
    \tmp_147_reg_10233_reg[3]_i_176_1 ,
    \tmp_147_reg_10233_reg[3]_i_241 ,
    \tmp_147_reg_10233_reg[3]_i_241_0 ,
    \tmp_147_reg_10233_reg[3]_i_241_1 ,
    \tmp_147_reg_10233_reg[3]_i_450 ,
    \tmp_147_reg_10233_reg[3]_i_450_0 ,
    \tmp_147_reg_10233_reg[3]_i_450_1 ,
    \tmp_147_reg_10233_reg[3]_i_176_2 ,
    \tmp_147_reg_10233_reg[3]_i_176_3 ,
    \tmp_147_reg_10233_reg[3]_i_176_4 );
  output [7:0]tmp_106_fu_7199_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_176 ;
  input \tmp_147_reg_10233_reg[3]_i_297 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_176_0 ;
  input \tmp_147_reg_10233_reg[3]_i_297_0 ;
  input \tmp_147_reg_10233_reg[3]_i_297_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_176_1 ;
  input \tmp_147_reg_10233_reg[3]_i_241 ;
  input \tmp_147_reg_10233_reg[3]_i_241_0 ;
  input \tmp_147_reg_10233_reg[3]_i_241_1 ;
  input \tmp_147_reg_10233_reg[3]_i_450 ;
  input \tmp_147_reg_10233_reg[3]_i_450_0 ;
  input \tmp_147_reg_10233_reg[3]_i_450_1 ;
  input \tmp_147_reg_10233_reg[3]_i_176_2 ;
  input \tmp_147_reg_10233_reg[3]_i_176_3 ;
  input \tmp_147_reg_10233_reg[3]_i_176_4 ;

  wire [7:0]tmp_106_fu_7199_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_176 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_176_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_176_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_241 ;
  wire \tmp_147_reg_10233_reg[3]_i_241_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_241_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_297 ;
  wire \tmp_147_reg_10233_reg[3]_i_297_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_297_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_450 ;
  wire \tmp_147_reg_10233_reg[3]_i_450_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_450_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1092 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_297 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_297_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_297_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [1]),
        .O(tmp_106_fu_7199_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_398 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_176_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_176_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_176_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [7]),
        .O(tmp_106_fu_7199_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_526 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_241 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_241_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_241_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [4]),
        .O(tmp_106_fu_7199_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_590 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_241 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_241_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_241_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [3]),
        .O(tmp_106_fu_7199_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_638 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_297 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_297_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_297_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [2]),
        .O(tmp_106_fu_7199_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_734 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_297 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_297_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_297_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [0]),
        .O(tmp_106_fu_7199_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_849 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_450 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_450_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_450_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [5]),
        .O(tmp_106_fu_7199_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_881 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_450 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_450_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_450_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [6]),
        .O(tmp_106_fu_7199_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_134
   (tmp_107_fu_7218_p9,
    \tmp_147_reg_10233_reg[3]_i_176 ,
    \tmp_147_reg_10233_reg[3]_i_297 ,
    \tmp_147_reg_10233_reg[3]_i_176_0 ,
    \tmp_147_reg_10233_reg[3]_i_297_0 ,
    \tmp_147_reg_10233_reg[3]_i_297_1 ,
    \tmp_147_reg_10233_reg[3]_i_176_1 ,
    \tmp_147_reg_10233_reg[3]_i_241 ,
    \tmp_147_reg_10233_reg[3]_i_241_0 ,
    \tmp_147_reg_10233_reg[3]_i_241_1 ,
    \tmp_147_reg_10233_reg[3]_i_450 ,
    \tmp_147_reg_10233_reg[3]_i_450_0 ,
    \tmp_147_reg_10233_reg[3]_i_450_1 ,
    \tmp_147_reg_10233_reg[3]_i_176_2 ,
    \tmp_147_reg_10233_reg[3]_i_176_3 ,
    \tmp_147_reg_10233_reg[3]_i_176_4 );
  output [7:0]tmp_107_fu_7218_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_176 ;
  input \tmp_147_reg_10233_reg[3]_i_297 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_176_0 ;
  input \tmp_147_reg_10233_reg[3]_i_297_0 ;
  input \tmp_147_reg_10233_reg[3]_i_297_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_176_1 ;
  input \tmp_147_reg_10233_reg[3]_i_241 ;
  input \tmp_147_reg_10233_reg[3]_i_241_0 ;
  input \tmp_147_reg_10233_reg[3]_i_241_1 ;
  input \tmp_147_reg_10233_reg[3]_i_450 ;
  input \tmp_147_reg_10233_reg[3]_i_450_0 ;
  input \tmp_147_reg_10233_reg[3]_i_450_1 ;
  input \tmp_147_reg_10233_reg[3]_i_176_2 ;
  input \tmp_147_reg_10233_reg[3]_i_176_3 ;
  input \tmp_147_reg_10233_reg[3]_i_176_4 ;

  wire [7:0]tmp_107_fu_7218_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_176 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_176_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_176_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_176_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_241 ;
  wire \tmp_147_reg_10233_reg[3]_i_241_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_241_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_297 ;
  wire \tmp_147_reg_10233_reg[3]_i_297_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_297_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_450 ;
  wire \tmp_147_reg_10233_reg[3]_i_450_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_450_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1093 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_297 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_297_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_297_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [1]),
        .O(tmp_107_fu_7218_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_399 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_176_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_176_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_176_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [7]),
        .O(tmp_107_fu_7218_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_527 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_241 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_241_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_241_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [4]),
        .O(tmp_107_fu_7218_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_591 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_241 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_241_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_241_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [3]),
        .O(tmp_107_fu_7218_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_639 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_297 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_297_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_297_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [2]),
        .O(tmp_107_fu_7218_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_735 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_297 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_297_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_297_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [0]),
        .O(tmp_107_fu_7218_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_850 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_450 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_450_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_450_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [5]),
        .O(tmp_107_fu_7218_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_882 
       (.I0(\tmp_147_reg_10233_reg[3]_i_176 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_450 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_176_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_450_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_450_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_176_1 [6]),
        .O(tmp_107_fu_7218_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_135
   (tmp_108_fu_7237_p9,
    \tmp_147_reg_10233_reg[3]_i_177 ,
    \tmp_147_reg_10233_reg[3]_i_298 ,
    \tmp_147_reg_10233_reg[3]_i_177_0 ,
    \tmp_147_reg_10233_reg[3]_i_298_0 ,
    \tmp_147_reg_10233_reg[3]_i_298_1 ,
    \tmp_147_reg_10233_reg[3]_i_177_1 ,
    \tmp_147_reg_10233_reg[3]_i_242 ,
    \tmp_147_reg_10233_reg[3]_i_242_0 ,
    \tmp_147_reg_10233_reg[3]_i_242_1 ,
    \tmp_147_reg_10233_reg[3]_i_451 ,
    \tmp_147_reg_10233_reg[3]_i_451_0 ,
    \tmp_147_reg_10233_reg[3]_i_451_1 ,
    \tmp_147_reg_10233_reg[3]_i_177_2 ,
    \tmp_147_reg_10233_reg[3]_i_177_3 ,
    \tmp_147_reg_10233_reg[3]_i_177_4 );
  output [7:0]tmp_108_fu_7237_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_177 ;
  input \tmp_147_reg_10233_reg[3]_i_298 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_177_0 ;
  input \tmp_147_reg_10233_reg[3]_i_298_0 ;
  input \tmp_147_reg_10233_reg[3]_i_298_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_177_1 ;
  input \tmp_147_reg_10233_reg[3]_i_242 ;
  input \tmp_147_reg_10233_reg[3]_i_242_0 ;
  input \tmp_147_reg_10233_reg[3]_i_242_1 ;
  input \tmp_147_reg_10233_reg[3]_i_451 ;
  input \tmp_147_reg_10233_reg[3]_i_451_0 ;
  input \tmp_147_reg_10233_reg[3]_i_451_1 ;
  input \tmp_147_reg_10233_reg[3]_i_177_2 ;
  input \tmp_147_reg_10233_reg[3]_i_177_3 ;
  input \tmp_147_reg_10233_reg[3]_i_177_4 ;

  wire [7:0]tmp_108_fu_7237_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_177 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_177_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_177_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_242 ;
  wire \tmp_147_reg_10233_reg[3]_i_242_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_242_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_298 ;
  wire \tmp_147_reg_10233_reg[3]_i_298_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_298_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_451 ;
  wire \tmp_147_reg_10233_reg[3]_i_451_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_451_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1094 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_298 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_298_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_298_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [1]),
        .O(tmp_108_fu_7237_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_400 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_177_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_177_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_177_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [7]),
        .O(tmp_108_fu_7237_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_528 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_242 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_242_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_242_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [4]),
        .O(tmp_108_fu_7237_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_592 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_242 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_242_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_242_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [3]),
        .O(tmp_108_fu_7237_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_640 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_298 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_298_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_298_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [2]),
        .O(tmp_108_fu_7237_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_736 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_298 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_298_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_298_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [0]),
        .O(tmp_108_fu_7237_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_851 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_451 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_451_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_451_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [5]),
        .O(tmp_108_fu_7237_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_883 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_451 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_451_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_451_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [6]),
        .O(tmp_108_fu_7237_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_136
   (tmp_109_fu_7256_p9,
    \tmp_147_reg_10233_reg[3]_i_177 ,
    \tmp_147_reg_10233_reg[3]_i_298 ,
    \tmp_147_reg_10233_reg[3]_i_177_0 ,
    \tmp_147_reg_10233_reg[3]_i_298_0 ,
    \tmp_147_reg_10233_reg[3]_i_298_1 ,
    \tmp_147_reg_10233_reg[3]_i_177_1 ,
    \tmp_147_reg_10233_reg[3]_i_242 ,
    \tmp_147_reg_10233_reg[3]_i_242_0 ,
    \tmp_147_reg_10233_reg[3]_i_242_1 ,
    \tmp_147_reg_10233_reg[3]_i_451 ,
    \tmp_147_reg_10233_reg[3]_i_451_0 ,
    \tmp_147_reg_10233_reg[3]_i_451_1 ,
    \tmp_147_reg_10233_reg[3]_i_177_2 ,
    \tmp_147_reg_10233_reg[3]_i_177_3 ,
    \tmp_147_reg_10233_reg[3]_i_177_4 );
  output [7:0]tmp_109_fu_7256_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_177 ;
  input \tmp_147_reg_10233_reg[3]_i_298 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_177_0 ;
  input \tmp_147_reg_10233_reg[3]_i_298_0 ;
  input \tmp_147_reg_10233_reg[3]_i_298_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_177_1 ;
  input \tmp_147_reg_10233_reg[3]_i_242 ;
  input \tmp_147_reg_10233_reg[3]_i_242_0 ;
  input \tmp_147_reg_10233_reg[3]_i_242_1 ;
  input \tmp_147_reg_10233_reg[3]_i_451 ;
  input \tmp_147_reg_10233_reg[3]_i_451_0 ;
  input \tmp_147_reg_10233_reg[3]_i_451_1 ;
  input \tmp_147_reg_10233_reg[3]_i_177_2 ;
  input \tmp_147_reg_10233_reg[3]_i_177_3 ;
  input \tmp_147_reg_10233_reg[3]_i_177_4 ;

  wire [7:0]tmp_109_fu_7256_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_177 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_177_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_177_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_177_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_242 ;
  wire \tmp_147_reg_10233_reg[3]_i_242_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_242_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_298 ;
  wire \tmp_147_reg_10233_reg[3]_i_298_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_298_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_451 ;
  wire \tmp_147_reg_10233_reg[3]_i_451_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_451_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1095 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_298 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_298_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_298_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [1]),
        .O(tmp_109_fu_7256_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_401 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_177_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_177_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_177_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [7]),
        .O(tmp_109_fu_7256_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_529 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_242 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_242_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_242_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [4]),
        .O(tmp_109_fu_7256_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_593 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_242 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_242_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_242_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [3]),
        .O(tmp_109_fu_7256_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_641 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_298 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_298_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_298_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [2]),
        .O(tmp_109_fu_7256_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_737 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_298 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_298_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_298_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [0]),
        .O(tmp_109_fu_7256_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_852 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_451 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_451_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_451_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [5]),
        .O(tmp_109_fu_7256_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_884 
       (.I0(\tmp_147_reg_10233_reg[3]_i_177 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_451 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_177_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_451_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_451_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_177_1 [6]),
        .O(tmp_109_fu_7256_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_137
   (tmp_110_fu_7275_p9,
    \tmp_147_reg_10233_reg[3]_i_174 ,
    \tmp_147_reg_10233_reg[3]_i_295 ,
    \tmp_147_reg_10233_reg[3]_i_174_0 ,
    \tmp_147_reg_10233_reg[3]_i_295_0 ,
    \tmp_147_reg_10233_reg[3]_i_295_1 ,
    \tmp_147_reg_10233_reg[3]_i_174_1 ,
    \tmp_147_reg_10233_reg[3]_i_239 ,
    \tmp_147_reg_10233_reg[3]_i_239_0 ,
    \tmp_147_reg_10233_reg[3]_i_239_1 ,
    \tmp_147_reg_10233_reg[3]_i_448 ,
    \tmp_147_reg_10233_reg[3]_i_448_0 ,
    \tmp_147_reg_10233_reg[3]_i_448_1 ,
    \tmp_147_reg_10233_reg[3]_i_174_2 ,
    \tmp_147_reg_10233_reg[3]_i_174_3 ,
    \tmp_147_reg_10233_reg[3]_i_174_4 );
  output [7:0]tmp_110_fu_7275_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_174 ;
  input \tmp_147_reg_10233_reg[3]_i_295 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_174_0 ;
  input \tmp_147_reg_10233_reg[3]_i_295_0 ;
  input \tmp_147_reg_10233_reg[3]_i_295_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_174_1 ;
  input \tmp_147_reg_10233_reg[3]_i_239 ;
  input \tmp_147_reg_10233_reg[3]_i_239_0 ;
  input \tmp_147_reg_10233_reg[3]_i_239_1 ;
  input \tmp_147_reg_10233_reg[3]_i_448 ;
  input \tmp_147_reg_10233_reg[3]_i_448_0 ;
  input \tmp_147_reg_10233_reg[3]_i_448_1 ;
  input \tmp_147_reg_10233_reg[3]_i_174_2 ;
  input \tmp_147_reg_10233_reg[3]_i_174_3 ;
  input \tmp_147_reg_10233_reg[3]_i_174_4 ;

  wire [7:0]tmp_110_fu_7275_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_174 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_174_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_174_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_239 ;
  wire \tmp_147_reg_10233_reg[3]_i_239_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_239_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_295 ;
  wire \tmp_147_reg_10233_reg[3]_i_295_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_295_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_448 ;
  wire \tmp_147_reg_10233_reg[3]_i_448_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_448_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1088 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_295 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_295_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_295_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [1]),
        .O(tmp_110_fu_7275_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_394 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_174_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_174_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_174_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [7]),
        .O(tmp_110_fu_7275_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_522 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_239 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_239_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_239_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [4]),
        .O(tmp_110_fu_7275_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_586 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_239 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_239_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_239_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [3]),
        .O(tmp_110_fu_7275_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_634 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_295 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_295_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_295_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [2]),
        .O(tmp_110_fu_7275_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_730 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_295 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_295_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_295_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [0]),
        .O(tmp_110_fu_7275_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_845 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_448 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_448_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_448_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [5]),
        .O(tmp_110_fu_7275_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_877 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_448 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_448_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_448_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [6]),
        .O(tmp_110_fu_7275_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_138
   (tmp_111_fu_7294_p9,
    \tmp_147_reg_10233_reg[3]_i_174 ,
    \tmp_147_reg_10233_reg[3]_i_295 ,
    \tmp_147_reg_10233_reg[3]_i_174_0 ,
    \tmp_147_reg_10233_reg[3]_i_295_0 ,
    \tmp_147_reg_10233_reg[3]_i_295_1 ,
    \tmp_147_reg_10233_reg[3]_i_174_1 ,
    \tmp_147_reg_10233_reg[3]_i_239 ,
    \tmp_147_reg_10233_reg[3]_i_239_0 ,
    \tmp_147_reg_10233_reg[3]_i_239_1 ,
    \tmp_147_reg_10233_reg[3]_i_448 ,
    \tmp_147_reg_10233_reg[3]_i_448_0 ,
    \tmp_147_reg_10233_reg[3]_i_448_1 ,
    \tmp_147_reg_10233_reg[3]_i_174_2 ,
    \tmp_147_reg_10233_reg[3]_i_174_3 ,
    \tmp_147_reg_10233_reg[3]_i_174_4 );
  output [7:0]tmp_111_fu_7294_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_174 ;
  input \tmp_147_reg_10233_reg[3]_i_295 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_174_0 ;
  input \tmp_147_reg_10233_reg[3]_i_295_0 ;
  input \tmp_147_reg_10233_reg[3]_i_295_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_174_1 ;
  input \tmp_147_reg_10233_reg[3]_i_239 ;
  input \tmp_147_reg_10233_reg[3]_i_239_0 ;
  input \tmp_147_reg_10233_reg[3]_i_239_1 ;
  input \tmp_147_reg_10233_reg[3]_i_448 ;
  input \tmp_147_reg_10233_reg[3]_i_448_0 ;
  input \tmp_147_reg_10233_reg[3]_i_448_1 ;
  input \tmp_147_reg_10233_reg[3]_i_174_2 ;
  input \tmp_147_reg_10233_reg[3]_i_174_3 ;
  input \tmp_147_reg_10233_reg[3]_i_174_4 ;

  wire [7:0]tmp_111_fu_7294_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_174 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_174_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_174_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_174_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_239 ;
  wire \tmp_147_reg_10233_reg[3]_i_239_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_239_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_295 ;
  wire \tmp_147_reg_10233_reg[3]_i_295_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_295_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_448 ;
  wire \tmp_147_reg_10233_reg[3]_i_448_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_448_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1089 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_295 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_295_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_295_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [1]),
        .O(tmp_111_fu_7294_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_395 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_174_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_174_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_174_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [7]),
        .O(tmp_111_fu_7294_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_523 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_239 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_239_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_239_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [4]),
        .O(tmp_111_fu_7294_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_587 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_239 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_239_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_239_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [3]),
        .O(tmp_111_fu_7294_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_635 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_295 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_295_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_295_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [2]),
        .O(tmp_111_fu_7294_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_731 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_295 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_295_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_295_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [0]),
        .O(tmp_111_fu_7294_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_846 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_448 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_448_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_448_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [5]),
        .O(tmp_111_fu_7294_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_878 
       (.I0(\tmp_147_reg_10233_reg[3]_i_174 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_448 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_174_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_448_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_448_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_174_1 [6]),
        .O(tmp_111_fu_7294_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_139
   (tmp_112_fu_7313_p9,
    \tmp_147_reg_10233_reg[3]_i_175 ,
    \tmp_147_reg_10233_reg[3]_i_296 ,
    \tmp_147_reg_10233_reg[3]_i_175_0 ,
    \tmp_147_reg_10233_reg[3]_i_296_0 ,
    \tmp_147_reg_10233_reg[3]_i_296_1 ,
    \tmp_147_reg_10233_reg[3]_i_175_1 ,
    \tmp_147_reg_10233_reg[3]_i_240 ,
    \tmp_147_reg_10233_reg[3]_i_240_0 ,
    \tmp_147_reg_10233_reg[3]_i_240_1 ,
    \tmp_147_reg_10233_reg[3]_i_449 ,
    \tmp_147_reg_10233_reg[3]_i_449_0 ,
    \tmp_147_reg_10233_reg[3]_i_449_1 ,
    \tmp_147_reg_10233_reg[3]_i_175_2 ,
    \tmp_147_reg_10233_reg[3]_i_175_3 ,
    \tmp_147_reg_10233_reg[3]_i_175_4 );
  output [7:0]tmp_112_fu_7313_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_175 ;
  input \tmp_147_reg_10233_reg[3]_i_296 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_175_0 ;
  input \tmp_147_reg_10233_reg[3]_i_296_0 ;
  input \tmp_147_reg_10233_reg[3]_i_296_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_175_1 ;
  input \tmp_147_reg_10233_reg[3]_i_240 ;
  input \tmp_147_reg_10233_reg[3]_i_240_0 ;
  input \tmp_147_reg_10233_reg[3]_i_240_1 ;
  input \tmp_147_reg_10233_reg[3]_i_449 ;
  input \tmp_147_reg_10233_reg[3]_i_449_0 ;
  input \tmp_147_reg_10233_reg[3]_i_449_1 ;
  input \tmp_147_reg_10233_reg[3]_i_175_2 ;
  input \tmp_147_reg_10233_reg[3]_i_175_3 ;
  input \tmp_147_reg_10233_reg[3]_i_175_4 ;

  wire [7:0]tmp_112_fu_7313_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_175 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_175_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_175_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_240 ;
  wire \tmp_147_reg_10233_reg[3]_i_240_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_240_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_296 ;
  wire \tmp_147_reg_10233_reg[3]_i_296_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_296_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_449 ;
  wire \tmp_147_reg_10233_reg[3]_i_449_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_449_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1090 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_296 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_296_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_296_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [1]),
        .O(tmp_112_fu_7313_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_396 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_175_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_175_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_175_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [7]),
        .O(tmp_112_fu_7313_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_524 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_240 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_240_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_240_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [4]),
        .O(tmp_112_fu_7313_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_588 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_240 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_240_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_240_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [3]),
        .O(tmp_112_fu_7313_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_636 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_296 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_296_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_296_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [2]),
        .O(tmp_112_fu_7313_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_732 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_296 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_296_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_296_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [0]),
        .O(tmp_112_fu_7313_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_847 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_449 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_449_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_449_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [5]),
        .O(tmp_112_fu_7313_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_879 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_449 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_449_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_449_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [6]),
        .O(tmp_112_fu_7313_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_140
   (tmp_113_fu_7332_p9,
    \tmp_147_reg_10233_reg[3]_i_175 ,
    \tmp_147_reg_10233_reg[3]_i_296 ,
    \tmp_147_reg_10233_reg[3]_i_175_0 ,
    \tmp_147_reg_10233_reg[3]_i_296_0 ,
    \tmp_147_reg_10233_reg[3]_i_296_1 ,
    \tmp_147_reg_10233_reg[3]_i_175_1 ,
    \tmp_147_reg_10233_reg[3]_i_240 ,
    \tmp_147_reg_10233_reg[3]_i_240_0 ,
    \tmp_147_reg_10233_reg[3]_i_240_1 ,
    \tmp_147_reg_10233_reg[3]_i_449 ,
    \tmp_147_reg_10233_reg[3]_i_449_0 ,
    \tmp_147_reg_10233_reg[3]_i_449_1 ,
    \tmp_147_reg_10233_reg[3]_i_175_2 ,
    \tmp_147_reg_10233_reg[3]_i_175_3 ,
    \tmp_147_reg_10233_reg[3]_i_175_4 );
  output [7:0]tmp_113_fu_7332_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_175 ;
  input \tmp_147_reg_10233_reg[3]_i_296 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_175_0 ;
  input \tmp_147_reg_10233_reg[3]_i_296_0 ;
  input \tmp_147_reg_10233_reg[3]_i_296_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_175_1 ;
  input \tmp_147_reg_10233_reg[3]_i_240 ;
  input \tmp_147_reg_10233_reg[3]_i_240_0 ;
  input \tmp_147_reg_10233_reg[3]_i_240_1 ;
  input \tmp_147_reg_10233_reg[3]_i_449 ;
  input \tmp_147_reg_10233_reg[3]_i_449_0 ;
  input \tmp_147_reg_10233_reg[3]_i_449_1 ;
  input \tmp_147_reg_10233_reg[3]_i_175_2 ;
  input \tmp_147_reg_10233_reg[3]_i_175_3 ;
  input \tmp_147_reg_10233_reg[3]_i_175_4 ;

  wire [7:0]tmp_113_fu_7332_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_175 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_175_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_175_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_175_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_240 ;
  wire \tmp_147_reg_10233_reg[3]_i_240_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_240_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_296 ;
  wire \tmp_147_reg_10233_reg[3]_i_296_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_296_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_449 ;
  wire \tmp_147_reg_10233_reg[3]_i_449_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_449_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1091 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_296 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_296_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_296_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [1]),
        .O(tmp_113_fu_7332_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_397 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_175_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_175_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_175_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [7]),
        .O(tmp_113_fu_7332_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_525 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_240 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_240_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_240_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [4]),
        .O(tmp_113_fu_7332_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_589 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_240 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_240_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_240_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [3]),
        .O(tmp_113_fu_7332_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_637 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_296 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_296_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_296_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [2]),
        .O(tmp_113_fu_7332_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_733 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_296 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_296_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_296_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [0]),
        .O(tmp_113_fu_7332_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_848 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_449 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_449_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_449_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [5]),
        .O(tmp_113_fu_7332_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_880 
       (.I0(\tmp_147_reg_10233_reg[3]_i_175 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_449 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_175_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_449_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_449_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_175_1 [6]),
        .O(tmp_113_fu_7332_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_141
   (tmp_114_fu_7351_p9,
    \tmp_147_reg_10233_reg[3]_i_172 ,
    \tmp_147_reg_10233_reg[3]_i_293 ,
    \tmp_147_reg_10233_reg[3]_i_172_0 ,
    \tmp_147_reg_10233_reg[3]_i_293_0 ,
    \tmp_147_reg_10233_reg[3]_i_293_1 ,
    \tmp_147_reg_10233_reg[3]_i_172_1 ,
    \tmp_147_reg_10233_reg[3]_i_237 ,
    \tmp_147_reg_10233_reg[3]_i_237_0 ,
    \tmp_147_reg_10233_reg[3]_i_237_1 ,
    \tmp_147_reg_10233_reg[3]_i_446 ,
    \tmp_147_reg_10233_reg[3]_i_446_0 ,
    \tmp_147_reg_10233_reg[3]_i_446_1 ,
    \tmp_147_reg_10233_reg[3]_i_172_2 ,
    \tmp_147_reg_10233_reg[3]_i_172_3 ,
    \tmp_147_reg_10233_reg[3]_i_172_4 );
  output [7:0]tmp_114_fu_7351_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_172 ;
  input \tmp_147_reg_10233_reg[3]_i_293 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_172_0 ;
  input \tmp_147_reg_10233_reg[3]_i_293_0 ;
  input \tmp_147_reg_10233_reg[3]_i_293_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_172_1 ;
  input \tmp_147_reg_10233_reg[3]_i_237 ;
  input \tmp_147_reg_10233_reg[3]_i_237_0 ;
  input \tmp_147_reg_10233_reg[3]_i_237_1 ;
  input \tmp_147_reg_10233_reg[3]_i_446 ;
  input \tmp_147_reg_10233_reg[3]_i_446_0 ;
  input \tmp_147_reg_10233_reg[3]_i_446_1 ;
  input \tmp_147_reg_10233_reg[3]_i_172_2 ;
  input \tmp_147_reg_10233_reg[3]_i_172_3 ;
  input \tmp_147_reg_10233_reg[3]_i_172_4 ;

  wire [7:0]tmp_114_fu_7351_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_172 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_172_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_172_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_237 ;
  wire \tmp_147_reg_10233_reg[3]_i_237_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_237_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_293 ;
  wire \tmp_147_reg_10233_reg[3]_i_293_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_293_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_446 ;
  wire \tmp_147_reg_10233_reg[3]_i_446_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_446_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1084 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_293 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_293_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_293_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [1]),
        .O(tmp_114_fu_7351_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_390 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_172_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_172_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_172_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [7]),
        .O(tmp_114_fu_7351_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_518 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_237 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_237_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_237_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [4]),
        .O(tmp_114_fu_7351_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_582 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_237 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_237_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_237_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [3]),
        .O(tmp_114_fu_7351_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_630 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_293 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_293_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_293_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [2]),
        .O(tmp_114_fu_7351_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_726 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_293 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_293_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_293_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [0]),
        .O(tmp_114_fu_7351_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_841 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_446 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_446_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_446_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [5]),
        .O(tmp_114_fu_7351_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_873 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_446 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_446_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_446_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [6]),
        .O(tmp_114_fu_7351_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_142
   (tmp_115_fu_7370_p9,
    \tmp_147_reg_10233_reg[3]_i_172 ,
    \tmp_147_reg_10233_reg[3]_i_293 ,
    \tmp_147_reg_10233_reg[3]_i_172_0 ,
    \tmp_147_reg_10233_reg[3]_i_293_0 ,
    \tmp_147_reg_10233_reg[3]_i_293_1 ,
    \tmp_147_reg_10233_reg[3]_i_172_1 ,
    \tmp_147_reg_10233_reg[3]_i_237 ,
    \tmp_147_reg_10233_reg[3]_i_237_0 ,
    \tmp_147_reg_10233_reg[3]_i_237_1 ,
    \tmp_147_reg_10233_reg[3]_i_446 ,
    \tmp_147_reg_10233_reg[3]_i_446_0 ,
    \tmp_147_reg_10233_reg[3]_i_446_1 ,
    \tmp_147_reg_10233_reg[3]_i_172_2 ,
    \tmp_147_reg_10233_reg[3]_i_172_3 ,
    \tmp_147_reg_10233_reg[3]_i_172_4 );
  output [7:0]tmp_115_fu_7370_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_172 ;
  input \tmp_147_reg_10233_reg[3]_i_293 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_172_0 ;
  input \tmp_147_reg_10233_reg[3]_i_293_0 ;
  input \tmp_147_reg_10233_reg[3]_i_293_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_172_1 ;
  input \tmp_147_reg_10233_reg[3]_i_237 ;
  input \tmp_147_reg_10233_reg[3]_i_237_0 ;
  input \tmp_147_reg_10233_reg[3]_i_237_1 ;
  input \tmp_147_reg_10233_reg[3]_i_446 ;
  input \tmp_147_reg_10233_reg[3]_i_446_0 ;
  input \tmp_147_reg_10233_reg[3]_i_446_1 ;
  input \tmp_147_reg_10233_reg[3]_i_172_2 ;
  input \tmp_147_reg_10233_reg[3]_i_172_3 ;
  input \tmp_147_reg_10233_reg[3]_i_172_4 ;

  wire [7:0]tmp_115_fu_7370_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_172 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_172_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_172_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_172_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_237 ;
  wire \tmp_147_reg_10233_reg[3]_i_237_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_237_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_293 ;
  wire \tmp_147_reg_10233_reg[3]_i_293_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_293_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_446 ;
  wire \tmp_147_reg_10233_reg[3]_i_446_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_446_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1085 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_293 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_293_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_293_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [1]),
        .O(tmp_115_fu_7370_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_391 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_172_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_172_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_172_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [7]),
        .O(tmp_115_fu_7370_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_519 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_237 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_237_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_237_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [4]),
        .O(tmp_115_fu_7370_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_583 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_237 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_237_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_237_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [3]),
        .O(tmp_115_fu_7370_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_631 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_293 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_293_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_293_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [2]),
        .O(tmp_115_fu_7370_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_727 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_293 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_293_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_293_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [0]),
        .O(tmp_115_fu_7370_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_842 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_446 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_446_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_446_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [5]),
        .O(tmp_115_fu_7370_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_874 
       (.I0(\tmp_147_reg_10233_reg[3]_i_172 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_446 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_172_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_446_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_446_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_172_1 [6]),
        .O(tmp_115_fu_7370_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_143
   (tmp_116_fu_7389_p9,
    \tmp_147_reg_10233_reg[3]_i_173 ,
    \tmp_147_reg_10233_reg[3]_i_294 ,
    \tmp_147_reg_10233_reg[3]_i_173_0 ,
    \tmp_147_reg_10233_reg[3]_i_294_0 ,
    \tmp_147_reg_10233_reg[3]_i_294_1 ,
    \tmp_147_reg_10233_reg[3]_i_173_1 ,
    \tmp_147_reg_10233_reg[3]_i_238 ,
    \tmp_147_reg_10233_reg[3]_i_238_0 ,
    \tmp_147_reg_10233_reg[3]_i_238_1 ,
    \tmp_147_reg_10233_reg[3]_i_447 ,
    \tmp_147_reg_10233_reg[3]_i_447_0 ,
    \tmp_147_reg_10233_reg[3]_i_447_1 ,
    \tmp_147_reg_10233_reg[3]_i_173_2 ,
    \tmp_147_reg_10233_reg[3]_i_173_3 ,
    \tmp_147_reg_10233_reg[3]_i_173_4 );
  output [7:0]tmp_116_fu_7389_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_173 ;
  input \tmp_147_reg_10233_reg[3]_i_294 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_173_0 ;
  input \tmp_147_reg_10233_reg[3]_i_294_0 ;
  input \tmp_147_reg_10233_reg[3]_i_294_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_173_1 ;
  input \tmp_147_reg_10233_reg[3]_i_238 ;
  input \tmp_147_reg_10233_reg[3]_i_238_0 ;
  input \tmp_147_reg_10233_reg[3]_i_238_1 ;
  input \tmp_147_reg_10233_reg[3]_i_447 ;
  input \tmp_147_reg_10233_reg[3]_i_447_0 ;
  input \tmp_147_reg_10233_reg[3]_i_447_1 ;
  input \tmp_147_reg_10233_reg[3]_i_173_2 ;
  input \tmp_147_reg_10233_reg[3]_i_173_3 ;
  input \tmp_147_reg_10233_reg[3]_i_173_4 ;

  wire [7:0]tmp_116_fu_7389_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_173 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_173_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_173_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_238 ;
  wire \tmp_147_reg_10233_reg[3]_i_238_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_238_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_294 ;
  wire \tmp_147_reg_10233_reg[3]_i_294_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_294_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_447 ;
  wire \tmp_147_reg_10233_reg[3]_i_447_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_447_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1086 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_294 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_294_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_294_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [1]),
        .O(tmp_116_fu_7389_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_392 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_173_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_173_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_173_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [7]),
        .O(tmp_116_fu_7389_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_520 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_238 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_238_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_238_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [4]),
        .O(tmp_116_fu_7389_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_584 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_238 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_238_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_238_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [3]),
        .O(tmp_116_fu_7389_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_632 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_294 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_294_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_294_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [2]),
        .O(tmp_116_fu_7389_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_728 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_294 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_294_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_294_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [0]),
        .O(tmp_116_fu_7389_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_843 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_447 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_447_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_447_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [5]),
        .O(tmp_116_fu_7389_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_875 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_447 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_447_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_447_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [6]),
        .O(tmp_116_fu_7389_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_144
   (tmp_117_fu_7408_p9,
    \tmp_147_reg_10233_reg[3]_i_173 ,
    \tmp_147_reg_10233_reg[3]_i_294 ,
    \tmp_147_reg_10233_reg[3]_i_173_0 ,
    \tmp_147_reg_10233_reg[3]_i_294_0 ,
    \tmp_147_reg_10233_reg[3]_i_294_1 ,
    \tmp_147_reg_10233_reg[3]_i_173_1 ,
    \tmp_147_reg_10233_reg[3]_i_238 ,
    \tmp_147_reg_10233_reg[3]_i_238_0 ,
    \tmp_147_reg_10233_reg[3]_i_238_1 ,
    \tmp_147_reg_10233_reg[3]_i_447 ,
    \tmp_147_reg_10233_reg[3]_i_447_0 ,
    \tmp_147_reg_10233_reg[3]_i_447_1 ,
    \tmp_147_reg_10233_reg[3]_i_173_2 ,
    \tmp_147_reg_10233_reg[3]_i_173_3 ,
    \tmp_147_reg_10233_reg[3]_i_173_4 );
  output [7:0]tmp_117_fu_7408_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_173 ;
  input \tmp_147_reg_10233_reg[3]_i_294 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_173_0 ;
  input \tmp_147_reg_10233_reg[3]_i_294_0 ;
  input \tmp_147_reg_10233_reg[3]_i_294_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_173_1 ;
  input \tmp_147_reg_10233_reg[3]_i_238 ;
  input \tmp_147_reg_10233_reg[3]_i_238_0 ;
  input \tmp_147_reg_10233_reg[3]_i_238_1 ;
  input \tmp_147_reg_10233_reg[3]_i_447 ;
  input \tmp_147_reg_10233_reg[3]_i_447_0 ;
  input \tmp_147_reg_10233_reg[3]_i_447_1 ;
  input \tmp_147_reg_10233_reg[3]_i_173_2 ;
  input \tmp_147_reg_10233_reg[3]_i_173_3 ;
  input \tmp_147_reg_10233_reg[3]_i_173_4 ;

  wire [7:0]tmp_117_fu_7408_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_173 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_173_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_173_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_2 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_3 ;
  wire \tmp_147_reg_10233_reg[3]_i_173_4 ;
  wire \tmp_147_reg_10233_reg[3]_i_238 ;
  wire \tmp_147_reg_10233_reg[3]_i_238_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_238_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_294 ;
  wire \tmp_147_reg_10233_reg[3]_i_294_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_294_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_447 ;
  wire \tmp_147_reg_10233_reg[3]_i_447_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_447_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1087 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_294 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_294_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_294_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [1]),
        .O(tmp_117_fu_7408_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_393 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_173_2 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_173_3 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_173_4 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [7]),
        .O(tmp_117_fu_7408_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_521 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_238 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_238_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_238_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [4]),
        .O(tmp_117_fu_7408_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_585 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_238 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_238_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_238_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [3]),
        .O(tmp_117_fu_7408_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_633 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_294 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_294_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_294_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [2]),
        .O(tmp_117_fu_7408_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_729 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_294 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_294_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_294_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [0]),
        .O(tmp_117_fu_7408_p9[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_844 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_447 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_447_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_447_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [5]),
        .O(tmp_117_fu_7408_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_876 
       (.I0(\tmp_147_reg_10233_reg[3]_i_173 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_447 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_173_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_447_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_447_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_173_1 [6]),
        .O(tmp_117_fu_7408_p9[6]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_145
   (tmp_119_fu_7502_p9,
    q0,
    \tmp_147_reg_10233_reg[3]_i_716 ,
    \tmp_147_reg_10233_reg[3]_i_484 ,
    \tmp_147_reg_10233_reg[3]_i_716_0 ,
    \tmp_147_reg_10233_reg[3]_i_716_1 ,
    \tmp_147_reg_10233_reg[3]_i_484_0 ,
    \tmp_147_reg_10233_reg[3]_i_556 ,
    \tmp_147_reg_10233_reg[3]_i_556_0 ,
    \tmp_147_reg_10233_reg[3]_i_556_1 ,
    \tmp_147_reg_10233_reg[3]_i_500 ,
    \tmp_147_reg_10233_reg[3]_i_500_0 ,
    \tmp_147_reg_10233_reg[3]_i_500_1 );
  output [7:0]tmp_119_fu_7502_p9;
  input [7:0]q0;
  input \tmp_147_reg_10233_reg[3]_i_716 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_484 ;
  input \tmp_147_reg_10233_reg[3]_i_716_0 ;
  input \tmp_147_reg_10233_reg[3]_i_716_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_484_0 ;
  input \tmp_147_reg_10233_reg[3]_i_556 ;
  input \tmp_147_reg_10233_reg[3]_i_556_0 ;
  input \tmp_147_reg_10233_reg[3]_i_556_1 ;
  input \tmp_147_reg_10233_reg[3]_i_500 ;
  input \tmp_147_reg_10233_reg[3]_i_500_0 ;
  input \tmp_147_reg_10233_reg[3]_i_500_1 ;

  wire [7:0]q0;
  wire [7:0]tmp_119_fu_7502_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_484 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_484_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_500 ;
  wire \tmp_147_reg_10233_reg[3]_i_500_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_500_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_556 ;
  wire \tmp_147_reg_10233_reg[3]_i_556_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_556_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_716 ;
  wire \tmp_147_reg_10233_reg[3]_i_716_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_716_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1032 
       (.I0(q0[4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [4]),
        .O(tmp_119_fu_7502_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1064 
       (.I0(q0[3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [3]),
        .O(tmp_119_fu_7502_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1195 
       (.I0(q0[1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_716 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_716_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_716_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [1]),
        .O(tmp_119_fu_7502_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1227 
       (.I0(q0[2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_716 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_716_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_716_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [2]),
        .O(tmp_119_fu_7502_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_901 
       (.I0(q0[6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [6]),
        .O(tmp_119_fu_7502_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_949 
       (.I0(q0[7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [7]),
        .O(tmp_119_fu_7502_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_981 
       (.I0(q0[5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_500 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_500_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_500_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [5]),
        .O(tmp_119_fu_7502_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_134 
       (.I0(q0[0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_716 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_716_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_716_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_0 [0]),
        .O(tmp_119_fu_7502_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_146
   (tmp_120_fu_7521_p9,
    \tmp_147_reg_10233_reg[3]_i_484 ,
    \tmp_147_reg_10233_reg[3]_i_716 ,
    \tmp_147_reg_10233_reg[3]_i_484_0 ,
    \tmp_147_reg_10233_reg[3]_i_716_0 ,
    \tmp_147_reg_10233_reg[3]_i_716_1 ,
    \tmp_147_reg_10233_reg[3]_i_484_1 ,
    \tmp_147_reg_10233_reg[3]_i_556 ,
    \tmp_147_reg_10233_reg[3]_i_556_0 ,
    \tmp_147_reg_10233_reg[3]_i_556_1 ,
    \tmp_147_reg_10233_reg[3]_i_500 ,
    \tmp_147_reg_10233_reg[3]_i_500_0 ,
    \tmp_147_reg_10233_reg[3]_i_500_1 );
  output [7:0]tmp_120_fu_7521_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_484 ;
  input \tmp_147_reg_10233_reg[3]_i_716 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_484_0 ;
  input \tmp_147_reg_10233_reg[3]_i_716_0 ;
  input \tmp_147_reg_10233_reg[3]_i_716_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_484_1 ;
  input \tmp_147_reg_10233_reg[3]_i_556 ;
  input \tmp_147_reg_10233_reg[3]_i_556_0 ;
  input \tmp_147_reg_10233_reg[3]_i_556_1 ;
  input \tmp_147_reg_10233_reg[3]_i_500 ;
  input \tmp_147_reg_10233_reg[3]_i_500_0 ;
  input \tmp_147_reg_10233_reg[3]_i_500_1 ;

  wire [7:0]tmp_120_fu_7521_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_484 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_484_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_484_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_500 ;
  wire \tmp_147_reg_10233_reg[3]_i_500_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_500_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_556 ;
  wire \tmp_147_reg_10233_reg[3]_i_556_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_556_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_716 ;
  wire \tmp_147_reg_10233_reg[3]_i_716_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_716_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1033 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [4]),
        .O(tmp_120_fu_7521_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1065 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [3]),
        .O(tmp_120_fu_7521_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1196 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_716 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_716_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_716_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [1]),
        .O(tmp_120_fu_7521_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1228 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_716 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_716_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_716_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [2]),
        .O(tmp_120_fu_7521_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_902 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [6]),
        .O(tmp_120_fu_7521_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_950 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_556 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_556_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_556_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [7]),
        .O(tmp_120_fu_7521_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_982 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_500 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_500_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_500_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [5]),
        .O(tmp_120_fu_7521_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_135 
       (.I0(\tmp_147_reg_10233_reg[3]_i_484 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_716 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_484_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_716_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_716_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_484_1 [0]),
        .O(tmp_120_fu_7521_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_147
   (tmp_121_fu_7540_p9,
    \tmp_147_reg_10233_reg[3]_i_485 ,
    \tmp_147_reg_10233_reg[3]_i_717 ,
    \tmp_147_reg_10233_reg[3]_i_485_0 ,
    \tmp_147_reg_10233_reg[3]_i_717_0 ,
    \tmp_147_reg_10233_reg[3]_i_717_1 ,
    \tmp_147_reg_10233_reg[3]_i_485_1 ,
    \tmp_147_reg_10233_reg[3]_i_557 ,
    \tmp_147_reg_10233_reg[3]_i_557_0 ,
    \tmp_147_reg_10233_reg[3]_i_557_1 ,
    \tmp_147_reg_10233_reg[3]_i_501 ,
    \tmp_147_reg_10233_reg[3]_i_501_0 ,
    \tmp_147_reg_10233_reg[3]_i_501_1 );
  output [7:0]tmp_121_fu_7540_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_485 ;
  input \tmp_147_reg_10233_reg[3]_i_717 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_485_0 ;
  input \tmp_147_reg_10233_reg[3]_i_717_0 ;
  input \tmp_147_reg_10233_reg[3]_i_717_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_485_1 ;
  input \tmp_147_reg_10233_reg[3]_i_557 ;
  input \tmp_147_reg_10233_reg[3]_i_557_0 ;
  input \tmp_147_reg_10233_reg[3]_i_557_1 ;
  input \tmp_147_reg_10233_reg[3]_i_501 ;
  input \tmp_147_reg_10233_reg[3]_i_501_0 ;
  input \tmp_147_reg_10233_reg[3]_i_501_1 ;

  wire [7:0]tmp_121_fu_7540_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_485 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_485_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_485_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_501 ;
  wire \tmp_147_reg_10233_reg[3]_i_501_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_501_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_557 ;
  wire \tmp_147_reg_10233_reg[3]_i_557_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_557_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_717 ;
  wire \tmp_147_reg_10233_reg[3]_i_717_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_717_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1034 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [4]),
        .O(tmp_121_fu_7540_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1066 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [3]),
        .O(tmp_121_fu_7540_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1197 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_717 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_717_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_717_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [1]),
        .O(tmp_121_fu_7540_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1229 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_717 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_717_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_717_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [2]),
        .O(tmp_121_fu_7540_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_903 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [6]),
        .O(tmp_121_fu_7540_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_951 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [7]),
        .O(tmp_121_fu_7540_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_983 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_501 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_501_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_501_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [5]),
        .O(tmp_121_fu_7540_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_136 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_717 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_717_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_717_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [0]),
        .O(tmp_121_fu_7540_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_148
   (tmp_122_fu_7559_p9,
    \tmp_147_reg_10233_reg[3]_i_485 ,
    \tmp_147_reg_10233_reg[3]_i_717 ,
    \tmp_147_reg_10233_reg[3]_i_485_0 ,
    \tmp_147_reg_10233_reg[3]_i_717_0 ,
    \tmp_147_reg_10233_reg[3]_i_717_1 ,
    \tmp_147_reg_10233_reg[3]_i_485_1 ,
    \tmp_147_reg_10233_reg[3]_i_557 ,
    \tmp_147_reg_10233_reg[3]_i_557_0 ,
    \tmp_147_reg_10233_reg[3]_i_557_1 ,
    \tmp_147_reg_10233_reg[3]_i_501 ,
    \tmp_147_reg_10233_reg[3]_i_501_0 ,
    \tmp_147_reg_10233_reg[3]_i_501_1 );
  output [7:0]tmp_122_fu_7559_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_485 ;
  input \tmp_147_reg_10233_reg[3]_i_717 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_485_0 ;
  input \tmp_147_reg_10233_reg[3]_i_717_0 ;
  input \tmp_147_reg_10233_reg[3]_i_717_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_485_1 ;
  input \tmp_147_reg_10233_reg[3]_i_557 ;
  input \tmp_147_reg_10233_reg[3]_i_557_0 ;
  input \tmp_147_reg_10233_reg[3]_i_557_1 ;
  input \tmp_147_reg_10233_reg[3]_i_501 ;
  input \tmp_147_reg_10233_reg[3]_i_501_0 ;
  input \tmp_147_reg_10233_reg[3]_i_501_1 ;

  wire [7:0]tmp_122_fu_7559_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_485 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_485_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_485_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_501 ;
  wire \tmp_147_reg_10233_reg[3]_i_501_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_501_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_557 ;
  wire \tmp_147_reg_10233_reg[3]_i_557_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_557_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_717 ;
  wire \tmp_147_reg_10233_reg[3]_i_717_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_717_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1035 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [4]),
        .O(tmp_122_fu_7559_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1067 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [3]),
        .O(tmp_122_fu_7559_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1198 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_717 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_717_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_717_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [1]),
        .O(tmp_122_fu_7559_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1230 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_717 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_717_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_717_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [2]),
        .O(tmp_122_fu_7559_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_904 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [6]),
        .O(tmp_122_fu_7559_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_952 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_557 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_557_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_557_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [7]),
        .O(tmp_122_fu_7559_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_984 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_501 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_501_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_501_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [5]),
        .O(tmp_122_fu_7559_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_137 
       (.I0(\tmp_147_reg_10233_reg[3]_i_485 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_717 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_485_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_717_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_717_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_485_1 [0]),
        .O(tmp_122_fu_7559_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_149
   (tmp_123_fu_7578_p9,
    \tmp_147_reg_10233_reg[3]_i_482 ,
    \tmp_147_reg_10233_reg[3]_i_714 ,
    \tmp_147_reg_10233_reg[3]_i_482_0 ,
    \tmp_147_reg_10233_reg[3]_i_714_0 ,
    \tmp_147_reg_10233_reg[3]_i_714_1 ,
    \tmp_147_reg_10233_reg[3]_i_482_1 ,
    \tmp_147_reg_10233_reg[3]_i_554 ,
    \tmp_147_reg_10233_reg[3]_i_554_0 ,
    \tmp_147_reg_10233_reg[3]_i_554_1 );
  output [7:0]tmp_123_fu_7578_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_482 ;
  input \tmp_147_reg_10233_reg[3]_i_714 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_482_0 ;
  input \tmp_147_reg_10233_reg[3]_i_714_0 ;
  input \tmp_147_reg_10233_reg[3]_i_714_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_482_1 ;
  input \tmp_147_reg_10233_reg[3]_i_554 ;
  input \tmp_147_reg_10233_reg[3]_i_554_0 ;
  input \tmp_147_reg_10233_reg[3]_i_554_1 ;

  wire [7:0]tmp_123_fu_7578_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_482 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_482_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_482_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_554 ;
  wire \tmp_147_reg_10233_reg[3]_i_554_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_554_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_714 ;
  wire \tmp_147_reg_10233_reg[3]_i_714_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_714_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1028 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [4]),
        .O(tmp_123_fu_7578_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1060 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [3]),
        .O(tmp_123_fu_7578_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1191 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_714 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_714_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_714_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [1]),
        .O(tmp_123_fu_7578_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1223 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_714 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_714_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_714_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [2]),
        .O(tmp_123_fu_7578_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_897 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [6]),
        .O(tmp_123_fu_7578_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_945 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [7]),
        .O(tmp_123_fu_7578_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_977 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [5]),
        .O(tmp_123_fu_7578_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_130 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_714 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_714_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_714_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [0]),
        .O(tmp_123_fu_7578_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_150
   (tmp_124_fu_7597_p9,
    \tmp_147_reg_10233_reg[3]_i_482 ,
    \tmp_147_reg_10233_reg[3]_i_714 ,
    \tmp_147_reg_10233_reg[3]_i_482_0 ,
    \tmp_147_reg_10233_reg[3]_i_714_0 ,
    \tmp_147_reg_10233_reg[3]_i_714_1 ,
    \tmp_147_reg_10233_reg[3]_i_482_1 ,
    \tmp_147_reg_10233_reg[3]_i_554 ,
    \tmp_147_reg_10233_reg[3]_i_554_0 ,
    \tmp_147_reg_10233_reg[3]_i_554_1 );
  output [7:0]tmp_124_fu_7597_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_482 ;
  input \tmp_147_reg_10233_reg[3]_i_714 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_482_0 ;
  input \tmp_147_reg_10233_reg[3]_i_714_0 ;
  input \tmp_147_reg_10233_reg[3]_i_714_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_482_1 ;
  input \tmp_147_reg_10233_reg[3]_i_554 ;
  input \tmp_147_reg_10233_reg[3]_i_554_0 ;
  input \tmp_147_reg_10233_reg[3]_i_554_1 ;

  wire [7:0]tmp_124_fu_7597_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_482 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_482_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_482_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_554 ;
  wire \tmp_147_reg_10233_reg[3]_i_554_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_554_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_714 ;
  wire \tmp_147_reg_10233_reg[3]_i_714_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_714_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1029 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [4]),
        .O(tmp_124_fu_7597_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1061 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [3]),
        .O(tmp_124_fu_7597_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1192 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_714 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_714_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_714_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [1]),
        .O(tmp_124_fu_7597_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1224 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_714 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_714_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_714_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [2]),
        .O(tmp_124_fu_7597_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_898 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [6]),
        .O(tmp_124_fu_7597_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_946 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [7]),
        .O(tmp_124_fu_7597_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_978 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_554 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_554_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_554_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [5]),
        .O(tmp_124_fu_7597_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_131 
       (.I0(\tmp_147_reg_10233_reg[3]_i_482 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_714 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_482_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_714_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_714_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_482_1 [0]),
        .O(tmp_124_fu_7597_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_151
   (tmp_125_fu_7616_p9,
    \tmp_147_reg_10233_reg[3]_i_483 ,
    \tmp_147_reg_10233_reg[3]_i_715 ,
    \tmp_147_reg_10233_reg[3]_i_483_0 ,
    \tmp_147_reg_10233_reg[3]_i_715_0 ,
    \tmp_147_reg_10233_reg[3]_i_715_1 ,
    \tmp_147_reg_10233_reg[3]_i_483_1 ,
    \tmp_147_reg_10233_reg[3]_i_555 ,
    \tmp_147_reg_10233_reg[3]_i_555_0 ,
    \tmp_147_reg_10233_reg[3]_i_555_1 );
  output [7:0]tmp_125_fu_7616_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_483 ;
  input \tmp_147_reg_10233_reg[3]_i_715 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_483_0 ;
  input \tmp_147_reg_10233_reg[3]_i_715_0 ;
  input \tmp_147_reg_10233_reg[3]_i_715_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_483_1 ;
  input \tmp_147_reg_10233_reg[3]_i_555 ;
  input \tmp_147_reg_10233_reg[3]_i_555_0 ;
  input \tmp_147_reg_10233_reg[3]_i_555_1 ;

  wire [7:0]tmp_125_fu_7616_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_483 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_483_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_483_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_555 ;
  wire \tmp_147_reg_10233_reg[3]_i_555_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_555_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_715 ;
  wire \tmp_147_reg_10233_reg[3]_i_715_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_715_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1030 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [4]),
        .O(tmp_125_fu_7616_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1062 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [3]),
        .O(tmp_125_fu_7616_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1193 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_715 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_715_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_715_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [1]),
        .O(tmp_125_fu_7616_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1225 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_715 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_715_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_715_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [2]),
        .O(tmp_125_fu_7616_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_899 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [6]),
        .O(tmp_125_fu_7616_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_947 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [7]),
        .O(tmp_125_fu_7616_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_979 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [5]),
        .O(tmp_125_fu_7616_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_132 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_715 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_715_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_715_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [0]),
        .O(tmp_125_fu_7616_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_152
   (tmp_126_fu_7635_p9,
    \tmp_147_reg_10233_reg[3]_i_483 ,
    \tmp_147_reg_10233_reg[3]_i_715 ,
    \tmp_147_reg_10233_reg[3]_i_483_0 ,
    \tmp_147_reg_10233_reg[3]_i_715_0 ,
    \tmp_147_reg_10233_reg[3]_i_715_1 ,
    \tmp_147_reg_10233_reg[3]_i_483_1 ,
    \tmp_147_reg_10233_reg[3]_i_555 ,
    \tmp_147_reg_10233_reg[3]_i_555_0 ,
    \tmp_147_reg_10233_reg[3]_i_555_1 );
  output [7:0]tmp_126_fu_7635_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_483 ;
  input \tmp_147_reg_10233_reg[3]_i_715 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_483_0 ;
  input \tmp_147_reg_10233_reg[3]_i_715_0 ;
  input \tmp_147_reg_10233_reg[3]_i_715_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_483_1 ;
  input \tmp_147_reg_10233_reg[3]_i_555 ;
  input \tmp_147_reg_10233_reg[3]_i_555_0 ;
  input \tmp_147_reg_10233_reg[3]_i_555_1 ;

  wire [7:0]tmp_126_fu_7635_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_483 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_483_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_483_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_555 ;
  wire \tmp_147_reg_10233_reg[3]_i_555_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_555_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_715 ;
  wire \tmp_147_reg_10233_reg[3]_i_715_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_715_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1031 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [4]),
        .O(tmp_126_fu_7635_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1063 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [3]),
        .O(tmp_126_fu_7635_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1194 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_715 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_715_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_715_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [1]),
        .O(tmp_126_fu_7635_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1226 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_715 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_715_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_715_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [2]),
        .O(tmp_126_fu_7635_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_900 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [6]),
        .O(tmp_126_fu_7635_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_948 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [7]),
        .O(tmp_126_fu_7635_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_980 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_555 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_555_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_555_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [5]),
        .O(tmp_126_fu_7635_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_133 
       (.I0(\tmp_147_reg_10233_reg[3]_i_483 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_715 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_483_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_715_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_715_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_483_1 [0]),
        .O(tmp_126_fu_7635_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_153
   (tmp_127_fu_7654_p9,
    \tmp_147_reg_10233_reg[3]_i_480 ,
    \tmp_147_reg_10233_reg[3]_i_712 ,
    \tmp_147_reg_10233_reg[3]_i_480_0 ,
    \tmp_147_reg_10233_reg[3]_i_712_0 ,
    \tmp_147_reg_10233_reg[3]_i_712_1 ,
    \tmp_147_reg_10233_reg[3]_i_480_1 ,
    \tmp_147_reg_10233_reg[3]_i_552 ,
    \tmp_147_reg_10233_reg[3]_i_552_0 ,
    \tmp_147_reg_10233_reg[3]_i_552_1 );
  output [7:0]tmp_127_fu_7654_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_480 ;
  input \tmp_147_reg_10233_reg[3]_i_712 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_480_0 ;
  input \tmp_147_reg_10233_reg[3]_i_712_0 ;
  input \tmp_147_reg_10233_reg[3]_i_712_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_480_1 ;
  input \tmp_147_reg_10233_reg[3]_i_552 ;
  input \tmp_147_reg_10233_reg[3]_i_552_0 ;
  input \tmp_147_reg_10233_reg[3]_i_552_1 ;

  wire [7:0]tmp_127_fu_7654_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_480 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_480_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_480_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_552 ;
  wire \tmp_147_reg_10233_reg[3]_i_552_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_552_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_712 ;
  wire \tmp_147_reg_10233_reg[3]_i_712_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_712_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1024 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [4]),
        .O(tmp_127_fu_7654_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1056 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [3]),
        .O(tmp_127_fu_7654_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1187 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_712 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_712_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_712_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [1]),
        .O(tmp_127_fu_7654_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1219 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_712 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_712_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_712_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [2]),
        .O(tmp_127_fu_7654_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_893 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [6]),
        .O(tmp_127_fu_7654_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_941 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [7]),
        .O(tmp_127_fu_7654_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_973 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [5]),
        .O(tmp_127_fu_7654_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_126 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_712 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_712_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_712_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [0]),
        .O(tmp_127_fu_7654_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_154
   (tmp_128_fu_7673_p9,
    \tmp_147_reg_10233_reg[3]_i_480 ,
    \tmp_147_reg_10233_reg[3]_i_712 ,
    \tmp_147_reg_10233_reg[3]_i_480_0 ,
    \tmp_147_reg_10233_reg[3]_i_712_0 ,
    \tmp_147_reg_10233_reg[3]_i_712_1 ,
    \tmp_147_reg_10233_reg[3]_i_480_1 ,
    \tmp_147_reg_10233_reg[3]_i_552 ,
    \tmp_147_reg_10233_reg[3]_i_552_0 ,
    \tmp_147_reg_10233_reg[3]_i_552_1 );
  output [7:0]tmp_128_fu_7673_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_480 ;
  input \tmp_147_reg_10233_reg[3]_i_712 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_480_0 ;
  input \tmp_147_reg_10233_reg[3]_i_712_0 ;
  input \tmp_147_reg_10233_reg[3]_i_712_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_480_1 ;
  input \tmp_147_reg_10233_reg[3]_i_552 ;
  input \tmp_147_reg_10233_reg[3]_i_552_0 ;
  input \tmp_147_reg_10233_reg[3]_i_552_1 ;

  wire [7:0]tmp_128_fu_7673_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_480 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_480_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_480_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_552 ;
  wire \tmp_147_reg_10233_reg[3]_i_552_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_552_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_712 ;
  wire \tmp_147_reg_10233_reg[3]_i_712_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_712_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1025 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [4]),
        .O(tmp_128_fu_7673_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1057 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [3]),
        .O(tmp_128_fu_7673_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1188 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_712 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_712_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_712_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [1]),
        .O(tmp_128_fu_7673_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1220 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_712 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_712_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_712_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [2]),
        .O(tmp_128_fu_7673_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_894 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [6]),
        .O(tmp_128_fu_7673_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_942 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [7]),
        .O(tmp_128_fu_7673_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_974 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_552 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_552_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_552_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [5]),
        .O(tmp_128_fu_7673_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_127 
       (.I0(\tmp_147_reg_10233_reg[3]_i_480 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_712 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_480_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_712_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_712_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_480_1 [0]),
        .O(tmp_128_fu_7673_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_155
   (tmp_129_fu_7692_p9,
    \tmp_147_reg_10233_reg[3]_i_481 ,
    \tmp_147_reg_10233_reg[3]_i_713 ,
    \tmp_147_reg_10233_reg[3]_i_481_0 ,
    \tmp_147_reg_10233_reg[3]_i_713_0 ,
    \tmp_147_reg_10233_reg[3]_i_713_1 ,
    \tmp_147_reg_10233_reg[3]_i_481_1 ,
    \tmp_147_reg_10233_reg[3]_i_553 ,
    \tmp_147_reg_10233_reg[3]_i_553_0 ,
    \tmp_147_reg_10233_reg[3]_i_553_1 );
  output [7:0]tmp_129_fu_7692_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_481 ;
  input \tmp_147_reg_10233_reg[3]_i_713 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_481_0 ;
  input \tmp_147_reg_10233_reg[3]_i_713_0 ;
  input \tmp_147_reg_10233_reg[3]_i_713_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_481_1 ;
  input \tmp_147_reg_10233_reg[3]_i_553 ;
  input \tmp_147_reg_10233_reg[3]_i_553_0 ;
  input \tmp_147_reg_10233_reg[3]_i_553_1 ;

  wire [7:0]tmp_129_fu_7692_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_481 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_481_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_481_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_553 ;
  wire \tmp_147_reg_10233_reg[3]_i_553_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_553_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_713 ;
  wire \tmp_147_reg_10233_reg[3]_i_713_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_713_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1026 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [4]),
        .O(tmp_129_fu_7692_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1058 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [3]),
        .O(tmp_129_fu_7692_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1189 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_713 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_713_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_713_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [1]),
        .O(tmp_129_fu_7692_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1221 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_713 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_713_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_713_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [2]),
        .O(tmp_129_fu_7692_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_895 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [6]),
        .O(tmp_129_fu_7692_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_943 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [7]),
        .O(tmp_129_fu_7692_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_975 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [5]),
        .O(tmp_129_fu_7692_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_128 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_713 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_713_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_713_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [0]),
        .O(tmp_129_fu_7692_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_156
   (tmp_130_fu_7711_p9,
    \tmp_147_reg_10233_reg[3]_i_481 ,
    \tmp_147_reg_10233_reg[3]_i_713 ,
    \tmp_147_reg_10233_reg[3]_i_481_0 ,
    \tmp_147_reg_10233_reg[3]_i_713_0 ,
    \tmp_147_reg_10233_reg[3]_i_713_1 ,
    \tmp_147_reg_10233_reg[3]_i_481_1 ,
    \tmp_147_reg_10233_reg[3]_i_553 ,
    \tmp_147_reg_10233_reg[3]_i_553_0 ,
    \tmp_147_reg_10233_reg[3]_i_553_1 );
  output [7:0]tmp_130_fu_7711_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_481 ;
  input \tmp_147_reg_10233_reg[3]_i_713 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_481_0 ;
  input \tmp_147_reg_10233_reg[3]_i_713_0 ;
  input \tmp_147_reg_10233_reg[3]_i_713_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_481_1 ;
  input \tmp_147_reg_10233_reg[3]_i_553 ;
  input \tmp_147_reg_10233_reg[3]_i_553_0 ;
  input \tmp_147_reg_10233_reg[3]_i_553_1 ;

  wire [7:0]tmp_130_fu_7711_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_481 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_481_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_481_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_553 ;
  wire \tmp_147_reg_10233_reg[3]_i_553_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_553_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_713 ;
  wire \tmp_147_reg_10233_reg[3]_i_713_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_713_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1027 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [4]),
        .O(tmp_130_fu_7711_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1059 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [3]),
        .O(tmp_130_fu_7711_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1190 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_713 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_713_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_713_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [1]),
        .O(tmp_130_fu_7711_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1222 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_713 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_713_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_713_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [2]),
        .O(tmp_130_fu_7711_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_896 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [6]),
        .O(tmp_130_fu_7711_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_944 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [7]),
        .O(tmp_130_fu_7711_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_976 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_553 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_553_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_553_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [5]),
        .O(tmp_130_fu_7711_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_129 
       (.I0(\tmp_147_reg_10233_reg[3]_i_481 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_713 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_481_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_713_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_713_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_481_1 [0]),
        .O(tmp_130_fu_7711_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_157
   (tmp_131_fu_7730_p9,
    \tmp_147_reg_10233_reg[3]_i_478 ,
    \tmp_147_reg_10233_reg[3]_i_710 ,
    \tmp_147_reg_10233_reg[3]_i_478_0 ,
    \tmp_147_reg_10233_reg[3]_i_710_0 ,
    \tmp_147_reg_10233_reg[3]_i_710_1 ,
    \tmp_147_reg_10233_reg[3]_i_478_1 ,
    \tmp_147_reg_10233_reg[3]_i_550 ,
    \tmp_147_reg_10233_reg[3]_i_550_0 ,
    \tmp_147_reg_10233_reg[3]_i_550_1 );
  output [7:0]tmp_131_fu_7730_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_478 ;
  input \tmp_147_reg_10233_reg[3]_i_710 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_478_0 ;
  input \tmp_147_reg_10233_reg[3]_i_710_0 ;
  input \tmp_147_reg_10233_reg[3]_i_710_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_478_1 ;
  input \tmp_147_reg_10233_reg[3]_i_550 ;
  input \tmp_147_reg_10233_reg[3]_i_550_0 ;
  input \tmp_147_reg_10233_reg[3]_i_550_1 ;

  wire [7:0]tmp_131_fu_7730_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_478 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_478_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_478_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_550 ;
  wire \tmp_147_reg_10233_reg[3]_i_550_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_550_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_710 ;
  wire \tmp_147_reg_10233_reg[3]_i_710_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_710_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1020 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [4]),
        .O(tmp_131_fu_7730_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1052 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [3]),
        .O(tmp_131_fu_7730_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1183 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_710 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_710_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_710_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [1]),
        .O(tmp_131_fu_7730_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1215 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_710 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_710_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_710_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [2]),
        .O(tmp_131_fu_7730_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_889 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [6]),
        .O(tmp_131_fu_7730_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_937 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [7]),
        .O(tmp_131_fu_7730_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_969 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [5]),
        .O(tmp_131_fu_7730_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_122 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_710 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_710_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_710_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [0]),
        .O(tmp_131_fu_7730_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_158
   (tmp_132_fu_7749_p9,
    \tmp_147_reg_10233_reg[3]_i_478 ,
    \tmp_147_reg_10233_reg[3]_i_710 ,
    \tmp_147_reg_10233_reg[3]_i_478_0 ,
    \tmp_147_reg_10233_reg[3]_i_710_0 ,
    \tmp_147_reg_10233_reg[3]_i_710_1 ,
    \tmp_147_reg_10233_reg[3]_i_478_1 ,
    \tmp_147_reg_10233_reg[3]_i_550 ,
    \tmp_147_reg_10233_reg[3]_i_550_0 ,
    \tmp_147_reg_10233_reg[3]_i_550_1 );
  output [7:0]tmp_132_fu_7749_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_478 ;
  input \tmp_147_reg_10233_reg[3]_i_710 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_478_0 ;
  input \tmp_147_reg_10233_reg[3]_i_710_0 ;
  input \tmp_147_reg_10233_reg[3]_i_710_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_478_1 ;
  input \tmp_147_reg_10233_reg[3]_i_550 ;
  input \tmp_147_reg_10233_reg[3]_i_550_0 ;
  input \tmp_147_reg_10233_reg[3]_i_550_1 ;

  wire [7:0]tmp_132_fu_7749_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_478 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_478_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_478_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_550 ;
  wire \tmp_147_reg_10233_reg[3]_i_550_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_550_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_710 ;
  wire \tmp_147_reg_10233_reg[3]_i_710_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_710_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1021 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [4]),
        .O(tmp_132_fu_7749_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1053 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [3]),
        .O(tmp_132_fu_7749_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1184 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_710 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_710_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_710_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [1]),
        .O(tmp_132_fu_7749_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1216 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_710 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_710_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_710_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [2]),
        .O(tmp_132_fu_7749_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_890 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [6]),
        .O(tmp_132_fu_7749_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_938 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [7]),
        .O(tmp_132_fu_7749_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_970 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_550 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_550_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_550_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [5]),
        .O(tmp_132_fu_7749_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_123 
       (.I0(\tmp_147_reg_10233_reg[3]_i_478 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_710 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_478_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_710_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_710_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_478_1 [0]),
        .O(tmp_132_fu_7749_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_159
   (tmp_133_fu_7768_p9,
    \tmp_147_reg_10233_reg[3]_i_479 ,
    \tmp_147_reg_10233_reg[3]_i_711 ,
    \tmp_147_reg_10233_reg[3]_i_479_0 ,
    \tmp_147_reg_10233_reg[3]_i_711_0 ,
    \tmp_147_reg_10233_reg[3]_i_711_1 ,
    \tmp_147_reg_10233_reg[3]_i_479_1 ,
    \tmp_147_reg_10233_reg[3]_i_567 ,
    \tmp_147_reg_10233_reg[3]_i_567_0 ,
    \tmp_147_reg_10233_reg[3]_i_567_1 ,
    \tmp_147_reg_10233_reg[3]_i_551 ,
    \tmp_147_reg_10233_reg[3]_i_551_0 ,
    \tmp_147_reg_10233_reg[3]_i_551_1 );
  output [7:0]tmp_133_fu_7768_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_479 ;
  input \tmp_147_reg_10233_reg[3]_i_711 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_479_0 ;
  input \tmp_147_reg_10233_reg[3]_i_711_0 ;
  input \tmp_147_reg_10233_reg[3]_i_711_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_479_1 ;
  input \tmp_147_reg_10233_reg[3]_i_567 ;
  input \tmp_147_reg_10233_reg[3]_i_567_0 ;
  input \tmp_147_reg_10233_reg[3]_i_567_1 ;
  input \tmp_147_reg_10233_reg[3]_i_551 ;
  input \tmp_147_reg_10233_reg[3]_i_551_0 ;
  input \tmp_147_reg_10233_reg[3]_i_551_1 ;

  wire [7:0]tmp_133_fu_7768_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_479 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_479_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_479_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_551 ;
  wire \tmp_147_reg_10233_reg[3]_i_551_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_551_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_567 ;
  wire \tmp_147_reg_10233_reg[3]_i_567_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_567_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_711 ;
  wire \tmp_147_reg_10233_reg[3]_i_711_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_711_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1022 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_551 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_551_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_551_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [4]),
        .O(tmp_133_fu_7768_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1054 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [3]),
        .O(tmp_133_fu_7768_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1185 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_711 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_711_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_711_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [1]),
        .O(tmp_133_fu_7768_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1217 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_711 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_711_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_711_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [2]),
        .O(tmp_133_fu_7768_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_891 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [6]),
        .O(tmp_133_fu_7768_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_939 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [7]),
        .O(tmp_133_fu_7768_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_971 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [5]),
        .O(tmp_133_fu_7768_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_124 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_711 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_711_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_711_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [0]),
        .O(tmp_133_fu_7768_p9[0]));
endmodule

(* ORIG_REF_NAME = "sobel_hls_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_160
   (tmp_134_fu_7787_p9,
    \tmp_147_reg_10233_reg[3]_i_479 ,
    \tmp_147_reg_10233_reg[3]_i_711 ,
    \tmp_147_reg_10233_reg[3]_i_479_0 ,
    \tmp_147_reg_10233_reg[3]_i_711_0 ,
    \tmp_147_reg_10233_reg[3]_i_711_1 ,
    \tmp_147_reg_10233_reg[3]_i_479_1 ,
    \tmp_147_reg_10233_reg[3]_i_567 ,
    \tmp_147_reg_10233_reg[3]_i_567_0 ,
    \tmp_147_reg_10233_reg[3]_i_567_1 ,
    \tmp_147_reg_10233_reg[3]_i_551 ,
    \tmp_147_reg_10233_reg[3]_i_551_0 ,
    \tmp_147_reg_10233_reg[3]_i_551_1 );
  output [7:0]tmp_134_fu_7787_p9;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_479 ;
  input \tmp_147_reg_10233_reg[3]_i_711 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_479_0 ;
  input \tmp_147_reg_10233_reg[3]_i_711_0 ;
  input \tmp_147_reg_10233_reg[3]_i_711_1 ;
  input [7:0]\tmp_147_reg_10233_reg[3]_i_479_1 ;
  input \tmp_147_reg_10233_reg[3]_i_567 ;
  input \tmp_147_reg_10233_reg[3]_i_567_0 ;
  input \tmp_147_reg_10233_reg[3]_i_567_1 ;
  input \tmp_147_reg_10233_reg[3]_i_551 ;
  input \tmp_147_reg_10233_reg[3]_i_551_0 ;
  input \tmp_147_reg_10233_reg[3]_i_551_1 ;

  wire [7:0]tmp_134_fu_7787_p9;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_479 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_479_0 ;
  wire [7:0]\tmp_147_reg_10233_reg[3]_i_479_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_551 ;
  wire \tmp_147_reg_10233_reg[3]_i_551_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_551_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_567 ;
  wire \tmp_147_reg_10233_reg[3]_i_567_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_567_1 ;
  wire \tmp_147_reg_10233_reg[3]_i_711 ;
  wire \tmp_147_reg_10233_reg[3]_i_711_0 ;
  wire \tmp_147_reg_10233_reg[3]_i_711_1 ;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1023 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [4]),
        .I1(\tmp_147_reg_10233_reg[3]_i_551 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [4]),
        .I3(\tmp_147_reg_10233_reg[3]_i_551_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_551_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [4]),
        .O(tmp_134_fu_7787_p9[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1055 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [3]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [3]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [3]),
        .O(tmp_134_fu_7787_p9[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1186 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [1]),
        .I1(\tmp_147_reg_10233_reg[3]_i_711 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [1]),
        .I3(\tmp_147_reg_10233_reg[3]_i_711_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_711_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [1]),
        .O(tmp_134_fu_7787_p9[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_1218 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [2]),
        .I1(\tmp_147_reg_10233_reg[3]_i_711 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [2]),
        .I3(\tmp_147_reg_10233_reg[3]_i_711_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_711_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [2]),
        .O(tmp_134_fu_7787_p9[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_892 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [6]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [6]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [6]),
        .O(tmp_134_fu_7787_p9[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_940 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [7]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [7]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [7]),
        .O(tmp_134_fu_7787_p9[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tmp_147_reg_10233[3]_i_972 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [5]),
        .I1(\tmp_147_reg_10233_reg[3]_i_567 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [5]),
        .I3(\tmp_147_reg_10233_reg[3]_i_567_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_567_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [5]),
        .O(tmp_134_fu_7787_p9[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \trunc_ln50_reg_10238[7]_i_125 
       (.I0(\tmp_147_reg_10233_reg[3]_i_479 [0]),
        .I1(\tmp_147_reg_10233_reg[3]_i_711 ),
        .I2(\tmp_147_reg_10233_reg[3]_i_479_0 [0]),
        .I3(\tmp_147_reg_10233_reg[3]_i_711_0 ),
        .I4(\tmp_147_reg_10233_reg[3]_i_711_1 ),
        .I5(\tmp_147_reg_10233_reg[3]_i_479_1 [0]),
        .O(tmp_134_fu_7787_p9[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1
   (ap_clk_0,
    ap_clk_1,
    select_ln40_2_reg_8125_pp0_iter1_reg,
    ap_clk);
  output ap_clk_0;
  output ap_clk_1;
  input [7:0]select_ln40_2_reg_8125_pp0_iter1_reg;
  input ap_clk;

  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter1_reg;
  wire sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_0;
  wire sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_1;

  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_0),
        .Q(ap_clk_1));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_1),
        .Q(ap_clk_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1_divider sobel_hls_urem_8ns_3ns_2_12_1_divider_u
       (.ap_clk(ap_clk),
        .\loop[6].dividend_tmp_reg[7][7]__0_0 (sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_1),
        .\loop[6].remd_tmp_reg[7][6]_0 (sobel_hls_urem_8ns_3ns_2_12_1_divider_u_n_0),
        .select_ln40_2_reg_8125_pp0_iter1_reg(select_ln40_2_reg_8125_pp0_iter1_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_8ns_3ns_2_12_1_divider
   (\loop[6].remd_tmp_reg[7][6]_0 ,
    \loop[6].dividend_tmp_reg[7][7]__0_0 ,
    select_ln40_2_reg_8125_pp0_iter1_reg,
    ap_clk);
  output \loop[6].remd_tmp_reg[7][6]_0 ;
  output \loop[6].dividend_tmp_reg[7][7]__0_0 ;
  input [7:0]select_ln40_2_reg_8125_pp0_iter1_reg;
  input ap_clk;

  wire ap_clk;
  wire [8:8]\cal_tmp[6]__21 ;
  wire \loop[0].dividend_tmp_reg_n_0_[1][6] ;
  wire \loop[0].dividend_tmp_reg_n_0_[1][7] ;
  wire [0:0]\loop[0].remd_tmp_reg[1]_6 ;
  wire \loop[1].dividend_tmp_reg[2][6]_srl2_n_0 ;
  wire \loop[1].dividend_tmp_reg_n_0_[2][7] ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_0 ;
  wire [1:0]\loop[1].remd_tmp_reg[2]_0 ;
  wire \loop[2].dividend_tmp_reg[3][6]_srl3_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][7]__0_n_0 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire [2:0]\loop[2].remd_tmp_reg[3]_1 ;
  wire \loop[3].dividend_tmp_reg[4][6]_srl4_n_0 ;
  wire \loop[3].dividend_tmp_reg[4][7]__0_n_0 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire [3:0]\loop[3].remd_tmp_reg[4]_2 ;
  wire \loop[4].dividend_tmp_reg[5][6]_srl5_n_0 ;
  wire \loop[4].dividend_tmp_reg[5][7]__0_n_0 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire [4:0]\loop[4].remd_tmp_reg[5]_3 ;
  wire \loop[5].dividend_tmp_reg[6][6]_srl6_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][7]__0_n_0 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire [5:0]\loop[5].remd_tmp_reg[6]_4 ;
  wire \loop[6].dividend_tmp_reg[7][7]__0_0 ;
  wire \loop[6].dividend_tmp_reg[7][7]__0_n_0 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_3_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_2_n_0 ;
  wire \loop[6].remd_tmp_reg[7][6]_0 ;
  wire [6:0]\loop[6].remd_tmp_reg[7]_5 ;
  wire \remd_reg[1]_srl2_i_2_n_0 ;
  wire [7:0]select_ln40_2_reg_8125_pp0_iter1_reg;

  FDRE \loop[0].dividend_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[5]),
        .Q(\loop[0].dividend_tmp_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \loop[0].dividend_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[6]),
        .Q(\loop[0].dividend_tmp_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[7]),
        .Q(\loop[0].remd_tmp_reg[1]_6 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[1].dividend_tmp_reg[2][6]_srl2 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[4]),
        .Q(\loop[1].dividend_tmp_reg[2][6]_srl2_n_0 ));
  FDRE \loop[1].dividend_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[0].dividend_tmp_reg_n_0_[1][6] ),
        .Q(\loop[1].dividend_tmp_reg_n_0_[2][7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_6 ),
        .I1(\loop[0].dividend_tmp_reg_n_0_[1][7] ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_6 ),
        .I1(\loop[0].dividend_tmp_reg_n_0_[1][7] ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_0 [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[2].dividend_tmp_reg[3][6]_srl3 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[3]),
        .Q(\loop[2].dividend_tmp_reg[3][6]_srl3_n_0 ));
  FDRE \loop[2].dividend_tmp_reg[3][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[1].dividend_tmp_reg[2][6]_srl2_n_0 ),
        .Q(\loop[2].dividend_tmp_reg[3][7]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_0 [0]),
        .I1(\loop[1].remd_tmp_reg[2]_0 [1]),
        .I2(\loop[1].dividend_tmp_reg_n_0_[2][7] ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_0 [1]),
        .I1(\loop[1].remd_tmp_reg[2]_0 [0]),
        .I2(\loop[1].dividend_tmp_reg_n_0_[2][7] ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_0 [1]),
        .I1(\loop[1].remd_tmp_reg[2]_0 [0]),
        .I2(\loop[1].dividend_tmp_reg_n_0_[2][7] ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_1 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_1 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_1 [2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[3].dividend_tmp_reg[4][6]_srl4 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[2]),
        .Q(\loop[3].dividend_tmp_reg[4][6]_srl4_n_0 ));
  FDRE \loop[3].dividend_tmp_reg[4][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[2].dividend_tmp_reg[3][6]_srl3_n_0 ),
        .Q(\loop[3].dividend_tmp_reg[4][7]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_1 [2]),
        .I1(\loop[2].remd_tmp_reg[3]_1 [1]),
        .I2(\loop[2].remd_tmp_reg[3]_1 [0]),
        .I3(\loop[2].dividend_tmp_reg[3][7]__0_n_0 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][7]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_1 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_1 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_1 [2]),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][7]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_1 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_1 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_1 [2]),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][7]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_1 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_1 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_1 [2]),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_2 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_2 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_2 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_2 [3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[4].dividend_tmp_reg[5][6]_srl5 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[1]),
        .Q(\loop[4].dividend_tmp_reg[5][6]_srl5_n_0 ));
  FDRE \loop[4].dividend_tmp_reg[5][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[3].dividend_tmp_reg[4][6]_srl4_n_0 ),
        .Q(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_2 [3]),
        .I1(\loop[3].remd_tmp_reg[4]_2 [0]),
        .I2(\loop[3].remd_tmp_reg[4]_2 [1]),
        .I3(\loop[3].remd_tmp_reg[4]_2 [2]),
        .I4(\loop[3].dividend_tmp_reg[4][7]__0_n_0 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_2 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_2 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_2 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][7]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_2 [3]),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC333C222)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_2 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_2 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_2 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][7]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_2 [3]),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hA999A888)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_2 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_2 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_2 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][7]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_2 [3]),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_2 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_2 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_2 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][7]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_2 [3]),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_3 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_3 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_3 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_3 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_3 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372/urem_8ns_3ns_2_12_1_U57/sobel_hls_urem_8ns_3ns_2_12_1_divider_u/loop[5].dividend_tmp_reg[6][6]_srl6 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(select_ln40_2_reg_8125_pp0_iter1_reg[0]),
        .Q(\loop[5].dividend_tmp_reg[6][6]_srl6_n_0 ));
  FDRE \loop[5].dividend_tmp_reg[6][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[4].dividend_tmp_reg[5][6]_srl5_n_0 ),
        .Q(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000001FFFFFEFE)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_3 [4]),
        .I1(\loop[4].remd_tmp_reg[5]_3 [2]),
        .I2(\loop[4].remd_tmp_reg[5]_3 [1]),
        .I3(\loop[4].remd_tmp_reg[5]_3 [0]),
        .I4(\loop[4].remd_tmp_reg[5]_3 [3]),
        .I5(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C3C38)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_3 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_3 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_3 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_3 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_3 [4]),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC03FC03FC03FC02A)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_3 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_3 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_3 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_3 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_3 [4]),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0003FFFC0002A)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_3 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_3 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_3 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_3 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_3 [4]),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA95AAAAAA80)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_3 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_3 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_3 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_3 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_3 [4]),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA00000000)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_3 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][7]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_3 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_3 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_3 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_3 [4]),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_4 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_4 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_4 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_4 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_4 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_4 [5]),
        .R(1'b0));
  FDRE \loop[6].dividend_tmp_reg[7][7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[5].dividend_tmp_reg[6][6]_srl6_n_0 ),
        .Q(\loop[6].dividend_tmp_reg[7][7]__0_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\cal_tmp[6]__21 ),
        .I1(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].remd_tmp_reg[6]_4 [0]),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hA999)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [1]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_4 [0]),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFEEE0111)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [1]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_4 [0]),
        .I4(\loop[5].remd_tmp_reg[6]_4 [2]),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA999)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [3]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].remd_tmp_reg[6]_4 [0]),
        .I3(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .I4(\loop[5].remd_tmp_reg[6]_4 [2]),
        .I5(\loop[5].remd_tmp_reg[6]_4 [1]),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[6].remd_tmp[7][4]_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [3]),
        .I1(\loop[5].remd_tmp_reg[6]_4 [4]),
        .I2(\loop[5].remd_tmp_reg[6]_4 [5]),
        .I3(\loop[6].remd_tmp[7][4]_i_3_n_0 ),
        .O(\cal_tmp[6]__21 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \loop[6].remd_tmp[7][4]_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [1]),
        .I1(\loop[5].remd_tmp_reg[6]_4 [2]),
        .I2(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_4 [0]),
        .O(\loop[6].remd_tmp[7][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [4]),
        .I1(\loop[6].remd_tmp[7][6]_i_2_n_0 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [4]),
        .I1(\loop[6].remd_tmp[7][6]_i_2_n_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_4 [5]),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \loop[6].remd_tmp[7][6]_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_4 [1]),
        .I1(\loop[5].remd_tmp_reg[6]_4 [2]),
        .I2(\loop[5].dividend_tmp_reg[6][7]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_4 [0]),
        .I4(\cal_tmp[6]__21 ),
        .I5(\loop[5].remd_tmp_reg[6]_4 [3]),
        .O(\loop[6].remd_tmp[7][6]_i_2_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_5 [6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \remd_reg[0]_srl2_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_5 [6]),
        .I1(\remd_reg[1]_srl2_i_2_n_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_5 [5]),
        .I3(\loop[6].dividend_tmp_reg[7][7]__0_n_0 ),
        .O(\loop[6].remd_tmp_reg[7][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \remd_reg[1]_srl2_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][7]__0_n_0 ),
        .I1(\loop[6].remd_tmp_reg[7]_5 [5]),
        .I2(\remd_reg[1]_srl2_i_2_n_0 ),
        .I3(\loop[6].remd_tmp_reg[7]_5 [6]),
        .I4(\loop[6].remd_tmp_reg[7]_5 [0]),
        .O(\loop[6].dividend_tmp_reg[7][7]__0_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \remd_reg[1]_srl2_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_5 [3]),
        .I1(\loop[6].dividend_tmp_reg[7][7]__0_n_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_5 [0]),
        .I3(\loop[6].remd_tmp_reg[7]_5 [1]),
        .I4(\loop[6].remd_tmp_reg[7]_5 [2]),
        .I5(\loop[6].remd_tmp_reg[7]_5 [4]),
        .O(\remd_reg[1]_srl2_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1
   (ap_block_pp0_stage0_subdone,
    D,
    we0,
    ap_enable_reg_pp0_iter13_reg,
    ap_enable_reg_pp0_iter13_reg_0,
    ap_enable_reg_pp0_iter13_reg_1,
    ap_enable_reg_pp0_iter13_reg_2,
    ap_enable_reg_pp0_iter13_reg_3,
    ap_enable_reg_pp0_iter13_reg_4,
    ap_enable_reg_pp0_iter13_reg_5,
    ap_enable_reg_pp0_iter13_reg_6,
    ap_enable_reg_pp0_iter13_reg_7,
    ap_enable_reg_pp0_iter13_reg_8,
    ap_enable_reg_pp0_iter13_reg_9,
    ap_enable_reg_pp0_iter13_reg_10,
    ap_enable_reg_pp0_iter13_reg_11,
    ap_enable_reg_pp0_iter13_reg_12,
    ap_enable_reg_pp0_iter13_reg_13,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ,
    \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ,
    icmp_ln32_fu_868_p2__15,
    icmp_ln33_fu_892_p2__7,
    ap_clk,
    ap_enable_reg_pp0_iter13,
    trunc_ln1_reg_1085_pp0_iter12_reg,
    ram0_reg_bram_0,
    ram0_reg_bram_0_0,
    ram0_reg_bram_0_1,
    ram0_reg_bram_0_2,
    Q,
    S_AXIS_TVALID_int_regslice,
    ap_enable_reg_pp0_iter1,
    indvar_flatten_fu_210_reg,
    \i_fu_206_reg[8] ,
    \j_fu_202[8]_i_4 );
  output ap_block_pp0_stage0_subdone;
  output [8:0]D;
  output we0;
  output ap_enable_reg_pp0_iter13_reg;
  output ap_enable_reg_pp0_iter13_reg_0;
  output ap_enable_reg_pp0_iter13_reg_1;
  output ap_enable_reg_pp0_iter13_reg_2;
  output ap_enable_reg_pp0_iter13_reg_3;
  output ap_enable_reg_pp0_iter13_reg_4;
  output ap_enable_reg_pp0_iter13_reg_5;
  output ap_enable_reg_pp0_iter13_reg_6;
  output ap_enable_reg_pp0_iter13_reg_7;
  output ap_enable_reg_pp0_iter13_reg_8;
  output ap_enable_reg_pp0_iter13_reg_9;
  output ap_enable_reg_pp0_iter13_reg_10;
  output ap_enable_reg_pp0_iter13_reg_11;
  output ap_enable_reg_pp0_iter13_reg_12;
  output ap_enable_reg_pp0_iter13_reg_13;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ;
  output \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ;
  output icmp_ln32_fu_868_p2__15;
  output icmp_ln33_fu_892_p2__7;
  input ap_clk;
  input ap_enable_reg_pp0_iter13;
  input [3:0]trunc_ln1_reg_1085_pp0_iter12_reg;
  input ram0_reg_bram_0;
  input ram0_reg_bram_0_0;
  input ram0_reg_bram_0_1;
  input ram0_reg_bram_0_2;
  input [0:0]Q;
  input S_AXIS_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input [16:0]indvar_flatten_fu_210_reg;
  input [8:0]\i_fu_206_reg[8] ;
  input [8:0]\j_fu_202[8]_i_4 ;

  wire [8:0]D;
  wire [0:0]Q;
  wire S_AXIS_TVALID_int_regslice;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_reg;
  wire ap_enable_reg_pp0_iter13_reg_0;
  wire ap_enable_reg_pp0_iter13_reg_1;
  wire ap_enable_reg_pp0_iter13_reg_10;
  wire ap_enable_reg_pp0_iter13_reg_11;
  wire ap_enable_reg_pp0_iter13_reg_12;
  wire ap_enable_reg_pp0_iter13_reg_13;
  wire ap_enable_reg_pp0_iter13_reg_2;
  wire ap_enable_reg_pp0_iter13_reg_3;
  wire ap_enable_reg_pp0_iter13_reg_4;
  wire ap_enable_reg_pp0_iter13_reg_5;
  wire ap_enable_reg_pp0_iter13_reg_6;
  wire ap_enable_reg_pp0_iter13_reg_7;
  wire ap_enable_reg_pp0_iter13_reg_8;
  wire ap_enable_reg_pp0_iter13_reg_9;
  wire [1:0]grp_fu_934_p2;
  wire [8:0]\i_fu_206_reg[8] ;
  wire icmp_ln32_fu_868_p2__15;
  wire icmp_ln33_fu_892_p2__7;
  wire [16:0]indvar_flatten_fu_210_reg;
  wire [8:0]\j_fu_202[8]_i_4 ;
  wire ram0_reg_bram_0;
  wire ram0_reg_bram_0_0;
  wire ram0_reg_bram_0_1;
  wire ram0_reg_bram_0_2;
  wire ram0_reg_bram_0_i_17__17_n_0;
  wire ram0_reg_bram_0_i_17__18_n_0;
  wire ram0_reg_bram_0_i_17__19_n_0;
  wire ram0_reg_bram_0_i_20__6_n_0;
  wire ram0_reg_bram_0_i_20__7_n_0;
  wire ram0_reg_bram_0_i_25__1_n_0;
  wire ram0_reg_bram_0_i_31__0_n_0;
  wire ram0_reg_bram_0_i_41_n_0;
  wire sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_12;
  wire sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_13;
  wire [3:0]trunc_ln1_reg_1085_pp0_iter12_reg;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ;
  wire \trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ;
  wire we0;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram0_reg_bram_0_i_13__16
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0),
        .O(we0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram0_reg_bram_0_i_13__17
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_0),
        .O(ap_enable_reg_pp0_iter13_reg));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram0_reg_bram_0_i_13__18
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_1),
        .O(ap_enable_reg_pp0_iter13_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram0_reg_bram_0_i_13__19
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_2),
        .O(ap_enable_reg_pp0_iter13_reg_1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__20
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I5(ram0_reg_bram_0),
        .O(ap_enable_reg_pp0_iter13_reg_2));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__21
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I5(ram0_reg_bram_0_0),
        .O(ap_enable_reg_pp0_iter13_reg_3));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__22
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I5(ram0_reg_bram_0_1),
        .O(ap_enable_reg_pp0_iter13_reg_4));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__23
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I5(ram0_reg_bram_0_2),
        .O(ap_enable_reg_pp0_iter13_reg_5));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__24
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0),
        .O(ap_enable_reg_pp0_iter13_reg_6));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__25
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_0),
        .O(ap_enable_reg_pp0_iter13_reg_7));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__26
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_1),
        .O(ap_enable_reg_pp0_iter13_reg_8));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram0_reg_bram_0_i_13__27
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_2),
        .O(ap_enable_reg_pp0_iter13_reg_9));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ram0_reg_bram_0_i_13__28
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0),
        .O(ap_enable_reg_pp0_iter13_reg_10));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ram0_reg_bram_0_i_13__29
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_0),
        .O(ap_enable_reg_pp0_iter13_reg_11));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ram0_reg_bram_0_i_13__30
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_1),
        .O(ap_enable_reg_pp0_iter13_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_13__31
       (.I0(ram0_reg_bram_0_i_17__17_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_13__32
       (.I0(ram0_reg_bram_0_i_17__17_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_13__33
       (.I0(ram0_reg_bram_0_i_17__17_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_13__34
       (.I0(ram0_reg_bram_0_i_17__17_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_13__35
       (.I0(ram0_reg_bram_0_i_17__18_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_13__36
       (.I0(ram0_reg_bram_0_i_17__18_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_13__37
       (.I0(ram0_reg_bram_0_i_17__18_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_13__38
       (.I0(ram0_reg_bram_0_i_17__18_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_6 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_13__39
       (.I0(ram0_reg_bram_0_i_17__19_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_7 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_13__40
       (.I0(ram0_reg_bram_0_i_17__19_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_8 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_13__41
       (.I0(ram0_reg_bram_0_i_17__19_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_9 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_13__42
       (.I0(ram0_reg_bram_0_i_17__19_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_10 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_13__43
       (.I0(ram0_reg_bram_0_i_31__0_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_11 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_13__44
       (.I0(ram0_reg_bram_0_i_31__0_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_12 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_13__45
       (.I0(ram0_reg_bram_0_i_31__0_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_13 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_14__33
       (.I0(ram0_reg_bram_0_i_20__6_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_15 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_14__34
       (.I0(ram0_reg_bram_0_i_20__6_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_16 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_14__35
       (.I0(ram0_reg_bram_0_i_20__6_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_17 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_14__36
       (.I0(ram0_reg_bram_0_i_20__6_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_18 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_14__37
       (.I0(ram0_reg_bram_0_i_25__1_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_19 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_14__38
       (.I0(ram0_reg_bram_0_i_25__1_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_20 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_14__39
       (.I0(ram0_reg_bram_0_i_25__1_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_21 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_14__40
       (.I0(ram0_reg_bram_0_i_20__7_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_23 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_14__41
       (.I0(ram0_reg_bram_0_i_20__7_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_24 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_14__42
       (.I0(ram0_reg_bram_0_i_20__7_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_25 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_14__43
       (.I0(ram0_reg_bram_0_i_20__7_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_26 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    ram0_reg_bram_0_i_14__44
       (.I0(ram0_reg_bram_0_i_41_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_27 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram0_reg_bram_0_i_14__45
       (.I0(ram0_reg_bram_0_i_41_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_28 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_bram_0_i_14__46
       (.I0(ram0_reg_bram_0_i_41_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .I3(Q),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_29 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram0_reg_bram_0_i_17__17
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_17__17_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram0_reg_bram_0_i_17__18
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_17__18_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram0_reg_bram_0_i_17__19
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_17__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_18__16
       (.I0(ram0_reg_bram_0_i_25__1_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_22 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ram0_reg_bram_0_i_20__4
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(grp_fu_934_p2[1]),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I4(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I5(ram0_reg_bram_0_2),
        .O(ap_enable_reg_pp0_iter13_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_20__5
       (.I0(ram0_reg_bram_0_i_31__0_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_14 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram0_reg_bram_0_i_20__6
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_20__6_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram0_reg_bram_0_i_20__7
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_20__7_n_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram0_reg_bram_0_i_25__1
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_25__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    ram0_reg_bram_0_i_25__2
       (.I0(ram0_reg_bram_0_i_41_n_0),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[2]),
        .I2(Q),
        .I3(trunc_ln1_reg_1085_pp0_iter12_reg[0]),
        .O(\trunc_ln1_reg_1085_pp0_iter12_reg_reg[2]__0_30 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ram0_reg_bram_0_i_31__0
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_31__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    ram0_reg_bram_0_i_41
       (.I0(trunc_ln1_reg_1085_pp0_iter12_reg[3]),
        .I1(trunc_ln1_reg_1085_pp0_iter12_reg[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(grp_fu_934_p2[0]),
        .I5(grp_fu_934_p2[1]),
        .O(ram0_reg_bram_0_i_41_n_0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_13),
        .Q(grp_fu_934_p2[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_12),
        .Q(grp_fu_934_p2[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1_divider sobel_hls_urem_9ns_3ns_2_13_1_divider_u
       (.D(D),
        .E(ap_block_pp0_stage0_subdone),
        .Q({sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_12,sobel_hls_urem_9ns_3ns_2_13_1_divider_u_n_13}),
        .S_AXIS_TVALID_int_regslice(S_AXIS_TVALID_int_regslice),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\i_fu_206_reg[8] (\i_fu_206_reg[8] ),
        .icmp_ln32_fu_868_p2__15(icmp_ln32_fu_868_p2__15),
        .indvar_flatten_fu_210_reg(indvar_flatten_fu_210_reg),
        .\j_fu_202[8]_i_4_0 (\j_fu_202[8]_i_4 ),
        .\j_fu_202_reg[0] (icmp_ln33_fu_892_p2__7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_9ns_3ns_2_13_1_divider
   (E,
    D,
    icmp_ln32_fu_868_p2__15,
    \j_fu_202_reg[0] ,
    Q,
    ap_clk,
    S_AXIS_TVALID_int_regslice,
    ap_enable_reg_pp0_iter1,
    indvar_flatten_fu_210_reg,
    \i_fu_206_reg[8] ,
    \j_fu_202[8]_i_4_0 );
  output [0:0]E;
  output [8:0]D;
  output icmp_ln32_fu_868_p2__15;
  output \j_fu_202_reg[0] ;
  output [1:0]Q;
  input ap_clk;
  input S_AXIS_TVALID_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input [16:0]indvar_flatten_fu_210_reg;
  input [8:0]\i_fu_206_reg[8] ;
  input [8:0]\j_fu_202[8]_i_4_0 ;

  wire [8:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire S_AXIS_TVALID_int_regslice;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [9:9]\cal_tmp[6]__21 ;
  wire \dividend_tmp_reg[0][7]_srl2_n_0 ;
  wire \dividend_tmp_reg[0][8]_srl2_n_0 ;
  wire [8:0]\i_fu_206_reg[8] ;
  wire icmp_ln32_fu_868_p2__15;
  wire [16:0]indvar_flatten_fu_210_reg;
  wire [8:0]\j_fu_202[8]_i_4_0 ;
  wire \j_fu_202[8]_i_6_n_0 ;
  wire \j_fu_202_reg[0] ;
  wire \loop[0].dividend_tmp_reg[1][7]_srl3_n_0 ;
  wire \loop[0].dividend_tmp_reg[1][8]__0_n_0 ;
  wire [0:0]\loop[0].remd_tmp_reg[1]_0 ;
  wire \loop[1].dividend_tmp_reg[2][7]_srl4_n_0 ;
  wire \loop[1].dividend_tmp_reg[2][8]__0_n_0 ;
  wire \loop[1].remd_tmp[2][0]_i_1__0_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_2_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_4_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_5_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_6_n_0 ;
  wire [1:0]\loop[1].remd_tmp_reg[2]_1 ;
  wire \loop[2].dividend_tmp_reg[3][7]_srl5_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][8]__0_n_0 ;
  wire \loop[2].remd_tmp[3][0]_i_1__0_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire [2:0]\loop[2].remd_tmp_reg[3]_2 ;
  wire \loop[3].dividend_tmp_reg[4][7]_srl6_n_0 ;
  wire \loop[3].dividend_tmp_reg[4][8]__0_n_0 ;
  wire \loop[3].remd_tmp[4][0]_i_1__0_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire [3:0]\loop[3].remd_tmp_reg[4]_3 ;
  wire \loop[4].dividend_tmp_reg[5][7]_srl7_n_0 ;
  wire \loop[4].dividend_tmp_reg[5][8]__0_n_0 ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire [4:0]\loop[4].remd_tmp_reg[5]_4 ;
  wire \loop[5].dividend_tmp_reg[6][7]_srl8_n_0 ;
  wire \loop[5].dividend_tmp_reg[6][8]__0_n_0 ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire [5:0]\loop[5].remd_tmp_reg[6]_5 ;
  wire \loop[6].dividend_tmp_reg[7][7]_srl9_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][8]__0_n_0 ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_3__0_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_2__0_n_0 ;
  wire [6:0]\loop[6].remd_tmp_reg[7]_6 ;
  wire \loop[7].dividend_tmp_reg[8][8]__0_n_0 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_2_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_2_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_2_n_0 ;
  wire [7:0]\loop[7].remd_tmp_reg[8]_7 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_2_n_0 ;
  wire tmp_136_cast_reg_1075_reg_i_10_n_0;

  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0][7]_srl2 " *) 
  SRL16E \dividend_tmp_reg[0][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[7]),
        .Q(\dividend_tmp_reg[0][7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/dividend_tmp_reg[0][8]_srl2 " *) 
  SRL16E \dividend_tmp_reg[0][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[8]),
        .Q(\dividend_tmp_reg[0][8]_srl2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \j_fu_202[8]_i_4 
       (.I0(\j_fu_202[8]_i_6_n_0 ),
        .I1(\j_fu_202[8]_i_4_0 [0]),
        .I2(\j_fu_202[8]_i_4_0 [1]),
        .I3(\j_fu_202[8]_i_4_0 [2]),
        .O(\j_fu_202_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \j_fu_202[8]_i_6 
       (.I0(\j_fu_202[8]_i_4_0 [3]),
        .I1(\j_fu_202[8]_i_4_0 [4]),
        .I2(\j_fu_202[8]_i_4_0 [5]),
        .I3(\j_fu_202[8]_i_4_0 [6]),
        .I4(\j_fu_202[8]_i_4_0 [7]),
        .I5(\j_fu_202[8]_i_4_0 [8]),
        .O(\j_fu_202[8]_i_6_n_0 ));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[0].dividend_tmp_reg[1][7]_srl3 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[6]),
        .Q(\loop[0].dividend_tmp_reg[1][7]_srl3_n_0 ));
  FDRE \loop[0].dividend_tmp_reg[1][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend_tmp_reg[0][7]_srl2_n_0 ),
        .Q(\loop[0].dividend_tmp_reg[1][8]__0_n_0 ),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend_tmp_reg[0][8]_srl2_n_0 ),
        .Q(\loop[0].remd_tmp_reg[1]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[1].dividend_tmp_reg[2][7]_srl4 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[5]),
        .Q(\loop[1].dividend_tmp_reg[2][7]_srl4_n_0 ));
  FDRE \loop[1].dividend_tmp_reg[2][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[0].dividend_tmp_reg[1][7]_srl3_n_0 ),
        .Q(\loop[1].dividend_tmp_reg[2][8]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \loop[1].remd_tmp[2][0]_i_1__0 
       (.I0(\loop[0].remd_tmp_reg[1]_0 ),
        .I1(\loop[0].dividend_tmp_reg[1][8]__0_n_0 ),
        .O(\loop[1].remd_tmp[2][0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \loop[1].remd_tmp[2][1]_i_1__0 
       (.I0(icmp_ln32_fu_868_p2__15),
        .I1(S_AXIS_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \loop[1].remd_tmp[2][1]_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_0 ),
        .I1(\loop[0].dividend_tmp_reg[1][8]__0_n_0 ),
        .O(\loop[1].remd_tmp[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \loop[1].remd_tmp[2][1]_i_3 
       (.I0(indvar_flatten_fu_210_reg[2]),
        .I1(indvar_flatten_fu_210_reg[1]),
        .I2(indvar_flatten_fu_210_reg[0]),
        .I3(\loop[1].remd_tmp[2][1]_i_4_n_0 ),
        .I4(\loop[1].remd_tmp[2][1]_i_5_n_0 ),
        .I5(\loop[1].remd_tmp[2][1]_i_6_n_0 ),
        .O(icmp_ln32_fu_868_p2__15));
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[1].remd_tmp[2][1]_i_4 
       (.I0(indvar_flatten_fu_210_reg[6]),
        .I1(indvar_flatten_fu_210_reg[5]),
        .I2(indvar_flatten_fu_210_reg[4]),
        .I3(indvar_flatten_fu_210_reg[3]),
        .O(\loop[1].remd_tmp[2][1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[1].remd_tmp[2][1]_i_5 
       (.I0(indvar_flatten_fu_210_reg[10]),
        .I1(indvar_flatten_fu_210_reg[9]),
        .I2(indvar_flatten_fu_210_reg[8]),
        .I3(indvar_flatten_fu_210_reg[7]),
        .O(\loop[1].remd_tmp[2][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \loop[1].remd_tmp[2][1]_i_6 
       (.I0(indvar_flatten_fu_210_reg[11]),
        .I1(indvar_flatten_fu_210_reg[12]),
        .I2(indvar_flatten_fu_210_reg[13]),
        .I3(indvar_flatten_fu_210_reg[14]),
        .I4(indvar_flatten_fu_210_reg[15]),
        .I5(indvar_flatten_fu_210_reg[16]),
        .O(\loop[1].remd_tmp[2][1]_i_6_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][0]_i_1__0_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_1 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].remd_tmp[2][1]_i_2_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_1 [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[2].dividend_tmp_reg[3][7]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[4]),
        .Q(\loop[2].dividend_tmp_reg[3][7]_srl5_n_0 ));
  FDRE \loop[2].dividend_tmp_reg[3][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[1].dividend_tmp_reg[2][7]_srl4_n_0 ),
        .Q(\loop[2].dividend_tmp_reg[3][8]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \loop[2].remd_tmp[3][0]_i_1__0 
       (.I0(\loop[1].remd_tmp_reg[2]_1 [0]),
        .I1(\loop[1].remd_tmp_reg[2]_1 [1]),
        .I2(\loop[1].dividend_tmp_reg[2][8]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_1 [1]),
        .I1(\loop[1].remd_tmp_reg[2]_1 [0]),
        .I2(\loop[1].dividend_tmp_reg[2][8]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_1 [1]),
        .I1(\loop[1].remd_tmp_reg[2]_1 [0]),
        .I2(\loop[1].dividend_tmp_reg[2][8]__0_n_0 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][0]_i_1__0_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_2 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_2 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_2 [2]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[3].dividend_tmp_reg[4][7]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[3]),
        .Q(\loop[3].dividend_tmp_reg[4][7]_srl6_n_0 ));
  FDRE \loop[3].dividend_tmp_reg[4][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[2].dividend_tmp_reg[3][7]_srl5_n_0 ),
        .Q(\loop[3].dividend_tmp_reg[4][8]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \loop[3].remd_tmp[4][0]_i_1__0 
       (.I0(\loop[2].remd_tmp_reg[3]_2 [2]),
        .I1(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I3(\loop[2].dividend_tmp_reg[3][8]__0_n_0 ),
        .O(\loop[3].remd_tmp[4][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][8]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_2 [2]),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][8]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_2 [2]),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].dividend_tmp_reg[3][8]__0_n_0 ),
        .I1(\loop[2].remd_tmp_reg[3]_2 [0]),
        .I2(\loop[2].remd_tmp_reg[3]_2 [1]),
        .I3(\loop[2].remd_tmp_reg[3]_2 [2]),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][0]_i_1__0_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_3 [3]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[4].dividend_tmp_reg[5][7]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][7]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[2]),
        .Q(\loop[4].dividend_tmp_reg[5][7]_srl7_n_0 ));
  FDRE \loop[4].dividend_tmp_reg[5][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[3].dividend_tmp_reg[4][7]_srl6_n_0 ),
        .Q(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [3]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I3(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I4(\loop[3].dividend_tmp_reg[4][8]__0_n_0 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][8]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC333C222)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][8]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hA999A888)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][8]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_3 [2]),
        .I1(\loop[3].remd_tmp_reg[4]_3 [1]),
        .I2(\loop[3].remd_tmp_reg[4]_3 [0]),
        .I3(\loop[3].dividend_tmp_reg[4][8]__0_n_0 ),
        .I4(\loop[3].remd_tmp_reg[4]_3 [3]),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_4 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[5].dividend_tmp_reg[6][7]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(E),
        .CLK(ap_clk),
        .D(D[1]),
        .Q(\loop[5].dividend_tmp_reg[6][7]_srl8_n_0 ));
  FDRE \loop[5].dividend_tmp_reg[6][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[4].dividend_tmp_reg[5][7]_srl7_n_0 ),
        .Q(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000001FFFFFEFE)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [4]),
        .I1(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I2(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I5(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C3C38)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_4 [4]),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC03FC03FC03FC02A)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_4 [4]),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0003FFFC0002A)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_4 [4]),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA95AAAAAA80)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_4 [4]),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA00000000)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_4 [3]),
        .I1(\loop[4].dividend_tmp_reg[5][8]__0_n_0 ),
        .I2(\loop[4].remd_tmp_reg[5]_4 [0]),
        .I3(\loop[4].remd_tmp_reg[5]_4 [1]),
        .I4(\loop[4].remd_tmp_reg[5]_4 [2]),
        .I5(\loop[4].remd_tmp_reg[5]_4 [4]),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_5 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_5 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_5 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_5 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_5 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_5 [5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312/urem_9ns_3ns_2_13_1_U2/sobel_hls_urem_9ns_3ns_2_13_1_divider_u/loop[6].dividend_tmp_reg[7][7]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][7]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(E),
        .CLK(ap_clk),
        .D(D[0]),
        .Q(\loop[6].dividend_tmp_reg[7][7]_srl9_n_0 ));
  FDRE \loop[6].dividend_tmp_reg[7][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[5].dividend_tmp_reg[6][7]_srl8_n_0 ),
        .Q(\loop[6].dividend_tmp_reg[7][8]__0_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\cal_tmp[6]__21 ),
        .I1(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].remd_tmp_reg[6]_5 [0]),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hA999)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [1]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_5 [0]),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFEEE0111)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [1]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_5 [0]),
        .I4(\loop[5].remd_tmp_reg[6]_5 [2]),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA999)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [3]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\loop[5].remd_tmp_reg[6]_5 [0]),
        .I3(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .I4(\loop[5].remd_tmp_reg[6]_5 [2]),
        .I5(\loop[5].remd_tmp_reg[6]_5 [1]),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \loop[6].remd_tmp[7][4]_i_2__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [3]),
        .I1(\loop[5].remd_tmp_reg[6]_5 [4]),
        .I2(\loop[5].remd_tmp_reg[6]_5 [5]),
        .I3(\loop[6].remd_tmp[7][4]_i_3__0_n_0 ),
        .O(\cal_tmp[6]__21 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \loop[6].remd_tmp[7][4]_i_3__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [1]),
        .I1(\loop[5].remd_tmp_reg[6]_5 [2]),
        .I2(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_5 [0]),
        .O(\loop[6].remd_tmp[7][4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [4]),
        .I1(\loop[6].remd_tmp[7][6]_i_2__0_n_0 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [4]),
        .I1(\loop[6].remd_tmp[7][6]_i_2__0_n_0 ),
        .I2(\loop[5].remd_tmp_reg[6]_5 [5]),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \loop[6].remd_tmp[7][6]_i_2__0 
       (.I0(\loop[5].remd_tmp_reg[6]_5 [1]),
        .I1(\loop[5].remd_tmp_reg[6]_5 [2]),
        .I2(\loop[5].dividend_tmp_reg[6][8]__0_n_0 ),
        .I3(\loop[5].remd_tmp_reg[6]_5 [0]),
        .I4(\cal_tmp[6]__21 ),
        .I5(\loop[5].remd_tmp_reg[6]_5 [3]),
        .O(\loop[6].remd_tmp[7][6]_i_2__0_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_6 [6]),
        .R(1'b0));
  FDRE \loop[7].dividend_tmp_reg[8][8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[6].dividend_tmp_reg[7][7]_srl9_n_0 ),
        .Q(\loop[7].dividend_tmp_reg[8][8]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[7].remd_tmp[8][1]_i_2_n_0 ),
        .I1(\loop[6].dividend_tmp_reg[7][8]__0_n_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_6 [0]),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[7].remd_tmp[8][1]_i_2_n_0 ),
        .I1(\loop[6].dividend_tmp_reg[7][8]__0_n_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_6 [0]),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \loop[7].remd_tmp[8][1]_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [2]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I2(\loop[6].remd_tmp_reg[7]_6 [6]),
        .I3(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I4(\loop[6].remd_tmp_reg[7]_6 [4]),
        .I5(\loop[6].remd_tmp_reg[7]_6 [1]),
        .O(\loop[7].remd_tmp[8][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9595959595959580)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [1]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [0]),
        .I2(\loop[6].dividend_tmp_reg[7][8]__0_n_0 ),
        .I3(\loop[7].remd_tmp[8][2]_i_2_n_0 ),
        .I4(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I5(\loop[6].remd_tmp_reg[7]_6 [2]),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \loop[7].remd_tmp[8][2]_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [6]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I2(\loop[6].remd_tmp_reg[7]_6 [4]),
        .O(\loop[7].remd_tmp[8][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000FFFE)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [4]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I2(\loop[6].remd_tmp_reg[7]_6 [6]),
        .I3(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I4(\loop[6].remd_tmp_reg[7]_6 [2]),
        .I5(\loop[7].remd_tmp[8][7]_i_2_n_0 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9A9A9A9A9A9A8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [2]),
        .I2(\loop[7].remd_tmp[8][7]_i_2_n_0 ),
        .I3(\loop[6].remd_tmp_reg[7]_6 [6]),
        .I4(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I5(\loop[6].remd_tmp_reg[7]_6 [4]),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FE01FE01FE00)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[7].remd_tmp[8][7]_i_2_n_0 ),
        .I1(\loop[6].remd_tmp_reg[7]_6 [2]),
        .I2(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I3(\loop[6].remd_tmp_reg[7]_6 [4]),
        .I4(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I5(\loop[6].remd_tmp_reg[7]_6 [6]),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [4]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I2(\loop[6].remd_tmp_reg[7]_6 [2]),
        .I3(\loop[7].remd_tmp[8][7]_i_2_n_0 ),
        .I4(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I5(\loop[6].remd_tmp_reg[7]_6 [6]),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [5]),
        .I1(\loop[7].remd_tmp[8][7]_i_2_n_0 ),
        .I2(\loop[6].remd_tmp_reg[7]_6 [2]),
        .I3(\loop[6].remd_tmp_reg[7]_6 [3]),
        .I4(\loop[6].remd_tmp_reg[7]_6 [4]),
        .I5(\loop[6].remd_tmp_reg[7]_6 [6]),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \loop[7].remd_tmp[8][7]_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_6 [1]),
        .I1(\loop[6].remd_tmp_reg[7]_6 [0]),
        .I2(\loop[6].dividend_tmp_reg[7][8]__0_n_0 ),
        .O(\loop[7].remd_tmp[8][7]_i_2_n_0 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [3]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_7 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_7 [7]),
        .I1(\loop[7].remd_tmp_reg[8]_7 [5]),
        .I2(\loop[8].remd_tmp[9][1]_i_2_n_0 ),
        .I3(\loop[7].remd_tmp_reg[8]_7 [6]),
        .I4(\loop[7].dividend_tmp_reg[8][8]__0_n_0 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][8]__0_n_0 ),
        .I1(\loop[7].remd_tmp_reg[8]_7 [6]),
        .I2(\loop[8].remd_tmp[9][1]_i_2_n_0 ),
        .I3(\loop[7].remd_tmp_reg[8]_7 [5]),
        .I4(\loop[7].remd_tmp_reg[8]_7 [7]),
        .I5(\loop[7].remd_tmp_reg[8]_7 [0]),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \loop[8].remd_tmp[9][1]_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_7 [3]),
        .I1(\loop[7].dividend_tmp_reg[8][8]__0_n_0 ),
        .I2(\loop[7].remd_tmp_reg[8]_7 [0]),
        .I3(\loop[7].remd_tmp_reg[8]_7 [1]),
        .I4(\loop[7].remd_tmp_reg[8]_7 [2]),
        .I5(\loop[7].remd_tmp_reg[8]_7 [4]),
        .O(\loop[8].remd_tmp[9][1]_i_2_n_0 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    tmp_136_cast_reg_1075_reg_i_1
       (.I0(\i_fu_206_reg[8] [7]),
        .I1(\i_fu_206_reg[8] [5]),
        .I2(tmp_136_cast_reg_1075_reg_i_10_n_0),
        .I3(\i_fu_206_reg[8] [6]),
        .I4(\i_fu_206_reg[8] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    tmp_136_cast_reg_1075_reg_i_10
       (.I0(\i_fu_206_reg[8] [4]),
        .I1(\i_fu_206_reg[8] [1]),
        .I2(\j_fu_202_reg[0] ),
        .I3(\i_fu_206_reg[8] [0]),
        .I4(\i_fu_206_reg[8] [2]),
        .I5(\i_fu_206_reg[8] [3]),
        .O(tmp_136_cast_reg_1075_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    tmp_136_cast_reg_1075_reg_i_2
       (.I0(\i_fu_206_reg[8] [6]),
        .I1(tmp_136_cast_reg_1075_reg_i_10_n_0),
        .I2(\i_fu_206_reg[8] [5]),
        .I3(\i_fu_206_reg[8] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    tmp_136_cast_reg_1075_reg_i_3
       (.I0(\i_fu_206_reg[8] [5]),
        .I1(tmp_136_cast_reg_1075_reg_i_10_n_0),
        .I2(\i_fu_206_reg[8] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h9)) 
    tmp_136_cast_reg_1075_reg_i_4
       (.I0(tmp_136_cast_reg_1075_reg_i_10_n_0),
        .I1(\i_fu_206_reg[8] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    tmp_136_cast_reg_1075_reg_i_5
       (.I0(\i_fu_206_reg[8] [1]),
        .I1(\j_fu_202_reg[0] ),
        .I2(\i_fu_206_reg[8] [0]),
        .I3(\i_fu_206_reg[8] [2]),
        .I4(\i_fu_206_reg[8] [3]),
        .I5(\i_fu_206_reg[8] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    tmp_136_cast_reg_1075_reg_i_6
       (.I0(\i_fu_206_reg[8] [2]),
        .I1(\i_fu_206_reg[8] [0]),
        .I2(\j_fu_202_reg[0] ),
        .I3(\i_fu_206_reg[8] [1]),
        .I4(\i_fu_206_reg[8] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    tmp_136_cast_reg_1075_reg_i_7
       (.I0(\i_fu_206_reg[8] [1]),
        .I1(\j_fu_202_reg[0] ),
        .I2(\i_fu_206_reg[8] [0]),
        .I3(\i_fu_206_reg[8] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    tmp_136_cast_reg_1075_reg_i_8
       (.I0(\i_fu_206_reg[8] [0]),
        .I1(\j_fu_202_reg[0] ),
        .I2(\i_fu_206_reg[8] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    tmp_136_cast_reg_1075_reg_i_9
       (.I0(\i_fu_206_reg[8] [0]),
        .I1(\j_fu_202_reg[0] ),
        .O(D[0]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
