(edif D
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 12 1 10 3 49)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure D.ngc D.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library D_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port d
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port pre
              (direction INPUT)
            )
            (port clr
              (direction INPUT)
            )
            (port q
              (direction OUTPUT)
            )
            (port qn
              (direction OUTPUT)
            )
            (designator "xc7a100t-2L-fgg484")
            (property TYPE (string "D") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "D_D") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clr_pre_AND_2_o1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename d_IBUF_renamed_0 "d_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pre_IBUF_renamed_1 "pre_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clr_IBUF_renamed_2 "clr_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_OBUF_renamed_3 "q_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename qn_OBUF_renamed_4 "qn_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_LDC_renamed_5 "q_LDC")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property XST_GATED_CLOCK_INSERTED (string "true") (owner "Xilinx"))
            )
            (instance (rename q_C_renamed_6 "q_C")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_P_renamed_7 "q_P")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q1
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D8") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_8 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pre_IBUF_BUFG_renamed_9 "pre_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance qn1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clr_pre_AND_1_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pre_IBUF_BUFG_LUT1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net d_IBUF
              (joined
                (portRef O (instanceRef d_IBUF_renamed_0))
                (portRef D (instanceRef q_C_renamed_6))
                (portRef D (instanceRef q_P_renamed_7))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef q_C_renamed_6))
                (portRef C (instanceRef q_P_renamed_7))
                (portRef O (instanceRef clk_BUFGP_renamed_8))
              )
            )
            (net pre_IBUF_BUFG
              (joined
                (portRef O (instanceRef pre_IBUF_BUFG_renamed_9))
                (portRef I (instanceRef clr_pre_AND_1_o1_INV_0))
              )
            )
            (net clr_IBUF
              (joined
                (portRef I0 (instanceRef clr_pre_AND_2_o1))
                (portRef O (instanceRef clr_IBUF_renamed_2))
              )
            )
            (net q_OBUF
              (joined
                (portRef I (instanceRef q_OBUF_renamed_3))
                (portRef O (instanceRef q1))
                (portRef I (instanceRef qn1_INV_0))
              )
            )
            (net clr_pre_AND_2_o
              (joined
                (portRef O (instanceRef clr_pre_AND_2_o1))
                (portRef CLR (instanceRef q_LDC_renamed_5))
                (portRef CLR (instanceRef q_C_renamed_6))
              )
            )
            (net qn_OBUF
              (joined
                (portRef I (instanceRef qn_OBUF_renamed_4))
                (portRef O (instanceRef qn1_INV_0))
              )
            )
            (net clr_pre_AND_1_o
              (joined
                (portRef G (instanceRef q_LDC_renamed_5))
                (portRef O (instanceRef clr_pre_AND_1_o1_INV_0))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef q_LDC_renamed_5))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_8))
              )
            )
            (net d
              (joined
                (portRef d)
                (portRef I (instanceRef d_IBUF_renamed_0))
              )
            )
            (net pre
              (joined
                (portRef pre)
                (portRef I (instanceRef pre_IBUF_renamed_1))
              )
            )
            (net clr
              (joined
                (portRef clr)
                (portRef I (instanceRef clr_IBUF_renamed_2))
              )
            )
            (net q
              (joined
                (portRef q)
                (portRef O (instanceRef q_OBUF_renamed_3))
              )
            )
            (net qn
              (joined
                (portRef qn)
                (portRef O (instanceRef qn_OBUF_renamed_4))
              )
            )
            (net q_LDC
              (joined
                (portRef Q (instanceRef q_LDC_renamed_5))
                (portRef I0 (instanceRef q1))
              )
            )
            (net q_C
              (joined
                (portRef Q (instanceRef q_C_renamed_6))
                (portRef I2 (instanceRef q1))
              )
            )
            (net q_P
              (joined
                (portRef Q (instanceRef q_P_renamed_7))
                (portRef I1 (instanceRef q1))
              )
            )
            (net pre_IBUF
              (joined
                (portRef O (instanceRef pre_IBUF_renamed_1))
                (portRef I (instanceRef pre_IBUF_BUFG_renamed_9))
                (portRef I1 (instanceRef clr_pre_AND_2_o1))
                (portRef I (instanceRef pre_IBUF_BUFG_LUT1_INV_0))
              )
            )
            (net pre_IBUF_BUFG_LUT1
              (joined
                (portRef PRE (instanceRef q_P_renamed_7))
                (portRef O (instanceRef pre_IBUF_BUFG_LUT1_INV_0))
              )
            )
          )
      )
    )
  )

  (design D
    (cellRef D
      (libraryRef D_lib)
    )
    (property PART (string "xc7a100t-2L-fgg484") (owner "Xilinx"))
  )
)

