Analysis & Synthesis report for ArmPipelined
Mon Mar 27 03:49:18 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 18. Source assignments for dmem:inst1|altsyncram:RAM_rtl_0|altsyncram_6c81:auto_generated
 19. Parameter Settings for User Entity Instance: arm:inst|controller:c|condlogic:cl|flopenr:flagreg1
 20. Parameter Settings for User Entity Instance: arm:inst|controller:c|condlogic:cl|flopenr:flagreg0
 21. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:pcmux
 22. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:pcmuxB
 23. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|flopenr:pcreg
 24. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|adder:pcadd1
 25. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:ra1mux
 26. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:ra2mux
 27. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux3:mux3A
 28. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux3:mux3B
 29. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:srcbmux
 30. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu
 31. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu|alu_adder:add_instr
 32. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu|alu_adder:sub_instr
 33. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu|alu_adder:rsb_instr
 34. Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:resmux
 35. Parameter Settings for User Entity Instance: source_prob:inst7|altsource_probe_top:in_system_sources_probes_0
 36. Parameter Settings for User Entity Instance: source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 37. Parameter Settings for Inferred Entity Instance: dmem:inst1|altsyncram:RAM_rtl_0
 38. altsyncram Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 40. Port Connectivity Checks: "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0"
 41. Port Connectivity Checks: "arm:inst|datapath:dp|alu:alu|alu_adder:rsb_instr"
 42. Port Connectivity Checks: "arm:inst|datapath:dp|alu:alu|alu_adder:sub_instr"
 43. Port Connectivity Checks: "arm:inst|datapath:dp|alu:alu|alu_adder:add_instr"
 44. Port Connectivity Checks: "arm:inst|datapath:dp|mux2:ra1mux"
 45. Port Connectivity Checks: "arm:inst|datapath:dp|adder:pcadd1"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 27 03:49:18 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; ArmPipelined                                   ;
; Top-level Entity Name              ; ArmPipelined                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,018                                          ;
;     Total combinational functions  ; 1,501                                          ;
;     Dedicated logic registers      ; 881                                            ;
; Total registers                    ; 881                                            ;
; Total pins                         ; 34                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,048                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; ArmPipelined       ; ArmPipelined       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; dmem.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Harry/Downloads/Pipeline 1.0/dmem.sv                                                            ;             ;
; imem.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv                                                            ;             ;
; arm.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv                                                             ;             ;
; ArmPipelined.bdf                                                   ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ArmPipelined.bdf                                                   ;             ;
; source_prob/synthesis/source_prob.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/source_prob.v                                ; source_prob ;
; source_prob/synthesis/submodules/altsource_probe_top.v             ; yes             ; User Verilog HDL File                        ; C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v             ; source_prob ;
; decoder.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv                                                         ;             ;
; flopenr.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/flopenr.sv                                                         ;             ;
; condLogic.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv                                                       ;             ;
; ff_d2eCU.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv                                                        ;             ;
; ff_e2mCU.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_e2mCU.sv                                                        ;             ;
; ff_m2wCU.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_m2wCU.sv                                                        ;             ;
; controller.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv                                                      ;             ;
; reg_file.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv                                                        ;             ;
; mux2.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/mux2.sv                                                            ;             ;
; mux3.sv                                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/mux3.sv                                                            ;             ;
; flopr.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/flopr.sv                                                           ;             ;
; extend.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/extend.sv                                                          ;             ;
; adder.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/adder.sv                                                           ;             ;
; ALU.sv                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv                                                             ;             ;
; ff_f2d.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv                                                          ;             ;
; ff_d2eDP.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eDP.sv                                                        ;             ;
; ff_e2mDP.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_e2mDP.sv                                                        ;             ;
; ff_m2wDP.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/ff_m2wDP.sv                                                        ;             ;
; datapath.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv                                                        ;             ;
; hazard.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/hazard.sv                                                          ;             ;
; memfile.dat                                                        ; yes             ; Auto-Found Unspecified File                  ; C:/Users/Harry/Downloads/Pipeline 1.0/memfile.dat                                                        ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld  ;
; db/ip/sld351b6f7b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                 ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                   ;             ;
; db/altsyncram_6c81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Harry/Downloads/Pipeline 1.0/db/altsyncram_6c81.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,018     ;
;                                             ;           ;
; Total combinational functions               ; 1501      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1080      ;
;     -- 3 input functions                    ; 313       ;
;     -- <=2 input functions                  ; 108       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1402      ;
;     -- arithmetic mode                      ; 99        ;
;                                             ;           ;
; Total registers                             ; 881       ;
;     -- Dedicated logic registers            ; 881       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 794       ;
; Total fan-out                               ; 8705      ;
; Average fan-out                             ; 3.49      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ArmPipelined                                                                                                                           ; 1501 (2)            ; 881 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 34   ; 0            ; |ArmPipelined                                                                                                                                                                                                                                                                                                                                            ; ArmPipelined                      ; work         ;
;    |arm:inst|                                                                                                                           ; 1305 (0)            ; 761 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst                                                                                                                                                                                                                                                                                                                                   ; arm                               ; work         ;
;       |controller:c|                                                                                                                    ; 43 (1)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c                                                                                                                                                                                                                                                                                                                      ; controller                        ; work         ;
;          |condlogic:cl|                                                                                                                 ; 11 (5)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|condlogic:cl                                                                                                                                                                                                                                                                                                         ; condlogic                         ; work         ;
;             |condcheck:cc|                                                                                                              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|condlogic:cl|condcheck:cc                                                                                                                                                                                                                                                                                            ; condcheck                         ; work         ;
;             |flopenr:flagreg0|                                                                                                          ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|condlogic:cl|flopenr:flagreg0                                                                                                                                                                                                                                                                                        ; flopenr                           ; work         ;
;             |flopenr:flagreg1|                                                                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|condlogic:cl|flopenr:flagreg1                                                                                                                                                                                                                                                                                        ; flopenr                           ; work         ;
;          |decoder:dec|                                                                                                                  ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|decoder:dec                                                                                                                                                                                                                                                                                                          ; decoder                           ; work         ;
;          |ff_d2eCU:d2eCU|                                                                                                               ; 13 (13)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|ff_d2eCU:d2eCU                                                                                                                                                                                                                                                                                                       ; ff_d2eCU                          ; work         ;
;          |ff_e2mCU:e2mCU|                                                                                                               ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|ff_e2mCU:e2mCU                                                                                                                                                                                                                                                                                                       ; ff_e2mCU                          ; work         ;
;          |ff_m2wCU:m2wCU|                                                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|controller:c|ff_m2wCU:m2wCU                                                                                                                                                                                                                                                                                                       ; ff_m2wCU                          ; work         ;
;       |datapath:dp|                                                                                                                     ; 1248 (5)            ; 736 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp                                                                                                                                                                                                                                                                                                                       ; datapath                          ; work         ;
;          |adder:pcadd1|                                                                                                                 ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|adder:pcadd1                                                                                                                                                                                                                                                                                                          ; adder                             ; work         ;
;          |alu:alu|                                                                                                                      ; 171 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                                               ; alu                               ; work         ;
;             |alu_adder:add_instr|                                                                                                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|alu_adder:add_instr                                                                                                                                                                                                                                                                                           ; alu_adder                         ; work         ;
;             |alu_adder:sub_instr|                                                                                                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|alu_adder:sub_instr                                                                                                                                                                                                                                                                                           ; alu_adder                         ; work         ;
;          |extend:ext|                                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|extend:ext                                                                                                                                                                                                                                                                                                            ; extend                            ; work         ;
;          |ff_d2eDP:ff_d2eDP_inst|                                                                                                       ; 96 (96)             ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst                                                                                                                                                                                                                                                                                                ; ff_d2eDP                          ; work         ;
;          |ff_e2mDP:ff_e2mDP_inst|                                                                                                       ; 0 (0)               ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|ff_e2mDP:ff_e2mDP_inst                                                                                                                                                                                                                                                                                                ; ff_e2mDP                          ; work         ;
;          |ff_f2d:ff_f2d_inst|                                                                                                           ; 32 (32)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|ff_f2d:ff_f2d_inst                                                                                                                                                                                                                                                                                                    ; ff_f2d                            ; work         ;
;          |ff_m2wDP:ff_m2wDP_inst|                                                                                                       ; 0 (0)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|ff_m2wDP:ff_m2wDP_inst                                                                                                                                                                                                                                                                                                ; ff_m2wDP                          ; work         ;
;          |flopenr:pcreg|                                                                                                                ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|flopenr:pcreg                                                                                                                                                                                                                                                                                                         ; flopenr                           ; work         ;
;          |mux2:ra1mux|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|mux2:ra1mux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work         ;
;          |mux2:ra2mux|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|mux2:ra2mux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work         ;
;          |mux2:resmux|                                                                                                                  ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|mux2:resmux                                                                                                                                                                                                                                                                                                           ; mux2                              ; work         ;
;          |mux2:srcbmux|                                                                                                                 ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                                                          ; mux2                              ; work         ;
;          |mux3:mux3A|                                                                                                                   ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|mux3:mux3A                                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |mux3:mux3B|                                                                                                                   ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|mux3:mux3B                                                                                                                                                                                                                                                                                                            ; mux3                              ; work         ;
;          |regfile:rf|                                                                                                                   ; 672 (672)           ; 480 (480)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|datapath:dp|regfile:rf                                                                                                                                                                                                                                                                                                            ; regfile                           ; work         ;
;       |hazard:hu|                                                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|arm:inst|hazard:hu                                                                                                                                                                                                                                                                                                                         ; hazard                            ; work         ;
;    |dmem:inst1|                                                                                                                         ; 0 (0)               ; 1 (1)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|dmem:inst1                                                                                                                                                                                                                                                                                                                                 ; dmem                              ; work         ;
;       |altsyncram:RAM_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|dmem:inst1|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_6c81:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|dmem:inst1|altsyncram:RAM_rtl_0|altsyncram_6c81:auto_generated                                                                                                                                                                                                                                                                             ; altsyncram_6c81                   ; work         ;
;    |imem:inst6|                                                                                                                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|imem:inst6                                                                                                                                                                                                                                                                                                                                 ; imem                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)             ; 78 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)             ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (75)            ; 73 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |source_prob:inst7|                                                                                                                  ; 56 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|source_prob:inst7                                                                                                                                                                                                                                                                                                                          ; source_prob                       ; source_prob  ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 56 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                                           ; altsource_probe_top               ; source_prob  ;
;          |altsource_probe:issp_impl|                                                                                                    ; 56 (0)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                                 ; altsource_probe                   ; work         ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 56 (3)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                  ; altsource_probe_body              ; work         ;
;                |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                 ; 53 (40)             ; 41 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                           ; altsource_probe_impl              ; work         ;
;                   |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                        ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                                              ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                         ;
+---------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; dmem:inst1|altsyncram:RAM_rtl_0|altsyncram_6c81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 64           ; 32           ; --           ; --           ; 2048 ; None ;
+---------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File  ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |ArmPipelined|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; N/A    ; altera_in_system_sources_probes ; 22.1    ; N/A          ; N/A          ; |ArmPipelined|source_prob:inst7                                                                                                                                                                                                                                                   ; source_prob.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                    ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------------------------+------------------------+
; arm:inst|controller:c|decoder:dec|ALUControlD[1]   ; arm:inst|controller:c|decoder:dec|Mux9 ; yes                    ;
; arm:inst|controller:c|decoder:dec|ALUControlD[0]   ; arm:inst|controller:c|decoder:dec|Mux9 ; yes                    ;
; arm:inst|controller:c|decoder:dec|ALUControlD[3]   ; arm:inst|controller:c|decoder:dec|Mux9 ; yes                    ;
; arm:inst|controller:c|decoder:dec|NoWriteD         ; arm:inst|controller:c|decoder:dec|Mux9 ; yes                    ;
; arm:inst|controller:c|decoder:dec|FlagWriteD[1]    ; arm:inst|controller:c|decoder:dec|Mux9 ; yes                    ;
; arm:inst|controller:c|decoder:dec|FlagWriteD[0]    ; arm:inst|controller:c|decoder:dec|Mux9 ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                                        ;                        ;
+----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+---------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                  ;
+---------------------------------------------------------------+---------------------------------------------------------------------+
; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[26..31]   ; Merged with arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[25] ;
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[7..11,21]      ; Stuck at GND due to stuck port data_in                              ;
; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[9..13,23] ; Stuck at GND due to stuck port data_in                              ;
; arm:inst|controller:c|ff_d2eCU:d2eCU|ALUControlE[2]           ; Stuck at GND due to stuck port data_in                              ;
; arm:inst|controller:c|ff_d2eCU:d2eCU|RegControlE[0,1]         ; Lost fanout                                                         ;
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[6]             ; Merged with arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[26]      ;
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[29]            ; Merged with arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[31]      ;
; arm:inst|controller:c|ff_d2eCU:d2eCU|CondE[1]                 ; Merged with arm:inst|controller:c|ff_d2eCU:d2eCU|CondE[3]           ;
; arm:inst|controller:c|condlogic:cl|flopenr:flagreg0|q[1]      ; Lost fanout                                                         ;
; Total Number of Removed Registers = 25                        ;                                                                     ;
+---------------------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                   ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------+
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[21] ; Stuck at GND              ; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[23], ;
;                                                    ; due to stuck port data_in ; arm:inst|controller:c|ff_d2eCU:d2eCU|ALUControlE[2],     ;
;                                                    ;                           ; arm:inst|controller:c|ff_d2eCU:d2eCU|RegControlE[1],     ;
;                                                    ;                           ; arm:inst|controller:c|ff_d2eCU:d2eCU|RegControlE[0]      ;
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[11] ; Stuck at GND              ; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[13], ;
;                                                    ; due to stuck port data_in ; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[11], ;
;                                                    ;                           ; arm:inst|controller:c|condlogic:cl|flopenr:flagreg0|q[1] ;
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[10] ; Stuck at GND              ; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[12], ;
;                                                    ; due to stuck port data_in ; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[10]  ;
; arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[9]  ; Stuck at GND              ; arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[9]   ;
;                                                    ; due to stuck port data_in ;                                                          ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 881   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 340   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 627   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+--------------------------------------------------------------+----------------------+------+
; Register Name                                                ; Megafunction         ; Type ;
+--------------------------------------------------------------+----------------------+------+
; arm:inst|datapath:dp|ff_m2wDP:ff_m2wDP_inst|ReadDataW[0..31] ; dmem:inst1|RAM_rtl_0 ; RAM  ;
+--------------------------------------------------------------+----------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[25]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[1]                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|ExtImmE[4]                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|RD2E[9]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|flopenr:pcreg|q[0]                                                                                                                                                                                                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|flopenr:pcreg|q[24]                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ArmPipelined|arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst|RD1E[15]                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ArmPipelined|source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ArmPipelined|arm:inst|datapath:dp|mux3:mux3B|y[4]                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ArmPipelined|arm:inst|datapath:dp|mux3:mux3A|y[19]                                                                                                                                                                                                                         ;
; 12:1               ; 15 bits   ; 120 LEs       ; 90 LEs               ; 30 LEs                 ; No         ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|Mux2                                                                                                                                                                                                                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|Mux17                                                                                                                                                                                                                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 32 LEs               ; 4 LEs                  ; No         ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|Mux25                                                                                                                                                                                                                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; No         ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|Mux30                                                                                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |ArmPipelined|arm:inst|datapath:dp|alu:alu|Mux32                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for dmem:inst1|altsyncram:RAM_rtl_0|altsyncram_6c81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:pcmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:pcmuxB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|flopenr:pcreg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|adder:pcadd1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:ra1mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:ra2mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux3:mux3A ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux3:mux3B ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:srcbmux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu|alu_adder:add_instr ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu|alu_adder:sub_instr ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|alu:alu|alu_adder:rsb_instr ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:inst|datapath:dp|mux2:resmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: source_prob:inst7|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                              ;
+-------------------------+-----------------+-------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                            ;
; lpm_hint                ; UNUSED          ; String                                                            ;
; sld_auto_instance_index ; YES             ; String                                                            ;
; sld_instance_index      ; 0               ; Signed Integer                                                    ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                    ;
; sld_ir_width            ; 4               ; Signed Integer                                                    ;
; instance_id             ; NONE            ; String                                                            ;
; probe_width             ; 32              ; Signed Integer                                                    ;
; source_width            ; 0               ; Signed Integer                                                    ;
; source_initial_value    ; 0               ; String                                                            ;
; enable_metastability    ; NO              ; String                                                            ;
+-------------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                        ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                      ;
; lpm_hint                ; UNUSED          ; String                                                                                      ;
; sld_auto_instance_index ; YES             ; String                                                                                      ;
; sld_instance_index      ; 0               ; Signed Integer                                                                              ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                              ;
; sld_ir_width            ; 4               ; Signed Integer                                                                              ;
; instance_id             ; NONE            ; String                                                                                      ;
; probe_width             ; 32              ; Signed Integer                                                                              ;
; source_width            ; 0               ; Signed Integer                                                                              ;
; source_initial_value    ; 0               ; String                                                                                      ;
; enable_metastability    ; NO              ; String                                                                                      ;
+-------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmem:inst1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 32                   ; Untyped              ;
; WIDTHAD_A                          ; 6                    ; Untyped              ;
; NUMWORDS_A                         ; 64                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_6c81      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 1                               ;
; Entity Instance                           ; dmem:inst1|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 32                              ;
;     -- NUMWORDS_A                         ; 64                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                             ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0"                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; source_clk ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_ena ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:inst|datapath:dp|alu:alu|alu_adder:rsb_instr" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:inst|datapath:dp|alu:alu|alu_adder:sub_instr" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:inst|datapath:dp|alu:alu|alu_adder:add_instr" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:inst|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "arm:inst|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                    ;
; b[2]     ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 55                          ;
; cycloneiii_ff         ; 803                         ;
;     CLR               ; 155                         ;
;     CLR SCLR          ; 71                          ;
;     ENA               ; 487                         ;
;     ENA CLR           ; 57                          ;
;     ENA CLR SLD       ; 32                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 1386                        ;
;     arith             ; 91                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 62                          ;
;     normal            ; 1295                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 223                         ;
;         4 data inputs ; 1031                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 17.90                       ;
; Average LUT depth     ; 7.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Mon Mar 27 03:49:00 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ArmPipelined -c ArmPipelined
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/Harry/Downloads/Pipeline 1.0/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv Line: 1
Info (12021): Found 23 design units, including 23 entities, in source file arm.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 1
    Info (12023): Found entity 2: flopenr File: C:/Users/Harry/Downloads/Pipeline 1.0/flopenr.sv Line: 1
    Info (12023): Found entity 3: condlogic File: C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv Line: 3
    Info (12023): Found entity 4: condcheck File: C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv Line: 28
    Info (12023): Found entity 5: ff_d2eCU File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 1
    Info (12023): Found entity 6: ff_e2mCU File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_e2mCU.sv Line: 1
    Info (12023): Found entity 7: ff_m2wCU File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_m2wCU.sv Line: 1
    Info (12023): Found entity 8: controller File: C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv Line: 7
    Info (12023): Found entity 9: regfile File: C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv Line: 1
    Info (12023): Found entity 10: mux2 File: C:/Users/Harry/Downloads/Pipeline 1.0/mux2.sv Line: 1
    Info (12023): Found entity 11: mux3 File: C:/Users/Harry/Downloads/Pipeline 1.0/mux3.sv Line: 1
    Info (12023): Found entity 12: flopr File: C:/Users/Harry/Downloads/Pipeline 1.0/flopr.sv Line: 1
    Info (12023): Found entity 13: extend File: C:/Users/Harry/Downloads/Pipeline 1.0/extend.sv Line: 1
    Info (12023): Found entity 14: adder File: C:/Users/Harry/Downloads/Pipeline 1.0/adder.sv Line: 1
    Info (12023): Found entity 15: alu_adder File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 1
    Info (12023): Found entity 16: alu File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 10
    Info (12023): Found entity 17: ff_f2d File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 1
    Info (12023): Found entity 18: ff_d2eDP File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eDP.sv Line: 1
    Info (12023): Found entity 19: ff_e2mDP File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_e2mDP.sv Line: 1
    Info (12023): Found entity 20: ff_m2wDP File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_m2wDP.sv Line: 1
    Info (12023): Found entity 21: datapath File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 13
    Info (12023): Found entity 22: hazard File: C:/Users/Harry/Downloads/Pipeline 1.0/hazard.sv Line: 1
    Info (12023): Found entity 23: arm File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file armpipelined.bdf
    Info (12023): Found entity 1: ArmPipelined
Info (12021): Found 1 design units, including 1 entities, in source file source_prob/synthesis/source_prob.v
    Info (12023): Found entity 1: source_prob File: C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/source_prob.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file source_prob/synthesis/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(75): created implicit net for "Match_1E_M" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 75
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(76): created implicit net for "Match_1E_W" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 76
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(77): created implicit net for "Match_2E_M" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 77
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(78): created implicit net for "Match_2E_W" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 78
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(79): created implicit net for "Match_12D_E" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 79
Warning (10236): Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for "MemtoRegE" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for "PCSrcW" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for "PCWrPendingF" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 24
Warning (10236): Verilog HDL Implicit Net warning at arm.sv(24): created implicit net for "RegWriteM" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 24
Info (12127): Elaborating entity "ArmPipelined" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:inst"
Info (12128): Elaborating entity "controller" for hierarchy "arm:inst|controller:c" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 24
Info (12128): Elaborating entity "decoder" for hierarchy "arm:inst|controller:c|decoder:dec" File: C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv Line: 35
Info (10041): Inferred latch for "RegControlD[0]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "RegControlD[1]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "FlagWriteD[0]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "FlagWriteD[1]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "NoWriteD" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "ALUControlD[0]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "ALUControlD[1]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "ALUControlD[2]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (10041): Inferred latch for "ALUControlD[3]" at decoder.sv(145) File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
Info (12128): Elaborating entity "ff_d2eCU" for hierarchy "arm:inst|controller:c|ff_d2eCU:d2eCU" File: C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv Line: 38
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(37): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 37
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(38): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 38
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(39): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 39
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(40): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 40
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(43): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 43
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(44): truncated value with size 32 to match size of target (1) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 44
Warning (10230): Verilog HDL assignment warning at ff_d2eCU.sv(45): truncated value with size 32 to match size of target (2) File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_d2eCU.sv Line: 45
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:inst|controller:c|condlogic:cl" File: C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv Line: 40
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:inst|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv Line: 15
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:inst|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/Harry/Downloads/Pipeline 1.0/condLogic.sv Line: 18
Info (12128): Elaborating entity "ff_e2mCU" for hierarchy "arm:inst|controller:c|ff_e2mCU:e2mCU" File: C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv Line: 41
Info (12128): Elaborating entity "ff_m2wCU" for hierarchy "arm:inst|controller:c|ff_m2wCU:m2wCU" File: C:/Users/Harry/Downloads/Pipeline 1.0/controller.sv Line: 42
Info (12128): Elaborating entity "datapath" for hierarchy "arm:inst|datapath:dp" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 27
Info (12128): Elaborating entity "mux2" for hierarchy "arm:inst|datapath:dp|mux2:pcmux" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 50
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:inst|datapath:dp|flopenr:pcreg" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 52
Info (12128): Elaborating entity "adder" for hierarchy "arm:inst|datapath:dp|adder:pcadd1" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 53
Info (12128): Elaborating entity "ff_f2d" for hierarchy "arm:inst|datapath:dp|ff_f2d:ff_f2d_inst" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 54
Info (12128): Elaborating entity "mux2" for hierarchy "arm:inst|datapath:dp|mux2:ra1mux" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 57
Info (12128): Elaborating entity "regfile" for hierarchy "arm:inst|datapath:dp|regfile:rf" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at reg_file.sv(11): object "i" assigned a value but never read File: C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv Line: 11
Info (12128): Elaborating entity "extend" for hierarchy "arm:inst|datapath:dp|extend:ext" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 60
Info (12128): Elaborating entity "ff_d2eDP" for hierarchy "arm:inst|datapath:dp|ff_d2eDP:ff_d2eDP_inst" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 61
Info (12128): Elaborating entity "mux3" for hierarchy "arm:inst|datapath:dp|mux3:mux3A" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 64
Info (12128): Elaborating entity "alu" for hierarchy "arm:inst|datapath:dp|alu:alu" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 67
Warning (10199): Verilog HDL Case Statement warning at ALU.sv(66): case item expression never matches the case expression File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 66
Warning (10199): Verilog HDL Case Statement warning at ALU.sv(68): case item expression never matches the case expression File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 68
Warning (10270): Verilog HDL Case Statement warning at ALU.sv(61): incomplete case statement has no default case item File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 61
Info (10041): Inferred latch for "result[0]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[1]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[2]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[3]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[4]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[5]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[6]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[7]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[8]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[9]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[10]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[11]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[12]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[13]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[14]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[15]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[16]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[17]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[18]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[19]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[20]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[21]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[22]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[23]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[24]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[25]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[26]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[27]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[28]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[29]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[30]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (10041): Inferred latch for "result[31]" at ALU.sv(28) File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (12128): Elaborating entity "alu_adder" for hierarchy "arm:inst|datapath:dp|alu:alu|alu_adder:add_instr" File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 20
Info (12128): Elaborating entity "ff_e2mDP" for hierarchy "arm:inst|datapath:dp|ff_e2mDP:ff_e2mDP_inst" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 68
Info (12128): Elaborating entity "ff_m2wDP" for hierarchy "arm:inst|datapath:dp|ff_m2wDP:ff_m2wDP_inst" File: C:/Users/Harry/Downloads/Pipeline 1.0/datapath.sv Line: 71
Info (12128): Elaborating entity "hazard" for hierarchy "arm:inst|hazard:hu" File: C:/Users/Harry/Downloads/Pipeline 1.0/arm.sv Line: 29
Info (12128): Elaborating entity "imem" for hierarchy "imem:inst6"
Warning (10030): Net "RAM.data_a" at imem.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv Line: 3
Warning (10030): Net "RAM.waddr_a" at imem.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv Line: 3
Warning (10030): Net "RAM.we_a" at imem.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/Harry/Downloads/Pipeline 1.0/imem.sv Line: 3
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:inst1"
Info (12128): Elaborating entity "source_prob" for hierarchy "source_prob:inst7"
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0" File: C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/source_prob.v Line: 19
Info (12128): Elaborating entity "altsource_probe" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/Users/Harry/Downloads/Pipeline 1.0/source_prob/synthesis/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "NONE"
    Info (12134): Parameter "probe_width" = "32"
    Info (12134): Parameter "source_width" = "0"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 281
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "source_prob:inst7|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.27.03:49:09 Progress: Loading sld351b6f7b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Harry/Downloads/Pipeline 1.0/db/ip/sld351b6f7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "arm:inst|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/Harry/Downloads/Pipeline 1.0/reg_file.sv Line: 6
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Harry/Downloads/Pipeline 1.0/db/ArmPipelined.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[2]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[3]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[4]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[5]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[6]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[7]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[31]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[30]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[29]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[28]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[27]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[26]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[25]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[24]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[23]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[22]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[21]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[20]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[19]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[18]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[17]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[16]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[15]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[14]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[13]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[12]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[11]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[10]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[9]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[8]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[1]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Warning (14026): LATCH primitive "arm:inst|datapath:dp|alu:alu|result[0]" is permanently enabled File: C:/Users/Harry/Downloads/Pipeline 1.0/ALU.sv Line: 28
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem:inst1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "dmem:inst1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "dmem:inst1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6c81.tdf
    Info (12023): Found entity 1: altsyncram_6c81 File: C:/Users/Harry/Downloads/Pipeline 1.0/db/altsyncram_6c81.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch arm:inst|controller:c|decoder:dec|ALUControlD[1] has unsafe behavior File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[24] File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 6
Warning (13012): Latch arm:inst|controller:c|decoder:dec|ALUControlD[0] has unsafe behavior File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[24] File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 6
Warning (13012): Latch arm:inst|controller:c|decoder:dec|ALUControlD[3] has unsafe behavior File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[23] File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 6
Warning (13012): Latch arm:inst|controller:c|decoder:dec|NoWriteD has unsafe behavior File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[24] File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 6
Warning (13012): Latch arm:inst|controller:c|decoder:dec|FlagWriteD[1] has unsafe behavior File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[23] File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 6
Warning (13012): Latch arm:inst|controller:c|decoder:dec|FlagWriteD[0] has unsafe behavior File: C:/Users/Harry/Downloads/Pipeline 1.0/decoder.sv Line: 145
    Warning (13013): Ports D and ENA on the latch are fed by the same signal arm:inst|datapath:dp|ff_f2d:ff_f2d_inst|InstrD[24] File: C:/Users/Harry/Downloads/Pipeline 1.0/ff_f2d.sv Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Harry/Downloads/Pipeline 1.0/output_files/ArmPipelined.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2103 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4888 megabytes
    Info: Processing ended: Mon Mar 27 03:49:18 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:19


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Harry/Downloads/Pipeline 1.0/output_files/ArmPipelined.map.smsg.


