/* q5_k_GEMV.h — GGUF q5_K GEMV for Intel XPU (ESIMD), decode M=1.
 *
 * PACKED layout (temp gemv-gguf-quant style, ZERO extra memory vs GGUF):
 *   input   [1, K]      fp16
 *   ql      [N, K/2]    uint8  — 4 low bits, nibble (byte j: low->elem 2j,
 *                                high->elem 2j+1, sequential element order)
 *   qh      [N, K/8]    uint8  — 5th bit, 1-bit packed AND PRE-SHUFFLED on host
 *                                (per VL=512-elem tile: bit b of shuffled byte t
 *                                 -> element b*64+t, so the GPU high-bit add is
 *                                 a stride-1 contiguous write, not stride-8)
 *   scale   [N, K/32]   fp16   — = dall * sc6  (per 32-block)
 *   min     [N, K/32]   fp16   — = dmin * mn6
 *   output  [1, N]      fp16
 *
 * value v5 = ql_nibble | (qh_bit << 4) (0..31); dequant w = scale*v5 - min.
 *
 * Processes K in VL=512-element tiles (pre-shuffle is per-tile, so no K-split
 * inside a tile). grid = ceil(N/ROWS) work-groups x ROWS rows. N, K runtime.
 * Requires K % VL == 0 (true for all Qwen3.5 q5_K: K=2560,4096). Validated
 * layout: cc_workspace/tools/q5q6_packed_repack_ref.py (vs gguf-lib).
 *
 * Included into esimd_kernel.sycl (utils.h: fp16 + esimd namespace + detail).
 */
#pragma once
#include <c10/util/Exception.h>  // TORCH_CHECK

namespace esimd_detail = sycl::ext::intel::esimd::detail;

static constexpr int Q5_K_VL   = 512;   // K-tile (matches host pre-shuffle chunk)
static constexpr int Q5_K_ROWS = 4;     // rows per work-group
static constexpr int Q5_K_GS   = 32;    // scale/min group

// VLP is the K-tile length and must stay at 512: the host pre-shuffles qh
// against that tile width, so a narrower instantiation reads the high bits
// of the wrong elements. K that is not a multiple of 512 is refused.
template <int VLP>
struct Q5_K_gemv_kernel {
    const fp16*    input;   // [1, K]
    const uint8_t* ql;      // [N, K/2]
    const uint8_t* qh;      // [N, K/8] pre-shuffled
    const fp16*    scale;   // [N, K/32]
    const fp16*    minv;    // [N, K/32]
    fp16*          output;  // [1, N]
    int N, K;

    void operator()(sycl::nd_item<1> ndi) const SYCL_ESIMD_KERNEL {
        const int row = (int)ndi.get_group(0) * Q5_K_ROWS + (int)ndi.get_local_id(0);
        if (row >= N) return;

        constexpr int VL = VLP;
        constexpr int VL_HALF = VL / 2;     // 256 ql bytes/tile
        constexpr int VL_8TH = VL / 8;      // 64 qh bytes/tile
        constexpr int VL_GS = VL / Q5_K_GS; // 16 scale/min per tile
        const int K_ITERS = K / VL;
        const int QL_STRIDE = K / 2;
        const int QH_STRIDE = K / 8;
        const int SC_STRIDE = K / Q5_K_GS;

        simd<float, 8> acc(0.0f);
        int ai = 0;

        for (int iter = 0; iter < K_ITERS; iter++) {
            const int k = iter * VL;
            simd<fp16, VL> act = block_load<fp16, VL>(input + k);
            simd<float, VL> act_f = act;

            simd<uint8_t, VL_HALF> ql_data = block_load<uint8_t, VL_HALF>(
                ql + (size_t)row * QL_STRIDE + k / 2);
            simd<uint8_t, VL_8TH> qh_data = block_load<uint8_t, VL_8TH>(
                qh + (size_t)row * QH_STRIDE + k / 8);
            simd<fp16, VL_GS> sc_h = block_load<fp16, VL_GS>(
                scale + (size_t)row * SC_STRIDE + k / Q5_K_GS);
            simd<fp16, VL_GS> mn_h = block_load<fp16, VL_GS>(
                minv + (size_t)row * SC_STRIDE + k / Q5_K_GS);
            simd<float, VL_GS> sc_f = sc_h, mn_f = mn_h;

            // ql nibble unpack (stride-2 interleave: lo->even, hi->odd)
            simd<float, VL> weight_f;
            #pragma unroll
            for (int c = 0; c < VL_HALF / 64; c++) {
                auto p = ql_data.template select<64, 1>(c * 64);
                simd<float, 64> lo = p & 0x0F;
                simd<float, 64> hi = (p >> 4) & 0x0F;
                weight_f.template select<64, 2>(c * 128) = lo;
                weight_f.template select<64, 2>(c * 128 + 1) = hi;
            }

            // 5th bit — stride-1 contiguous (pre-shuffled)
            #pragma unroll
            for (int bit = 0; bit < 8; bit++) {
                simd<uint8_t, VL_8TH> ext = (qh_data >> bit) & 1;
                simd<float, VL_8TH> ef = ext;
                weight_f.template select<VL_8TH, 1>(bit * VL_8TH) += ef * 16.0f;
            }

            // dequant w = scale*v5 - min  (per 32-block)
            #pragma unroll
            for (int sb = 0; sb < VL_GS; sb++) {
                float s = sc_f[sb], m = mn_f[sb];
                weight_f.template select<32, 1>(sb * 32) =
                    weight_f.template select<32, 1>(sb * 32) * s - m;
            }

            simd<float, VL> prod = weight_f * act_f;
            acc[ai] += esimd_detail::sum<float, float, VL>(prod);
            ai = (ai + 1) & 7;
        }
        output[row] = (fp16)esimd_detail::sum<float, float, 8>(acc);
    }
};

inline void q5_k_gemv_host(
    const fp16* input, const uint8_t* ql, const uint8_t* qh,
    const fp16* scale, const fp16* minv, fp16* output,
    uint32_t N, uint32_t K, sycl::queue& q) {
    const int NWG = ((int)N + Q5_K_ROWS - 1) / Q5_K_ROWS;
    // qh is pre-shuffled on the host against a fixed Q5_K_VL-element tile, so a
    // narrower tile de-shuffles to the wrong elements rather than merely
    // dropping a residue. There is no correct narrow instantiation.
    TORCH_CHECK(K % Q5_K_VL == 0,
                "q5_k GEMV: K must be a multiple of ", (int)Q5_K_VL,
                " (host qh shuffle tile), got K=", K);
    q.submit([&](sycl::handler& h) {
        sycl::nd_range<1> r((size_t)NWG * Q5_K_ROWS, Q5_K_ROWS);
        h.parallel_for(
                r, Q5_K_gemv_kernel<Q5_K_VL>{input, ql, qh, scale, minv, output, (int)N, (int)K});
    });
}

// M-tiled q5_K GEMV (small M: MTP verify, or plain decode at batch>1). The
// generic M>1 path dequantizes q5_K into a fp16 table (3.2x the bytes) on every
// call before a dense GEMM. This loads+unpacks+dequants each K-tile ONCE and
// multiplies it against all M activation rows, so weight traffic is independent
// of M. input [M,K] row-major, output [M,N] row-major.
template <int M, int VLP>
struct Q5_K_gemv_M_kernel {
    const fp16*    input;   // [M, K]
    const uint8_t* ql;      // [N, K/2]
    const uint8_t* qh;      // [N, K/8] pre-shuffled
    const fp16*    scale;   // [N, K/32]
    const fp16*    minv;    // [N, K/32]
    fp16*          output;  // [M, N]
    int N, K;
    // Row stride of `output`, so a caller can write a column slice of a
    // wider buffer (the GGUF mixed-kind group path) without a torch.cat.
    int ldo;

    void operator()(sycl::nd_item<1> ndi) const SYCL_ESIMD_KERNEL {
        const int row = (int)ndi.get_group(0) * Q5_K_ROWS + (int)ndi.get_local_id(0);
        if (row >= N) return;

        constexpr int VL = VLP;
        constexpr int VL_HALF = VL / 2;
        constexpr int VL_8TH = VL / 8;
        constexpr int VL_GS = VL / Q5_K_GS;
        const int K_ITERS = K / VL;
        const int QL_STRIDE = K / 2;
        const int QH_STRIDE = K / 8;
        const int SC_STRIDE = K / Q5_K_GS;

        // Accumulate lane-wise and fold ONCE at the end. A per-iteration
        // sum<VL>() costs M * K_ITERS cross-lane reduction trees whose shuffles
        // produce no useful FLOPs; at M=16 that tree is about half of the
        // per-row instruction count and this kernel is ALU bound.
        // Folding the VL-wide product into an AW-wide accumulator as VL/AW
        // strided FMAs issues the same number of instructions as one VL-wide
        // FMA, so AW can stay small: AW*4*M is 4 KB at M=16, against the 32 KB
        // a full VL-wide accumulator would need (the GRF is 8 KB).
        constexpr int AW = 64;
        simd<float, AW> vacc[M];
        #pragma unroll
        for (int m = 0; m < M; m++) vacc[m] = 0.0f;

        for (int iter = 0; iter < K_ITERS; iter++) {
            const int k = iter * VL;
            // --- load + unpack + dequant the weight tile ONCE ---
            simd<uint8_t, VL_HALF> ql_data = block_load<uint8_t, VL_HALF>(
                ql + (size_t)row * QL_STRIDE + k / 2);
            simd<uint8_t, VL_8TH> qh_data = block_load<uint8_t, VL_8TH>(
                qh + (size_t)row * QH_STRIDE + k / 8);
            simd<fp16, VL_GS> sc_h = block_load<fp16, VL_GS>(
                scale + (size_t)row * SC_STRIDE + k / Q5_K_GS);
            simd<fp16, VL_GS> mn_h = block_load<fp16, VL_GS>(
                minv + (size_t)row * SC_STRIDE + k / Q5_K_GS);
            simd<float, VL_GS> sc_f = sc_h, mn_f = mn_h;

            simd<float, VL> weight_f;
            #pragma unroll
            for (int c = 0; c < VL_HALF / 64; c++) {
                auto p = ql_data.template select<64, 1>(c * 64);
                simd<float, 64> lo = p & 0x0F;
                simd<float, 64> hi = (p >> 4) & 0x0F;
                weight_f.template select<64, 2>(c * 128) = lo;
                weight_f.template select<64, 2>(c * 128 + 1) = hi;
            }
            #pragma unroll
            for (int bit = 0; bit < 8; bit++) {
                simd<uint8_t, VL_8TH> ext = (qh_data >> bit) & 1;
                simd<float, VL_8TH> ef = ext;
                weight_f.template select<VL_8TH, 1>(bit * VL_8TH) += ef * 16.0f;
            }
            #pragma unroll
            for (int sb = 0; sb < VL_GS; sb++) {
                float s = sc_f[sb], m = mn_f[sb];
                weight_f.template select<32, 1>(sb * 32) =
                    weight_f.template select<32, 1>(sb * 32) * s - m;
            }
            // --- reuse weight_f across all M activation rows ---
            #pragma unroll
            for (int m = 0; m < M; m++) {
                simd<fp16, VL> act = block_load<fp16, VL>(input + (size_t)m * K + k);
                #pragma unroll
                for (int c = 0; c < VL / AW; c++)
                    vacc[m] += weight_f.template select<AW, 1>(c * AW) *
                               simd<float, AW>(act.template select<AW, 1>(c * AW));
            }
        }
        #pragma unroll
        for (int m = 0; m < M; m++)
            output[(size_t)m * ldo + row] = (fp16)esimd_detail::sum<float, float, AW>(vacc[m]);
    }
};

template <int M>
inline void q5_k_gemv_M_launch(
    const fp16* input, const uint8_t* ql, const uint8_t* qh,
    const fp16* scale, const fp16* minv, fp16* output,
    uint32_t N, uint32_t K, uint32_t ldo, sycl::queue& q) {
    const int NWG = ((int)N + Q5_K_ROWS - 1) / Q5_K_ROWS;
    // qh is pre-shuffled on the host against a fixed Q5_K_VL-element tile, so a
    // narrower tile de-shuffles to the wrong elements rather than merely
    // dropping a residue. There is no correct narrow instantiation.
    TORCH_CHECK(K % Q5_K_VL == 0,
                "q5_k GEMV: K must be a multiple of ", (int)Q5_K_VL,
                " (host qh shuffle tile), got K=", K);
    q.submit([&](sycl::handler& h) {
        sycl::nd_range<1> r((size_t)NWG * Q5_K_ROWS, Q5_K_ROWS);
        h.parallel_for(
                r, Q5_K_gemv_M_kernel<M, Q5_K_VL>{input, ql, qh, scale, minv, output,
                                                  (int)N, (int)K, (int)ldo});
    });
}

// Dispatch arbitrary M onto fixed-M kernels by tiling in chunks of
// {16,8,4,2,1}. Each tile streams the whole weight matrix once, so the
// widest tile that fits M decides how many times the weights are read:
// M=16 (MTP verify at concurrency 4 x 4 draft tokens) costs one pass with
// the 16-tile but two with the 8-tile. M only adds one AW-wide accumulator
// per row, while the weight/product registers are M-independent.
inline void q5_k_gemv_M_host(
    const fp16* input, const uint8_t* ql, const uint8_t* qh,
    const fp16* scale, const fp16* minv, fp16* output,
    uint32_t M, uint32_t N, uint32_t K, uint32_t ldo, sycl::queue& q) {
    uint32_t m0 = 0;
    while (m0 < M) {
        uint32_t r = M - m0;
        const fp16* in = input + (size_t)m0 * K;
        fp16* out = output + (size_t)m0 * ldo;
        if      (r >= 16) { q5_k_gemv_M_launch<16>(in, ql, qh, scale, minv, out, N, K, ldo, q); m0 += 16; }
        else if (r >= 8) { q5_k_gemv_M_launch<8>(in, ql, qh, scale, minv, out, N, K, ldo, q); m0 += 8; }
        else if (r >= 4) { q5_k_gemv_M_launch<4>(in, ql, qh, scale, minv, out, N, K, ldo, q); m0 += 4; }
        else if (r >= 2) { q5_k_gemv_M_launch<2>(in, ql, qh, scale, minv, out, N, K, ldo, q); m0 += 2; }
        else { q5_k_gemv_host(in, ql, qh, scale, minv, out, N, K, q); m0 += 1; }
    }
}
