#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov  8 20:48:39 2020
# Process ID: 13800
# Current directory: G:/Xilinx/Projects/ADS1118_GPIO/ADS1118_GPIO.runs/synth_1
# Command line: vivado.exe -log spi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi.tcl
# Log file: G:/Xilinx/Projects/ADS1118_GPIO/ADS1118_GPIO.runs/synth_1/spi.vds
# Journal file: G:/Xilinx/Projects/ADS1118_GPIO/ADS1118_GPIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spi.tcl -notrace
Command: synth_design -top spi -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18864 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 470.762 ; gain = 169.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi' [G:/Xilinx/Projects/ADS1118_GPIO/spi.v:1]
INFO: [Synth 8-6157] synthesizing module 'AD' [G:/Xilinx/Projects/ADS1118_GPIO/AD.v:1]
WARNING: [Synth 8-5788] Register rddat_reg in module AD is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/Xilinx/Projects/ADS1118_GPIO/AD.v:104]
INFO: [Synth 8-6155] done synthesizing module 'AD' (1#1) [G:/Xilinx/Projects/ADS1118_GPIO/AD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'spi' (2#1) [G:/Xilinx/Projects/ADS1118_GPIO/spi.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.844 ; gain = 233.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.844 ; gain = 233.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.844 ; gain = 233.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.844 ; gain = 233.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[0]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[1]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[2]' (FDE) to 'AD_inst/r_wrdat_reg[13]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[3]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[4]' (FDE) to 'AD_inst/r_wrdat_reg[13]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[5]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[6]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[7]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[8]' (FDE) to 'AD_inst/r_wrdat_reg[13]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[9]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[10]' (FDE) to 'AD_inst/r_wrdat_reg[13]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[11]' (FDE) to 'AD_inst/r_wrdat_reg[13]'
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[12]' (FDE) to 'AD_inst/r_wrdat_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AD_inst/r_wrdat_reg[13] )
INFO: [Synth 8-3886] merging instance 'AD_inst/r_wrdat_reg[14]' (FDE) to 'AD_inst/r_wrdat_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AD_inst/r_wrdat_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 702.082 ; gain = 400.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 704.367 ; gain = 403.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     3|
|6     |LUT4   |     2|
|7     |LUT5   |    22|
|8     |LUT6   |    10|
|9     |FDRE   |    63|
|10    |FDSE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   134|
|2     |  AD_inst |AD     |    65|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 704.586 ; gain = 403.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 825.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 825.738 ; gain = 524.633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 825.738 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/Xilinx/Projects/ADS1118_GPIO/ADS1118_GPIO.runs/synth_1/spi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_utilization_synth.rpt -pb spi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  8 20:48:57 2020...
