#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 20 13:38:22 2023
# Process ID: 18056
# Current directory: C:/Users/19722/Desktop/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13052 C:\Users\19722\Desktop\lab_4\lab_4.xpr
# Log file: C:/Users/19722/Desktop/lab_4/vivado.log
# Journal file: C:/Users/19722/Desktop/lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/19722/Desktop/lab_4/lab_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 712.242 ; gain = 73.273
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 13:48:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 13:48:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 15:12:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 15:12:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 15:17:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 15:17:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1889.594 ; gain = 1123.844
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 15:33:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 15:33:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 15:34:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 15:34:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 15:38:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 15:38:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 15:41:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 15:41:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
set_property top Time_CounterTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1942.578 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'btnU' on this module [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1942.578 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xsim.dir/Time_CounterTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xsim.dir/Time_CounterTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 20 17:29:07 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 20 17:29:07 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1944.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1975.332 ; gain = 30.586
run 200 us
run 200 us
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2012.914 ; gain = 5.969
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2012.914 ; gain = 0.000
run 200 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 17:40:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2082.734 ; gain = 0.000
run 200 s
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2082.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2082.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2082.734 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2082.734 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2494.621 ; gain = 0.000
run 200 us
set_property top StateMachineTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xsim.dir/StateMachineTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xsim.dir/StateMachineTest_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 20 17:52:42 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 20 17:52:42 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2494.621 ; gain = 0.000
run 200 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Feb 20 17:55:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Mon Feb 20 17:55:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2494.621 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2494.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.621 ; gain = 0.000
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
run 200 us
run 200 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.352 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'StateMachineTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj StateMachineTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StateMachineTest_behav xil_defaultlib.StateMachineTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.StateMachineTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot StateMachineTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "StateMachineTest_behav -key {Behavioral:sim_1:Functional:StateMachineTest} -tclbatch {StateMachineTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source StateMachineTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StateMachineTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 02:33:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 02:33:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 02:36:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 02:36:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 02:38:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 02:38:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 02:41:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 02:41:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 03:06:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 03:06:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 03:09:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 03:09:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 03:12:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 03:12:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 13:24:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 13:24:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 13:24:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 13:24:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 13:58:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 13:58:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 14:04:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 14:04:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 14:08:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 14:08:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:07:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:07:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:17:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:17:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:22:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:22:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:28:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:28:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:31:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:31:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:32:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:32:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:36:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:36:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:41:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:41:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:42:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:42:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:46:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:46:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 15:49:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 15:49:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:04:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:04:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:10:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:10:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:15:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:15:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:18:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:18:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:22:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:22:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:35:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:35:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:39:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:39:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:42:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:42:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 16:56:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 16:56:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:18:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:18:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:21:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:21:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:26:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:26:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:29:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:29:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:35:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:35:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:39:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:39:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 17:51:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 17:51:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 18:00:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 18:00:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 18:01:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 18:01:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 18:05:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 18:05:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 18:07:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 18:07:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183ACAAB7A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 18:11:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 18:11:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 18:18:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 18:18:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top Time_CounterTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'Din' [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v:68]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'anysw' [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L_default
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xsim.dir/Time_CounterTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xsim.dir/Time_CounterTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 21 23:45:54 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 21 23:45:54 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_CounterTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'anysw' [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
run 200 us
run 200 us
run 200 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 23:52:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 23:52:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb 21 23:57:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Tue Feb 21 23:57:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 00:03:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 00:03:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 00:13:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 00:13:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 00:45:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 00:45:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 00:50:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 00:50:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 00:55:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 00:55:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 00:58:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 00:58:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:26:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:26:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:33:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:33:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:36:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:36:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:39:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:39:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:45:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:45:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:48:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:48:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 01:59:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 01:59:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:01:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:01:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:07:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:08:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:08:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:08:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:12:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:12:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:17:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:17:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:21:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:21:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:24:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:24:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:27:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:27:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:34:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:34:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:37:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:37:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:43:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:43:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:50:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:50:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:53:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:53:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 02:56:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 02:56:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:02:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:02:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:05:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:05:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:12:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:12:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:15:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:15:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:19:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:19:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:22:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:22:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:26:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:26:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:30:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:30:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:35:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:35:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:40:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:40:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:48:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:48:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:53:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:53:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 03:57:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 03:57:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:02:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:02:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:04:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:04:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:13:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:13:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:21:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:21:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:24:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:24:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:40:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:40:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:43:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:43:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:43:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:43:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:49:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:49:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 04:57:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 04:57:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 05:10:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 05:10:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 05:31:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 05:31:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 05:36:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 05:36:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 05:46:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 05:46:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 05:50:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 05:50:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 05:54:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 05:54:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2550.352 ; gain = 0.000
run 200 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTB
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v:114]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v:114]
ERROR: [VRFC 10-2865] module 'TopTB' ignored due to previous errors [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTB
ERROR: [VRFC 10-2989] 'match' is not declared [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v:68]
ERROR: [VRFC 10-2865] module 'TopTB' ignored due to previous errors [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Time_CounterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Time_CounterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/LSFR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/SignChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignChanger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SMachine_Logic
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Target.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Target
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/count4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/inputDecoder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputDecoder2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/imports/Desktop/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sources_1/new/Score_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Score_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/imports/Desktop/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19722/Desktop/lab_4/lab_4.srcs/sim_1/new/StateMachineTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachineTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 992a4d0a758e464f8570550332c27099 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Time_CounterTB_behav xil_defaultlib.Time_CounterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.count4bit
Compiling module xil_defaultlib.Time_Counter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.inputDecoder2
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Adder8bit
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.SignChanger
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.Time_CounterTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Time_CounterTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/19722/Desktop/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Time_CounterTB_behav -key {Behavioral:sim_1:Functional:Time_CounterTB} -tclbatch {Time_CounterTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Time_CounterTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Time_CounterTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2550.352 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
run 200 us
run 200 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:11:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:11:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:16:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:16:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:21:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:21:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:29:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:29:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:32:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:32:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:37:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:37:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 13:43:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 13:43:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 14:06:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 14:06:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 14:09:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 14:09:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 14:28:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 14:28:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 14:33:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 14:33:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 14:53:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 14:53:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 15:00:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 15:00:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 15:04:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 15:04:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 16:10:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 16:10:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 16:24:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 16:24:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 16:26:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 16:26:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 16:29:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 16:29:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 17:24:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 17:24:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 20:02:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 20:02:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 20:03:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 20:03:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 20:32:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 20:32:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 20:34:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 20:34:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 21:06:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 21:06:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 21:25:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 21:25:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 21:37:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 21:37:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 21:39:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 21:39:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 23:09:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 23:09:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 23:27:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 23:27:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 23:35:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 23:35:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 23:42:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 23:42:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 23:45:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 23:45:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Feb 22 23:59:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Wed Feb 22 23:59:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 00:11:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 00:11:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 00:17:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 00:17:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 00:20:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 00:20:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 00:23:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 00:23:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 00:30:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 01:32:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 01:32:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 01:49:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 01:49:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 02:30:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 02:30:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Feb 23 02:36:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 02:38:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 02:38:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 02:54:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 02:54:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 02:57:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 02:57:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:01:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:01:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:10:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:10:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:19:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:19:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:23:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:23:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:27:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:27:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:33:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:33:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:36:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:36:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:40:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:40:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:48:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:48:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:51:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:51:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 03:54:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 03:54:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 04:05:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 04:05:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 04:10:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 04:10:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 05:27:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 05:27:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 05:32:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 05:32:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 05:42:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 05:42:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 05:45:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 05:45:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 05:48:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 05:48:58 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 05:54:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 05:54:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:00:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:00:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:03:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:03:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:08:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:08:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:11:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:11:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:15:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:15:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:20:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:20:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:28:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:28:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:30:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:30:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:35:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:35:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:40:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:40:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:44:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:44:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:47:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:47:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 06:54:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 06:54:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:00:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:00:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:06:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:06:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:10:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:10:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:23:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:23:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:32:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:32:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:38:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:38:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:45:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:45:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:49:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:49:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:52:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:52:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:56:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:56:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 07:59:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 07:59:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:02:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:02:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:06:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:06:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:09:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:09:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:10:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:10:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:15:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:15:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:18:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:18:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:23:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:23:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Feb 23 08:26:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/synth_1/runme.log
[Thu Feb 23 08:26:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/19722/Desktop/lab_4/lab_4.runs/impl_1/TopLevel.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3302.469 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3302.469 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3302.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3432.695 ; gain = 882.344
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACAAB7A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3793.586 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 15:47:16 2023...
