INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/imports/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sources_1/new/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.srcs/sim_1/new/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/LZY/study/ust kecheng/spring/6000C/homework/lab3_all/lab3_tiaoshi/la3_2/fir/fir.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
