\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\-:\begin{DoxyCompactList}
\item Bit\-Set\begin{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Trigger\-Bits}{\pageref{classCALICE_1_1Ahc2TriggerBits}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Cal\-Hit\-Map\-Mgr}{\pageref{classCalHitMapMgr}}{}
\item \contentsline{section}{digisim\-:\-:Cal\-Hit\-Modifier}{\pageref{classdigisim_1_1CalHitModifier}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{digisim\-:\-:Abs\-Value\-Discrimination}{\pageref{classdigisim_1_1AbsValueDiscrimination}}{}
\item \contentsline{section}{digisim\-:\-:Cross\-Talk\-Modifier}{\pageref{classdigisim_1_1CrossTalkModifier}}{}
\item \contentsline{section}{digisim\-:\-:Function\-Modifier}{\pageref{classdigisim_1_1FunctionModifier}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{digisim\-:\-:Si\-P\-M\-Saturation}{\pageref{classdigisim_1_1SiPMSaturation}}{}
\item \contentsline{section}{digisim\-:\-:Smeared\-Gain}{\pageref{classdigisim_1_1SmearedGain}}{}
\end{DoxyCompactList}
\item \contentsline{section}{digisim\-:\-:Gain\-Discrimination}{\pageref{classdigisim_1_1GainDiscrimination}}{}
\item \contentsline{section}{digisim\-:\-:Smeared\-Timing}{\pageref{classdigisim_1_1SmearedTiming}}{}
\item \contentsline{section}{digisim\-:\-:Tcmt\-Crosstalk}{\pageref{classdigisim_1_1TcmtCrosstalk}}{}
\item \contentsline{section}{digisim\-:\-:Tcmt\-Ganging\-Modifier}{\pageref{classdigisim_1_1TcmtGangingModifier}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Cell\-I\-D\-Decoder\-:\-:cell\-I\-D}{\pageref{structCellIDDecoder_1_1cellID}}{}
\item \contentsline{section}{Cell\-I\-D\-Decoder}{\pageref{classCellIDDecoder}}{}
\item \contentsline{section}{Cell\-I\-D\-Decoder\-:\-:decoder}{\pageref{classCellIDDecoder_1_1decoder}}{}
\item \contentsline{section}{digisim\-:\-:Digitizer}{\pageref{classdigisim_1_1Digitizer}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ganger}{\pageref{classCALICE_1_1Ganger}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:tokyo\-\_\-layer}{\pageref{classCALICE_1_1tokyo__layer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:A\-H\-C\-A\-L\-:\-:Digitization\-:\-:Ganging\-:\-:Ganger}{\pageref{classCALICE_1_1AHCAL_1_1Digitization_1_1Ganging_1_1Ganger}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{bottom\-Both}{\pageref{classbottomBoth}}{}
\item \contentsline{section}{inner\-Coarse}{\pageref{classinnerCoarse}}{}
\item \contentsline{section}{inner\-Fine}{\pageref{classinnerFine}}{}
\item \contentsline{section}{left\-Both}{\pageref{classleftBoth}}{}
\item \contentsline{section}{right\-Both}{\pageref{classrightBoth}}{}
\item \contentsline{section}{ring\-Fine}{\pageref{classringFine}}{}
\item \contentsline{section}{top\-Both}{\pageref{classtopBoth}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:geometrical\-Indices}{\pageref{structCALICE_1_1geometricalIndices}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:A\-H\-C\-A\-L\-:\-:Digitization\-:\-:Ganging\-:\-:Geometrical\-Indices}{\pageref{structCALICE_1_1AHCAL_1_1Digitization_1_1Ganging_1_1GeometricalIndices}}{}
\item \contentsline{section}{digisim\-:\-:Hit\-Contrib}{\pageref{classdigisim_1_1HitContrib}}{}
\item Integrated\-Hcal\-Processor\begin{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:A\-H\-C\-A\-L\-:\-:Digitization\-:\-:Integrated\-Hcal\-Digitization\-Processor}{\pageref{classCALICE_1_1AHCAL_1_1Digitization_1_1IntegratedHcalDigitizationProcessor}}{}
\end{DoxyCompactList}
\item \contentsline{section}{digisim\-:\-:Modifier\-Parameters}{\pageref{classdigisim_1_1ModifierParameters}}{}
\item \contentsline{section}{Noise\-Def}{\pageref{classNoiseDef}}{}
\item Processor\begin{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Append\-Processor}{\pageref{classCALICE_1_1Ahc2AppendProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Collection\-Merger}{\pageref{classCALICE_1_1Ahc2CollectionMerger}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Ganging\-Processor}{\pageref{classCALICE_1_1Ahc2GangingProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-M\-I\-P2\-Ge\-V\-Processor}{\pageref{classCALICE_1_1Ahc2MIP2GeVProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-R\-O\-C\-Threshold\-Processor}{\pageref{classCALICE_1_1Ahc2ROCThresholdProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Si\-P\-M\-Statistic\-Processor}{\pageref{classCALICE_1_1Ahc2SiPMStatisticProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Time\-Smearing\-Processor}{\pageref{classCALICE_1_1Ahc2TimeSmearingProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Triggered\-Channels}{\pageref{classCALICE_1_1Ahc2TriggeredChannels}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc2\-Trigger\-Sim}{\pageref{classCALICE_1_1Ahc2TriggerSim}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:A\-H\-C\-A\-L\-:\-:Digitization\-:\-:Ganging\-:\-:ahcal\-Ganging\-Processor}{\pageref{classCALICE_1_1AHCAL_1_1Digitization_1_1Ganging_1_1ahcalGangingProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc\-Digitisation\-Processor}{\pageref{classCALICE_1_1AhcDigitisationProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Ahc\-Ganging\-Processor}{\pageref{classCALICE_1_1AhcGangingProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Append\-Processor}{\pageref{classCALICE_1_1AppendProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:fast\-Mapping\-M\-C\-Processor}{\pageref{classCALICE_1_1fastMappingMCProcessor}}{}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:T\-B\-Ecal\-Digitisation}{\pageref{classCALICE_1_1TBEcalDigitisation}}{}
\item \contentsline{section}{digisim\-:\-:Analysis}{\pageref{classdigisim_1_1Analysis}}{}
\item \contentsline{section}{digisim\-:\-:Cal\-Hit\-Map\-Processor}{\pageref{classdigisim_1_1CalHitMapProcessor}}{}
\item \contentsline{section}{digisim\-:\-:Calorimeter\-Hits\-Processor}{\pageref{classdigisim_1_1CalorimeterHitsProcessor}}{}
\item \contentsline{section}{digisim\-:\-:Digi\-Sim\-Processor}{\pageref{classdigisim_1_1DigiSimProcessor}}{}
\item \contentsline{section}{digisim\-:\-:Sim\-Calorimeter\-Hits\-Processor}{\pageref{classdigisim_1_1SimCalorimeterHitsProcessor}}{}
\item \contentsline{section}{Sc\-E\-C\-A\-L\-Digitizer}{\pageref{classScECALDigitizer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{digisim\-:\-:Random\-Cell\-Selector}{\pageref{classdigisim_1_1RandomCellSelector}}{}
\item \contentsline{section}{digisim\-:\-:Raw2\-Sim\-Converter}{\pageref{classdigisim_1_1Raw2SimConverter}}{}
\item \contentsline{section}{digisim\-:\-:Raw\-Hit\-Converter}{\pageref{classdigisim_1_1RawHitConverter}}{}
\item runtime\-\_\-error\begin{DoxyCompactList}
\item \contentsline{section}{C\-A\-L\-I\-C\-E\-:\-:Error\-Missing\-Conditions\-Data\-Handler}{\pageref{classCALICE_1_1ErrorMissingConditionsDataHandler}}{}
\end{DoxyCompactList}
\item T\-B\-Track\-Base\-Processor\begin{DoxyCompactList}
\item \contentsline{section}{T\-B\-Track\-Digitizer}{\pageref{classTBTrackDigitizer}}{}
\end{DoxyCompactList}
\item \contentsline{section}{digisim\-:\-:Temp\-Cal\-Hit}{\pageref{classdigisim_1_1TempCalHit}}{}
\item \contentsline{section}{temp\-G\-E\-A\-Rvariables}{\pageref{classtempGEARvariables}}{}
\end{DoxyCompactList}
