`timescale 1ns/1ps
module tb_MainDec();
input logic [5:0] op;
logic [8:0] controls;

maindec(op,memtoreg, memwrite, branch, alusrc, regdst, regwrite,jump, aluop);

assign {regwrite, regdst, alusrc, branch, memwrite,
	memtoreg, jump, aluop} = controls;
	Maindec(

clk = ~clk #5;


$initial
begin
	op=6'b000000 #10;
	op=6'b100011 #10;
	op=6'b101011 #10;
	op=6'b000100 #10;
	op=6'b001000 #10;
	op=6'b000010 #10;
end	
$final

endmodule
