

#if !defined (_iris_OFFSET_HEADER)
#define _iris_OFFSET_HEADER
/*
*	iris_offset.h
*
*	Register Spec Release:  Chip Spec 1.160
*
*
*	 (c) 2000 ATI Technologies Inc.  (unpublished)
*
*	 All rights reserved.
*	 The year included in the foregoing notice is the year of creation of the work.
*
*/


// Registers from BIF block

#define mmMM_INDEX                     0x0000
#define mmMM_DATA                      0x0001
#define mmBUS_CNTL                     0x000C
#define mmHI_STAT                      0x0013
#define mmBUS_CNTL1                    0x000D
#define mmCONFIG_CNTL                  0x0038
#define mmCONFIG_MEMSIZE               0x003E
#define mmCONFIG_APER_0_BASE           0x0040
#define mmCONFIG_APER_1_BASE           0x0041
#define mmCONFIG_APER_SIZE             0x0042
#define mmCONFIG_REG_1_BASE            0x0043
#define mmCONFIG_REG_APER_SIZE         0x0044
#define mmPAD_AGPINPUT_DELAY           0x0059
#define mmPAD_CTLR_STRENGTH            0x005A
#define mmPAD_CTLR_UPDATE              0x005B
#define mmFW_CNTL                      0x0046
#define mmFW_STATUS                    0x0047
#define mmAGP_CNTL                     0x005D
#define mmBM_STATUS                    0x0058
#define mmPAD_CTLR_MISC                0x02A8
#define mmVENDOR_ID                    0x03C0
#define mmDEVICE_ID                    0x03C0
#define mmCOMMAND                      0x03C1
#define mmSTATUS                       0x03C1
#define mmREVISION_ID                  0x03C2
#define mmREGPROG_INF                  0x03C2
#define mmSUB_CLASS                    0x03C2
#define mmBASE_CODE                    0x03C2
#define mmCACHE_LINE                   0x03C3
#define mmLATENCY                      0x03C3
#define mmHEADER                       0x03C3
#define mmBIST                         0x03C3
#define mmMEM_BASE                     0x03C4
#define mmIO_BASE                      0x03C5
#define mmREG_BASE                     0x03C6
#define mmADAPTER_ID                   0x03CB
#define mmBIOS_ROM                     0x03CC
#define mmCAPABILITIES_PTR             0x03CD
#define mmINTERRUPT_LINE               0x03CF
#define mmINTERRUPT_PIN                0x03CF
#define mmMIN_GRANT                    0x03CF
#define mmMAX_LATENCY                  0x03CF
#define mmADAPTER_ID_W                 0x03D3
#define mmPMI_CAP_ID                   0x03D4
#define mmPMI_NXT_CAP_PTR              0x03D4
#define mmPMI_PMC_REG                  0x03D4
#define mmPM_STATUS                    0x03D5
#define mmPMI_DATA                     0x03D5
#define mmAGP_CAP_ID                   0x03D6
#define mmAGP_STATUS                   0x03D7
#define mmAGP_COMMAND                  0x03D8
#define mmF1_VENDOR_ID                 0x03E0
#define mmF1_DEVICE_ID                 0x03E0
#define mmF1_COMMAND                   0x03E1
#define mmF1_STATUS                    0x03E1
#define mmF1_REVISION_ID               0x03E2
#define mmF1_REGPROG_INF               0x03E2
#define mmF1_SUB_CLASS                 0x03E2
#define mmF1_BASE_CODE                 0x03E2
#define mmF1_CACHE_LINE                0x03E3
#define mmF1_LATENCY                   0x03E3
#define mmF1_HEADER                    0x03E3
#define mmF1_BIST                      0x03E3
#define mmF1_MEM_BASE                  0x03E4
#define mmF1_REG_BASE                  0x03E5
#define mmF1_ADAPTER_ID                0x03EB
#define mmF1_CAPABILITIES_PTR          0x03ED
#define mmF1_INTERRUPT_LINE            0x03EF
#define mmF1_INTERRUPT_PIN             0x03EF
#define mmF1_MIN_GRANT                 0x03EF
#define mmF1_MAX_LATENCY               0x03EF
#define mmF1_PMI_CAP_ID                0x03F4
#define mmF1_PMI_NXT_CAP_PTR           0x03F4
#define mmF1_PMI_PMC_REG               0x03F4
#define mmF1_PM_STATUS                 0x03F5
#define mmF1_PMI_DATA                  0x03F5
#define mmF1_AGP_CAP_ID                0x03F6
#define mmF1_AGP_STATUS                0x03F7
#define mmF1_AGP_COMMAND               0x03F8
#define mmAIC_CTRL                     0x0074
#define mmAIC_STAT                     0x0075
#define mmAIC_PT_BASE                  0x0076
#define mmAIC_LO_ADDR                  0x0077
#define mmAIC_HI_ADDR                  0x0078
#define mmAIC_TLB_ADDR                 0x0079
#define mmAIC_TLB_DATA                 0x007A
#define mmDAC_CNTL                     0x0016
#define mmCRTC_GEN_CNTL                0x0014
#define ioGENENB                       0x00F0
#define ioMM_INDEX                     0x0000
#define ioMM_DATA                      0x0001
#define ioBUS_CNTL                     0x000C
#define ioHI_STAT                      0x0013
#define ioBUS_CNTL1                    0x000D
#define ioCONFIG_CNTL                  0x0038
#define ioCONFIG_MEMSIZE               0x003E
#define ioGENMO_WT                     0x00F0
#define ioGENMO_RD                     0x00F3
#define ioDAC_CNTL                     0x0016
#define ioCRTC_GEN_CNTL                0x0014
#define cfgVENDOR_ID                   0x0000
#define cfgDEVICE_ID                   0x0000
#define cfgCOMMAND                     0x0001
#define cfgSTATUS                      0x0001
#define cfgREVISION_ID                 0x0002
#define cfgREGPROG_INF                 0x0002
#define cfgSUB_CLASS                   0x0002
#define cfgBASE_CODE                   0x0002
#define cfgCACHE_LINE                  0x0003
#define cfgLATENCY                     0x0003
#define cfgHEADER                      0x0003
#define cfgBIST                        0x0003
#define cfgMEM_BASE                    0x0004
#define cfgIO_BASE                     0x0005
#define cfgREG_BASE                    0x0006
#define cfgADAPTER_ID                  0x000B
#define cfgBIOS_ROM                    0x000C
#define cfgCAPABILITIES_PTR            0x000D
#define cfgINTERRUPT_LINE              0x000F
#define cfgINTERRUPT_PIN               0x000F
#define cfgMIN_GRANT                   0x000F
#define cfgMAX_LATENCY                 0x000F
#define cfgADAPTER_ID_W                0x0013
#define cfgPMI_CAP_ID                  0x0014
#define cfgPMI_NXT_CAP_PTR             0x0014
#define cfgPMI_PMC_REG                 0x0014
#define cfgPM_STATUS                   0x0015
#define cfgPMI_DATA                    0x0015
#define cfgAGP_CAP_ID                  0x0016
#define cfgAGP_STATUS                  0x0017
#define cfgAGP_COMMAND                 0x0018
#define cfgF1_VENDOR_ID                0x0040
#define cfgF1_DEVICE_ID                0x0040
#define cfgF1_COMMAND                  0x0041
#define cfgF1_STATUS                   0x0041
#define cfgF1_REVISION_ID              0x0042
#define cfgF1_REGPROG_INF              0x0042
#define cfgF1_SUB_CLASS                0x0042
#define cfgF1_BASE_CODE                0x0042
#define cfgF1_CACHE_LINE               0x0043
#define cfgF1_LATENCY                  0x0043
#define cfgF1_HEADER                   0x0043
#define cfgF1_BIST                     0x0043
#define cfgF1_MEM_BASE                 0x0044
#define cfgF1_REG_BASE                 0x0045
#define cfgF1_ADAPTER_ID               0x004B
#define cfgF1_CAPABILITIES_PTR         0x004D
#define cfgF1_INTERRUPT_LINE           0x004F
#define cfgF1_INTERRUPT_PIN            0x004F
#define cfgF1_MIN_GRANT                0x004F
#define cfgF1_MAX_LATENCY              0x004F
#define cfgF1_PMI_CAP_ID               0x0054
#define cfgF1_PMI_NXT_CAP_PTR          0x0054
#define cfgF1_PMI_PMC_REG              0x0054
#define cfgF1_PM_STATUS                0x0055
#define cfgF1_PMI_DATA                 0x0055
#define cfgF1_AGP_CAP_ID               0x0056
#define cfgF1_AGP_STATUS               0x0057
#define cfgF1_AGP_COMMAND              0x0058


// Registers from MC block

#define mmMEM_CNTL                     0x0050
#define mmMEM_TIMING_CNTL              0x0051
#define mmMC_AGP_LOCATION              0x0053
#define mmMEM_REFRESH_CNTL             0x005E
#define mmMEM_INIT_LATENCY_TIMER       0x0055
#define mmMEM_SDRAM_MODE_REG           0x0056
#define mmAGP_BASE                     0x005C
#define mmMEM_READ_CNTL                0x005F
#define mmMC_DEBUG                     0x0062
#define mmMC_STATUS                    0x0054
#define mmMC_CHP_IO_OE_CNTL            0x0063
#define mmAGP_BASE_2                   0x0057
#define mmMC_IND_INDEX                 0x007E
#define mmMC_IND_DATA                  0x007F
#define mmMC_FB_LOCATION               0x0052


// Registers from HDP block

#define mmHOST_PATH_CNTL               0x004C
#define mmMEM_VGA_WP_SEL               0x000E
#define mmMEM_VGA_RP_SEL               0x000F
#define mmHDP_DEBUG                    0x004E
#define mmSW_SEMAPHORE                 0x004F
#define mmSURFACE_CNTL                 0x02C0
#define mmSURFACE0_LOWER_BOUND         0x02C1
#define mmSURFACE1_LOWER_BOUND         0x02C5
#define mmSURFACE2_LOWER_BOUND         0x02C9
#define mmSURFACE3_LOWER_BOUND         0x02CD
#define mmSURFACE4_LOWER_BOUND         0x02D1
#define mmSURFACE5_LOWER_BOUND         0x02D5
#define mmSURFACE6_LOWER_BOUND         0x02D9
#define mmSURFACE7_LOWER_BOUND         0x02DD
#define mmSURFACE0_UPPER_BOUND         0x02C2
#define mmSURFACE1_UPPER_BOUND         0x02C6
#define mmSURFACE2_UPPER_BOUND         0x02CA
#define mmSURFACE3_UPPER_BOUND         0x02CE
#define mmSURFACE4_UPPER_BOUND         0x02D2
#define mmSURFACE5_UPPER_BOUND         0x02D6
#define mmSURFACE6_UPPER_BOUND         0x02DA
#define mmSURFACE7_UPPER_BOUND         0x02DE
#define mmSURFACE0_INFO                0x02C3
#define mmSURFACE1_INFO                0x02C7
#define mmSURFACE2_INFO                0x02CB
#define mmSURFACE3_INFO                0x02CF
#define mmSURFACE4_INFO                0x02D3
#define mmSURFACE5_INFO                0x02D7
#define mmSURFACE6_INFO                0x02DB
#define mmSURFACE7_INFO                0x02DF
#define mmSURFACE_ACCESS_FLAGS         0x02FE
#define mmSURFACE_ACCESS_CLR           0x02FF
#define mmGEN_INT_CNTL                 0x0010
#define mmGEN_INT_STATUS               0x0011
#define mmCRTC_EXT_CNTL                0x0015
#define ioMEM_VGA_WP_SEL               0x000E
#define ioMEM_VGA_RP_SEL               0x000F
#define ioGRPH8_IDX                    0x00F3
#define ioGRPH8_DATA                   0x00F3
#define ioSEQ8_IDX                     0x00F1
#define ioSEQ8_DATA                    0x00F1
#define ioCRTC8_IDX                    0x00ED
#define ioCRTC8_IDX_alt_1              0x00F5
#define ioCRTC8_DATA                   0x00ED
#define ioCRTC8_DATA_alt_1             0x00F5
#define ioGEN_INT_CNTL                 0x0010
#define ioGEN_INT_STATUS               0x0011
#define ioCRTC_EXT_CNTL                0x0015


// Registers from RBBM block

#define mmWAIT_UNTIL                   0x05C8
#define mmISYNC_CNTL                   0x05C9
#define mmRBBM_GUICNTL                 0x05CB
#define mmRBBM_STATUS                  0x0390
#define mmRBBM_STATUS_alt_1            0x05D0
#define mmRBBM_CNTL                    0x003B
#define mmRBBM_CNTL_alt_1              0x0391
#define mmRBBM_SOFT_RESET              0x003C
#define mmRBBM_SOFT_RESET_alt_1        0x0392
#define mmNQWAIT_UNTIL                 0x0394
#define mmRBBM_DEBUG                   0x039B
#define mmRBBM_CMDFIFO_ADDR            0x039C
#define mmRBBM_CMDFIFO_DATAL           0x039D
#define mmRBBM_CMDFIFO_DATAH           0x039E
#define mmRBBM_CMDFIFO_STAT            0x039F
#define mmRBBM_PERF_CNTL               0x0398
#define mmRBBM_PERF_COUNT1             0x0399
#define mmRBBM_PERF_COUNT2             0x039A
#define ioRBBM_CNTL                    0x003B
#define ioRBBM_SOFT_RESET              0x003C


// Registers from DISPLAY block

#define mmCRTC_STATUS                  0x0017
#define mmGPIO_VGA_DDC                 0x0018
#define mmGPIO_DVI_DDC                 0x0019
#define mmGPIO_MONID                   0x001A
#define mmGPIO_CRT2_DDC                0x001B
#define mmPALETTE_INDEX                0x002C
#define mmPALETTE_DATA                 0x002D
#define mmPALETTE_30_DATA              0x002E
#define mmCRTC_H_TOTAL_DISP            0x0080
#define mmCRTC_H_SYNC_STRT_WID         0x0081
#define mmCRTC_V_TOTAL_DISP            0x0082
#define mmCRTC_V_SYNC_STRT_WID         0x0083
#define mmCRTC_VLINE_CRNT_VLINE        0x0084
#define mmCRTC_CRNT_FRAME              0x0085
#define mmCRTC_GUI_TRIG_VLINE          0x0086
#define mmCRTC_DEBUG                   0x0087
#define mmCRTC_OFFSET_RIGHT            0x0088
#define mmCRTC_OFFSET                  0x0089
#define mmCRTC_OFFSET_CNTL             0x008A
#define mmCRTC_PITCH                   0x008B
#define mmOVR_CLR                      0x008C
#define mmOVR_WID_LEFT_RIGHT           0x008D
#define mmOVR_WID_TOP_BOTTOM           0x008E
#define mmDISPLAY_BASE_ADDR            0x008F
#define mmSNAPSHOT_VH_COUNTS           0x0090
#define mmSNAPSHOT_F_COUNT             0x0091
#define mmN_VIF_COUNT                  0x0092
#define mmSNAPSHOT_VIF_COUNT           0x0093
#define mmFP_CRTC_H_TOTAL_DISP         0x0094
#define mmFP_CRTC_V_TOTAL_DISP         0x0095
#define mmCRT_CRTC_H_SYNC_STRT_WID     0x0096
#define mmCRT_CRTC_V_SYNC_STRT_WID     0x0097
#define mmCUR_OFFSET                   0x0098
#define mmCUR_HORZ_VERT_POSN           0x0099
#define mmCUR_HORZ_VERT_OFF            0x009A
#define mmCUR_CLR0                     0x009B
#define mmCUR_CLR1                     0x009C
#define mmFP_HORZ_VERT_ACTIVE          0x009E
#define mmCRTC_MORE_CNTL               0x009F
#define mmDAC_EXT_CNTL                 0x00A0
#define mmFP_GEN_CNTL                  0x00A1
#define mmFP2_GEN_CNTL                 0x00A2
#define mmFP_HORZ_STRETCH              0x00A3
#define mmFP_VERT_STRETCH              0x00A4
#define mmTMDS_CNTL                    0x00A5
#define mmTMDS_SYNC_CHAR_SETA          0x00A6
#define mmTMDS_SYNC_CHAR_SETB          0x00A7
#define mmTMDS_CRC                     0x00A8
#define mmTMDS_TRANSMITTER_CNTL        0x00A9
#define mmTMDS_PLL_CNTL                0x00AA
#define mmTMDS_PATTERN_GEN_SEED        0x00AB
#define mmICON_OFFSET                  0x00AC
#define mmICON_HORZ_VERT_POSN          0x00AD
#define mmICON_HORZ_VERT_OFF           0x00AE
#define mmICON_CLR0                    0x00AF
#define mmICON_CLR1                    0x00B0
#define mmFP_H_SYNC_STRT_WID           0x00B1
#define mmFP_V_SYNC_STRT_WID           0x00B2
#define mmLVDS_DIGTMDS_CRC             0x00B3
#define mmLVDS_GEN_CNTL                0x00B4
#define mmLVDS_PLL_CNTL                0x00B5
#define mmAUX_WINDOW_HORZ_CNTL         0x00B6
#define mmAUX_WINDOW_VERT_CNTL         0x00B7
#define mmDVI_I2C_CNTL_0               0x00B8
#define mmDVI_I2C_CNTL_1               0x00B9
#define mmDVI_I2C_DATA                 0x00BA
#define mmLVDS_SS_GEN_CNTL             0x00BB
#define mmGRPH_BUFFER_CNTL_M6          0x00BC
#define mmVGA_BUFFER_CNTL              0x00BD
#define mmCRTC2_H_TOTAL_DISP           0x00C0
#define mmCRTC2_H_SYNC_STRT_WID        0x00C1
#define mmCRTC2_V_TOTAL_DISP           0x00C2
#define mmCRTC2_V_SYNC_STRT_WID        0x00C3
#define mmCRTC2_VLINE_CRNT_VLINE       0x00C4
#define mmCRTC2_CRNT_FRAME             0x00C5
#define mmCRTC2_GUI_TRIG_VLINE         0x00C6
#define mmCRTC2_DEBUG                  0x00C7
#define mmCRTC2_OFFSET                 0x00C9
#define mmCRTC2_OFFSET_CNTL            0x00CA
#define mmCRTC2_PITCH                  0x00CB
#define mmOVR2_CLR                     0x00CC
#define mmOVR2_WID_LEFT_RIGHT          0x00CD
#define mmOVR2_WID_TOP_BOTTOM          0x00CE
#define mmCRTC2_DISPLAY_BASE_ADDR      0x00CF
#define mmSNAPSHOT2_VH_COUNTS          0x00D0
#define mmSNAPSHOT2_F_COUNT            0x00D1
#define mmN_VIF2_COUNT                 0x00D2
#define mmSNAPSHOT2_VIF_COUNT          0x00D3
#define mmCUR2_OFFSET                  0x00D8
#define mmCUR2_HORZ_VERT_POSN          0x00D9
#define mmCUR2_HORZ_VERT_OFF           0x00DA
#define mmCUR2_CLR0                    0x00DB
#define mmCUR2_CLR1                    0x00DC
#define mmFP_H2_SYNC_STRT_WID          0x00F1
#define mmFP_V2_SYNC_STRT_WID          0x00F2
#define mmICON2_OFFSET                 0x00EC
#define mmICON2_HORZ_VERT_POSN         0x00ED
#define mmICON2_HORZ_VERT_OFF          0x00EE
#define mmICON2_CLR0                   0x00EF
#define mmICON2_CLR1                   0x00F0
#define mmGRPH2_BUFFER_CNTL            0x00FC
#define mmCRTC2_GEN_CNTL               0x00FE
#define mmCRTC2_STATUS                 0x00FF
#define mmOV0_Y_X_START                0x0100
#define mmOV0_Y_X_END                  0x0101
#define mmOV0_PIPELINE_CNTL            0x0102
#define mmOV0_REG_LOAD_CNTL            0x0104
#define mmOV0_SCALE_CNTL               0x0108
#define mmOV0_V_INC                    0x0109
#define mmOV0_P1_V_ACCUM_INIT          0x010A
#define mmOV0_P23_V_ACCUM_INIT         0x010B
#define mmOV0_P1_BLANK_LINES_AT_TOP    0x010C
#define mmOV0_P23_BLANK_LINES_AT_TOP   0x010D
#define mmOV0_BASE_ADDR                0x010F
#define mmOV0_VID_BUF0_BASE_ADRS       0x0110
#define mmOV0_VID_BUF1_BASE_ADRS       0x0111
#define mmOV0_VID_BUF2_BASE_ADRS       0x0112
#define mmOV0_VID_BUF3_BASE_ADRS       0x0113
#define mmOV0_VID_BUF4_BASE_ADRS       0x0114
#define mmOV0_VID_BUF5_BASE_ADRS       0x0115
#define mmOV0_VID_BUF_PITCH0_VALUE     0x0118
#define mmOV0_VID_BUF_PITCH1_VALUE     0x0119
#define mmOV0_AUTO_FLIP_CNTRL          0x011C
#define mmOV0_DEINTERLACE_PATTERN      0x011D
#define mmOV0_SUBMIT_HISTORY           0x011E
#define mmOV0_H_INC                    0x0120
#define mmOV0_STEP_BY                  0x0121
#define mmOV0_P1_H_ACCUM_INIT          0x0122
#define mmOV0_P23_H_ACCUM_INIT         0x0123
#define mmOV0_P1_X_START_END           0x0125
#define mmOV0_P2_X_START_END           0x0126
#define mmOV0_P3_X_START_END           0x0127
#define mmOV0_FILTER_CNTL              0x0128
#define mmOV0_FOUR_TAP_COEF_0          0x012C
#define mmOV0_FOUR_TAP_COEF_1          0x012D
#define mmOV0_FOUR_TAP_COEF_2          0x012E
#define mmOV0_FOUR_TAP_COEF_3          0x012F
#define mmOV0_FOUR_TAP_COEF_4          0x0130
#define mmOV0_FLAG_CNTRL               0x0137
#define mmOV0_SLICE_CNTL               0x0138
#define mmOV0_VID_KEY_CLR_LOW          0x0139
#define mmOV0_VID_KEY_CLR_HIGH         0x013A
#define mmOV0_GRPH_KEY_CLR_LOW         0x013B
#define mmOV0_GRPH_KEY_CLR_HIGH        0x013C
#define mmOV0_KEY_CNTL                 0x013D
#define mmOV0_TEST                     0x013E
#define mmOV0_ADAPTIVE_DEINT_OFFSET    0x0332
#define mmSUBPIC_CNTL                  0x0150
#define mmSUBPIC_DEFCOLCON             0x0151
#define mmSUBPIC_Y_X_START             0x0153
#define mmSUBPIC_Y_X_END               0x0154
#define mmSUBPIC_V_INC                 0x0155
#define mmSUBPIC_H_INC                 0x0156
#define mmSUBPIC_BUF0_OFFSET           0x0157
#define mmSUBPIC_BUF1_OFFSET           0x0158
#define mmSUBPIC_LC0_OFFSET            0x0159
#define mmSUBPIC_LC1_OFFSET            0x015A
#define mmSUBPIC_PITCH                 0x015B
#define mmSUBPIC_BTN_HLI_COLCON        0x015C
#define mmSUBPIC_BTN_HLI_Y_X_START     0x015D
#define mmSUBPIC_BTN_HLI_Y_X_END       0x015E
#define mmSUBPIC_PALETTE_INDEX         0x015F
#define mmSUBPIC_PALETTE_DATA          0x0160
#define mmSUBPIC_H_ACCUM_INIT          0x0161
#define mmSUBPIC_V_ACCUM_INIT          0x0162
#define mmOV1_Y_X_START                0x0180
#define mmOV1_Y_X_END                  0x0181
#define mmOV1_PIPELINE_CNTL            0x0182
#define mmDISP_MISC_CNTL               0x0340
#define mmDAC_MACRO_CNTL               0x0341
#define mmDISP_PWR_MAN                 0x0342
#define mmDISP_TEST_DEBUG_CNTL         0x0344
#define mmDISP_HW_DEBUG_M6             0x0345
#define mmDAC_CRC_SIG1                 0x0346
#define mmDAC_CRC_SIG2                 0x0347
#define mmOV0_LIN_TRANS_A_M6           0x0348
#define mmOV0_LIN_TRANS_B_M6           0x0349
#define mmOV0_LIN_TRANS_C_M6           0x034A
#define mmOV0_LIN_TRANS_D_M6           0x034B
#define mmOV0_LIN_TRANS_E_M6           0x034C
#define mmOV0_LIN_TRANS_F_M6           0x034D
#define mmOV0_GAMMA_0_F                0x0350
#define mmOV0_GAMMA_10_1F              0x0351
#define mmOV0_GAMMA_20_3F              0x0352
#define mmOV0_GAMMA_40_7F              0x0353
#define mmOV0_GAMMA_380_3BF            0x0354
#define mmOV0_GAMMA_3C0_3FF            0x0355
#define mmDISP_MERGE_CNTL              0x0358
#define mmDISP_OUTPUT_CNTL             0x0359
#define mmDISP2_MERGE_CNTL             0x035A
#define mmDAC_CRC2_SIG1                0x035C
#define mmDAC_CRC2_SIG2                0x035D
#define mmRMX_HORZ_PHASE               0x036F
#define mmHDCP_GEN_CNTL                0x037B
#define mmHDCP_CONTROL                 0x037C
#define mmHDCP_DATA                    0x037D
#define mmHDCP_DEBUG_M9                0x037E
#define mmCLOCK_CNTL_INDEX_M6          0x0002
#define mmCLOCK_CNTL_DATA              0x0003
#define mmDAC_CNTL2                    0x001F
#define ioGENFC_RD                     0x00F2
#define ioGENFC_WT                     0x00EE
#define ioGENFC_WT_alt_1               0x00F6
#define ioGENS0                        0x00F0
#define ioGENS1                        0x00EE
#define ioGENS1_alt_1                  0x00F6
#define ioDAC_DATA                     0x00F2
#define ioDAC_MASK                     0x00F1
#define ioDAC_R_INDEX                  0x00F1
#define ioDAC_W_INDEX                  0x00F2
#define ioATTRX                        0x00F0
#define ioATTRDW                       0x00F0
#define ioATTRDR                       0x00F0
#define ioCRTC_STATUS                  0x0017
#define ioGPIO_VGA_DDC                 0x0018
#define ioGPIO_DVI_DDC                 0x0019
#define ioGPIO_MONID                   0x001A
#define ioGPIO_CRT2_DDC                0x001B
#define ioPALETTE_INDEX                0x002C
#define ioPALETTE_DATA                 0x002D
#define ioPALETTE_30_DATA              0x002E
#define ioCLOCK_CNTL_INDEX_M6          0x0002
#define ioCLOCK_CNTL_INDEX             0x0002
#define ioCLOCK_CNTL_DATA              0x0003
#define ioDAC_CNTL2                    0x001F


// Registers from TVOUT block

#define mmTV_MASTER_CNTL               0x0200
#define mmTV_RGB_CNTL                  0x0201
#define mmTV_SYNC_CNTL                 0x0202
#define mmTV_HTOTAL                    0x0203
#define mmTV_HDISP                     0x0204
#define mmTV_HSTART                    0x0206
#define mmTV_HCOUNT                    0x0207
#define mmTV_VTOTAL                    0x0208
#define mmTV_VDISP                     0x0209
#define mmTV_VCOUNT                    0x020A
#define mmTV_FTOTAL                    0x020B
#define mmTV_FCOUNT                    0x020C
#define mmTV_FRESTART                  0x020D
#define mmTV_HRESTART                  0x020E
#define mmTV_VRESTART                  0x020F
#define mmTV_HOST_READ_DATA            0x0210
#define mmTV_HOST_WRITE_DATA           0x0211
#define mmTV_HOST_RD_WT_CNTL           0x0212
#define mmTV_VSCALER_CNTL1             0x0213
#define mmTV_TIMING_CNTL               0x0214
#define mmTV_VSCALER_CNTL2             0x0215
#define mmTV_Y_FALL_CNTL               0x0216
#define mmTV_Y_RISE_CNTL               0x0217
#define mmTV_Y_SAW_TOOTH_CNTL          0x0218
#define mmTV_UPSAMP_AND_GAIN_CNTL      0x0219
#define mmTV_GAIN_LIMIT_SETTINGS       0x021A
#define mmTV_LINEAR_GAIN_SETTINGS      0x021B
#define mmTV_MODULATOR_CNTL1           0x021C
#define mmTV_MODULATOR_CNTL2           0x021D
#define mmTV_MV_MODE_CNTL              0x021E
#define mmTV_MV_STRIPE_CNTL            0x021F
#define mmTV_MV_LEVEL_CNTL             0x0220
#define mmTV_MV_LEVEL_CNTL2            0x0221
#define mmTV_PRE_DAC_MUX_CNTL          0x0222
#define mmTV_DAC_CNTL                  0x0223
#define mmTV_CRC_CNTL                  0x0224
#define mmTV_VIDEO_PORT_SIG            0x0225
#define mmTV_VBI_CC_CNTL               0x0226
#define mmTV_VBI_EDS_CNTL              0x0227
#define mmTV_VBI_20BIT_CNTL            0x0228
#define mmTV_VBI_DTO_CNTL              0x0229
#define mmTV_VBI_LEVEL_CNTL            0x022A
#define mmTV_UV_ADR                    0x022B
#define mmTV_VSYNC_DIFF_CNTL           0x023D
#define mmTV_VSYNC_DIFF_LIMITS         0x023E
#define mmTV_VSYNC_DIFF_RD_DATA        0x023F


// Registers from CP block

#define mmCP_RB_BASE                   0x01C0
#define mmCP_RB_CNTL                   0x01C1
#define mmCP_RB_RPTR_ADDR              0x01C3
#define mmCP_RB_RPTR                   0x01C4
#define mmCP_RB_RPTR_WR                0x01C7
#define mmCP_RB_WPTR                   0x01C5
#define mmCP_RB_WPTR_DELAY             0x01C6
#define mmCP_IB_BASE                   0x01CE
#define mmCP_IB_BUFSZ                  0x01CF
#define mmCP_IB2_BASE                  0x01CC
#define mmCP_IB2_BUFSZ                 0x01CD
#define mmCP_CSQ_CNTL                  0x01D0
#define mmCP_CSQ_APER_PRIMARY          0x0400
#define mmCP_CSQ_APER_INDIRECT         0x04C0
#define mmCP_CSQ_APER_INDIRECT2        0x0480
#define mmCP_CSQ_MODE                  0x01D1
#define mmCP_ME_CNTL                   0x01F4
#define mmCP_ME_RAM_ADDR               0x01F5
#define mmCP_ME_RAM_RADDR              0x01F6
#define mmCP_ME_RAM_DATAH              0x01F7
#define mmCP_ME_RAM_DATAL              0x01F8
#define mmCP_DEBUG                     0x01FB
#define mmSCRATCH_REG0                 0x0578
#define mmGUI_SCRATCH_REG0             0x0578
#define mmSCRATCH_REG1                 0x0579
#define mmGUI_SCRATCH_REG1             0x0579
#define mmSCRATCH_REG2                 0x057A
#define mmGUI_SCRATCH_REG2             0x057A
#define mmSCRATCH_REG3                 0x057B
#define mmGUI_SCRATCH_REG3             0x057B
#define mmSCRATCH_REG4                 0x057C
#define mmGUI_SCRATCH_REG4             0x057C
#define mmSCRATCH_REG5                 0x057D
#define mmGUI_SCRATCH_REG5             0x057D
#define mmSCRATCH_REG6                 0x057E
#define mmGUI_SCRATCH_REG6             0x057E
#define mmSCRATCH_REG7                 0x057F
#define mmGUI_SCRATCH_REG7             0x057F
#define mmSCRATCH_UMSK                 0x01DC
#define mmSCRATCH_ADDR                 0x01DD
#define mmDMA_GUI_TABLE_ADDR           0x01E0
#define mmDMA_GUI_SRC_ADDR             0x01E1
#define mmDMA_GUI_DST_ADDR             0x01E2
#define mmDMA_GUI_COMMAND              0x01E3
#define mmDMA_GUI_STATUS               0x01E4
#define mmDMA_GUI_ACT_DSCRPTR          0x01E5
#define mmCP_GUI_SRC_ADDR              0x01C8
#define mmCP_GUI_DST_ADDR              0x01C9
#define mmCP_GUI_COMMAND               0x01CA
#define mmDMA_VID_TABLE_ADDR           0x01E8
#define mmDMA_VID_SRC_ADDR             0x01E9
#define mmDMA_VID_DST_ADDR             0x01EA
#define mmDMA_VID_COMMAND              0x01EB
#define mmDMA_VID_STATUS               0x01EC
#define mmDMA_VID_ACT_DSCRPTR          0x01ED
#define mmCP_VID_SRC_ADDR              0x01F1
#define mmCP_VID_DST_ADDR              0x01F2
#define mmCP_VID_COMMAND               0x01F3
#define mmCP_CSQ2_STAT                 0x01FF
#define mmCP_CSQ_ADDR                  0x01FC
#define mmCP_CSQ_DATA                  0x01FD
#define mmCP_CSQ_STAT                  0x01FE
#define mmCP_STAT                      0x01F0


// Registers from GUI block

#define mmSE_PORT_DATA0                0x0800
#define mmSE_PORT_DATA1                0x0801
#define mmSE_PORT_DATA2                0x0802
#define mmSE_PORT_DATA3                0x0803
#define mmSE_PORT_DATA4                0x0804
#define mmSE_PORT_DATA5                0x0805
#define mmSE_PORT_DATA6                0x0806
#define mmSE_PORT_DATA7                0x0807
#define mmSE_PORT_DATA8                0x0808
#define mmSE_PORT_DATA9                0x0809
#define mmSE_PORT_DATA10               0x080A
#define mmSE_PORT_DATA11               0x080B
#define mmSE_PORT_DATA12               0x080C
#define mmSE_PORT_DATA13               0x080D
#define mmSE_PORT_DATA14               0x080E
#define mmSE_PORT_DATA15               0x080F
#define mmSE_PORT_IDX0                 0x0810
#define mmSE_PORT_IDX1                 0x0811
#define mmSE_PORT_IDX2                 0x0812
#define mmSE_PORT_IDX3                 0x0813
#define mmSE_PORT_IDX4                 0x0814
#define mmSE_PORT_IDX5                 0x0815
#define mmSE_PORT_IDX6                 0x0816
#define mmSE_PORT_IDX7                 0x0817
#define mmSE_PORT_IDX8                 0x0818
#define mmSE_PORT_IDX9                 0x0819
#define mmSE_PORT_IDX10                0x081A
#define mmSE_PORT_IDX11                0x081B
#define mmSE_PORT_IDX12                0x081C
#define mmSE_PORT_IDX13                0x081D
#define mmSE_PORT_IDX14                0x081E
#define mmSE_PORT_IDX15                0x081F
#define mmSE_VAP_CNTL                  0x0820
#define mmSE_VF_CNTL                   0x0821
#define mmSE_VTX_FMT_0                 0x0822
#define mmSE_VTX_FMT_1                 0x0823
#define mmSE_TCL_OUTPUT_VTX_FMT_0      0x0824
#define mmSE_TCL_OUTPUT_VTX_FMT_1      0x0825
#define mmSE_VPORT_XSCALE              0x0766
#define mmSE_VPORT_XSCALE_alt_1        0x0826
#define mmSE_VPORT_XOFFSET             0x0767
#define mmSE_VPORT_XOFFSET_alt_1       0x0827
#define mmSE_VPORT_YSCALE              0x0768
#define mmSE_VPORT_YSCALE_alt_1        0x0828
#define mmSE_VPORT_YOFFSET             0x0769
#define mmSE_VPORT_YOFFSET_alt_1       0x0829
#define mmSE_VPORT_ZSCALE              0x076A
#define mmSE_VPORT_ZSCALE_alt_1        0x082A
#define mmSE_VPORT_ZOFFSET             0x076B
#define mmSE_VPORT_ZOFFSET_alt_1       0x082B
#define mmSE_VTE_CNTL                  0x082C
#define mmSE_W0_RANGE                  0x076F
#define mmSE_W0_RANGE_alt_1            0x082F
#define mmSE_VTX_NUM_ARRAYS            0x0830
#define mmSE_VTX_AOS_ATTR01            0x0831
#define mmSE_VTX_AOS_ADDR0             0x0832
#define mmSE_VTX_AOS_ADDR1             0x0833
#define mmSE_VTX_AOS_ATTR23            0x0834
#define mmSE_VTX_AOS_ADDR2             0x0835
#define mmSE_VTX_AOS_ADDR3             0x0836
#define mmSE_VTX_AOS_ATTR45            0x0837
#define mmSE_VTX_AOS_ADDR4             0x0838
#define mmSE_VTX_AOS_ADDR5             0x0839
#define mmSE_VTX_AOS_ATTR67            0x083A
#define mmSE_VTX_AOS_ADDR6             0x083B
#define mmSE_VTX_AOS_ADDR7             0x083C
#define mmSE_VTX_AOS_ATTR89            0x083D
#define mmSE_VTX_AOS_ADDR8             0x083E
#define mmSE_VTX_AOS_ADDR9             0x083F
#define mmSE_VTX_AOS_ATTR1011          0x0840
#define mmSE_VTX_AOS_ADDR10            0x0841
#define mmSE_VTX_AOS_ADDR11            0x0842
#define mmSE_VF_MAX_VTX_INDX           0x0843
#define mmSE_VF_MIN_VTX_INDX           0x0844
#define mmSE_VAP_PERF_CNTL_0           0x0849
#define mmSE_VAP_PERF_CNTL_1           0x084A
#define mmSE_VAP_PERF_COUNT_0          0x084B
#define mmSE_VAP_PERF_COUNT_1          0x084C
#define mmSE_DEBUG                     0x084F
#define mmSE_VAP_CNTL_STATUS           0x0850
#define mmSE_PROG_STREAM_CNTL_0        0x0854
#define mmSE_PROG_STREAM_CNTL_1        0x0855
#define mmSE_PROG_STREAM_CNTL_2        0x0856
#define mmSE_PROG_STREAM_CNTL_3        0x0857
#define mmSE_PROG_STREAM_CNTL_4        0x0858
#define mmSE_PROG_STREAM_CNTL_5        0x0859
#define mmSE_PROG_STREAM_CNTL_6        0x085A
#define mmSE_PROG_STREAM_CNTL_7        0x085B
#define mmSE_VTX_STATE_CNTL            0x0860
#define mmSE_VTX_STATE_IND_REG_0       0x0862
#define mmSE_VTX_STATE_IND_REG_1       0x0863
#define mmSE_VTX_STATE_IND_REG_2       0x0864
#define mmSE_VTX_STATE_IND_REG_3       0x0865
#define mmSE_VTX_STATE_IND_REG_4       0x0866
#define mmSE_VTX_STATE_IND_REG_5       0x0867
#define mmSE_VTX_STATE_IND_REG_6       0x0868
#define mmSE_VTX_STATE_IND_REG_7       0x0869
#define mmSE_VTX_STATE_IND_REG_8       0x086A
#define mmSE_VTX_STATE_IND_REG_9       0x086B
#define mmSE_VTX_STATE_IND_REG_10      0x086C
#define mmSE_VTX_STATE_IND_REG_11      0x086D
#define mmSE_VTX_STATE_IND_REG_12      0x086E
#define mmSE_VTX_STATE_IND_REG_13      0x086F
#define mmSE_VTX_STATE_IND_REG_14      0x0870
#define mmSE_VTX_STATE_IND_REG_15      0x0871
#define mmSE_TCL_VECTOR_INDX_REG       0x0880
#define mmSE_TCL_VECTOR_DATA_REG       0x0881
#define mmSE_TCL_SCALAR_INDX_REG       0x0882
#define mmSE_TCL_SCALAR_DATA_REG       0x0883
#define mmSE_TCL_MATRIX_SEL_0          0x088C
#define mmSE_TCL_MATRIX_SEL_1          0x088D
#define mmSE_TCL_MATRIX_SEL_2          0x088E
#define mmSE_TCL_MATRIX_SEL_3          0x088F
#define mmSE_TCL_MATRIX_SEL_4          0x0890
#define mmSE_TCL_PER_VTX_MTX_CNTL      0x0891
#define mmSE_TCL_OUTPUT_VTX_COMP_SEL   0x0894
#define mmSE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x0895
#define mmSE_TCL_INPUT_VTX_VECTOR_ADDR_1 0x0896
#define mmSE_TCL_INPUT_VTX_VECTOR_ADDR_2 0x0897
#define mmSE_TCL_INPUT_VTX_VECTOR_ADDR_3 0x0898
#define mmSE_TCL_LIGHT_MODEL_CNTL_0    0x089A
#define mmSE_TCL_LIGHT_MODEL_CNTL_1    0x089B
#define mmSE_TCL_PER_LIGHT_CNTL_0      0x089C
#define mmSE_TCL_PER_LIGHT_CNTL_1      0x089D
#define mmSE_TCL_PER_LIGHT_CNTL_2      0x089E
#define mmSE_TCL_PER_LIGHT_CNTL_3      0x089F
#define mmSE_TCL_DEBUG_0               0x08A0
#define mmSE_TCL_STATE_FLUSH_REG       0x08A1
#define mmSE_TCL_FPU_LATENCY_R2        0x08A7
#define mmSE_TCL_TEX_PROC_CNTL_2       0x08AA
#define mmSE_TCL_TEX_PROC_CNTL_3       0x08AB
#define mmSE_TCL_TEX_PROC_CNTL_0       0x08AC
#define mmSE_TCL_TEX_PROC_CNTL_1       0x08AD
#define mmSE_TCL_TEX_CYL_WRAP_CNTL     0x08AE
#define mmSE_TCL_UCP_VTX_BLEND_CNTL    0x08B0
#define mmSE_TCL_POINT_SPRITE_CNTL     0x08B1
#define mmSE_PVS_CNTL                  0x08B4
#define mmSE_PVS_CONST_CNTL            0x08B5
#define mmSE_VTX_ST_POS_0_X_4          0x08C0
#define mmSE_VTX_ST_POS_0_Y_4          0x08C1
#define mmSE_VTX_ST_POS_0_Z_4          0x08C2
#define mmSE_VTX_ST_POS_0_W_4          0x08C3
#define mmSE_VTX_ST_NORM_0_X           0x08C4
#define mmSE_VTX_ST_NORM_0_Y           0x08C5
#define mmSE_VTX_ST_NORM_0_Z           0x08C6
#define mmSE_VTX_ST_PVMS               0x08C7
#define mmSE_VTX_ST_CLR_0_R            0x08C8
#define mmSE_VTX_ST_CLR_0_G            0x08C9
#define mmSE_VTX_ST_CLR_0_B            0x08CA
#define mmSE_VTX_ST_CLR_0_A            0x08CB
#define mmSE_VTX_ST_CLR_1_R            0x08CC
#define mmSE_VTX_ST_CLR_1_G            0x08CD
#define mmSE_VTX_ST_CLR_1_B            0x08CE
#define mmSE_VTX_ST_CLR_1_A            0x08CF
#define mmSE_VTX_ST_CLR_2_R            0x08D0
#define mmSE_VTX_ST_CLR_2_G            0x08D1
#define mmSE_VTX_ST_CLR_2_B            0x08D2
#define mmSE_VTX_ST_CLR_2_A            0x08D3
#define mmSE_VTX_ST_CLR_3_R            0x08D4
#define mmSE_VTX_ST_CLR_3_G            0x08D5
#define mmSE_VTX_ST_CLR_3_B            0x08D6
#define mmSE_VTX_ST_CLR_3_A            0x08D7
#define mmSE_VTX_ST_CLR_4_R            0x08D8
#define mmSE_VTX_ST_CLR_4_G            0x08D9
#define mmSE_VTX_ST_CLR_4_B            0x08DA
#define mmSE_VTX_ST_CLR_4_A            0x08DB
#define mmSE_VTX_ST_CLR_5_R            0x08DC
#define mmSE_VTX_ST_CLR_5_G            0x08DD
#define mmSE_VTX_ST_CLR_5_B            0x08DE
#define mmSE_VTX_ST_CLR_5_A            0x08DF
#define mmSE_VTX_ST_CLR_6_R            0x08E0
#define mmSE_VTX_ST_CLR_6_G            0x08E1
#define mmSE_VTX_ST_CLR_6_B            0x08E2
#define mmSE_VTX_ST_CLR_6_A            0x08E3
#define mmSE_VTX_ST_CLR_7_R            0x08E4
#define mmSE_VTX_ST_CLR_7_G            0x08E5
#define mmSE_VTX_ST_CLR_7_B            0x08E6
#define mmSE_VTX_ST_CLR_7_A            0x08E7
#define mmSE_VTX_ST_TEX_0_S            0x08E8
#define mmSE_VTX_ST_TEX_0_T            0x08E9
#define mmSE_VTX_ST_TEX_0_R            0x08EA
#define mmSE_VTX_ST_TEX_0_Q            0x08EB
#define mmSE_VTX_ST_TEX_1_S            0x08EC
#define mmSE_VTX_ST_TEX_1_T            0x08ED
#define mmSE_VTX_ST_TEX_1_R            0x08EE
#define mmSE_VTX_ST_TEX_1_Q            0x08EF
#define mmSE_VTX_ST_TEX_2_S            0x08F0
#define mmSE_VTX_ST_TEX_2_T            0x08F1
#define mmSE_VTX_ST_TEX_2_R            0x08F2
#define mmSE_VTX_ST_TEX_2_Q            0x08F3
#define mmSE_VTX_ST_TEX_3_S            0x08F4
#define mmSE_VTX_ST_TEX_3_T            0x08F5
#define mmSE_VTX_ST_TEX_3_R            0x08F6
#define mmSE_VTX_ST_TEX_3_Q            0x08F7
#define mmSE_VTX_ST_TEX_4_S            0x08F8
#define mmSE_VTX_ST_TEX_4_T            0x08F9
#define mmSE_VTX_ST_TEX_4_R            0x08FA
#define mmSE_VTX_ST_TEX_4_Q            0x08FB
#define mmSE_VTX_ST_TEX_5_S            0x08FC
#define mmSE_VTX_ST_TEX_5_T            0x08FD
#define mmSE_VTX_ST_TEX_5_R            0x08FE
#define mmSE_VTX_ST_TEX_5_Q            0x08FF
#define mmSE_VTX_ST_PNT_SPRT_SZ        0x0900
#define mmSE_VTX_ST_DISC_FOG           0x0901
#define mmSE_VTX_ST_SHININESS_0        0x0902
#define mmSE_VTX_ST_SHININESS_1        0x0903
#define mmSE_VTX_ST_BLND_WT_0          0x0904
#define mmSE_VTX_ST_BLND_WT_1          0x0905
#define mmSE_VTX_ST_BLND_WT_2          0x0906
#define mmSE_VTX_ST_BLND_WT_3          0x0907
#define mmSE_VTX_ST_POS_1_X            0x0908
#define mmSE_VTX_ST_POS_1_Y            0x0909
#define mmSE_VTX_ST_POS_1_Z            0x090A
#define mmSE_VTX_ST_POS_1_W            0x090B
#define mmSE_VTX_ST_NORM_1_X           0x090C
#define mmSE_VTX_ST_NORM_1_Y           0x090D
#define mmSE_VTX_ST_NORM_1_Z           0x090E
#define mmSE_VTX_ST_SPARE_43C          0x090F
#define mmSE_VTX_ST_USR_CLR_0_R        0x0910
#define mmSE_VTX_ST_USR_CLR_0_G        0x0911
#define mmSE_VTX_ST_USR_CLR_0_B        0x0912
#define mmSE_VTX_ST_USR_CLR_0_A        0x0913
#define mmSE_VTX_ST_USR_CLR_1_R        0x0914
#define mmSE_VTX_ST_USR_CLR_1_G        0x0915
#define mmSE_VTX_ST_USR_CLR_1_B        0x0916
#define mmSE_VTX_ST_USR_CLR_1_A        0x0917
#define mmSE_VTX_ST_CLR_0_PKD          0x0918
#define mmSE_VTX_ST_CLR_1_PKD          0x0919
#define mmSE_VTX_ST_CLR_2_PKD          0x091A
#define mmSE_VTX_ST_CLR_3_PKD          0x091B
#define mmSE_VTX_ST_CLR_4_PKD          0x091C
#define mmSE_VTX_ST_CLR_5_PKD          0x091D
#define mmSE_VTX_ST_CLR_6_PKD          0x091E
#define mmSE_VTX_ST_CLR_7_PKD          0x091F
#define mmSE_VTX_ST_POS_0_X_2          0x0920
#define mmSE_VTX_ST_POS_0_Y_2          0x0921
#define mmSE_VTX_ST_PAR_CLR_LD         0x0922
#define mmSE_VTX_ST_USR_CLR_PKD        0x0923
#define mmSE_VTX_ST_POS_0_X_3          0x0924
#define mmSE_VTX_ST_POS_0_Y_3          0x0925
#define mmSE_VTX_ST_POS_0_Z_3          0x0926
#define mmSE_VTX_ST_END_OF_PKT         0x0927
#define mmRE_SOLID_COLOR               0x0707
#define mmRE_SOLID_COLOR_alt_1         0x0987
#define mmRE_WIDTH_HEIGHT              0x0711
#define mmRE_WIDTH_HEIGHT_alt_1        0x0991
#define mmRE_POINTSIZE                 0x0992
#define mmSE_CNTL                      0x0713
#define mmSE_CNTL_alt_1_M9             0x0993
#define mmRE_CNTL                      0x0714
#define mmRE_CNTL_alt_1                0x0994
#define mmRE_PERF_CNTL                 0x09A0
#define mmRE_PERF_COUNT_0              0x09A1
#define mmRE_PERF_COUNT_1              0x09A2
#define mmRE_PERF_COUNT_2              0x09A3
#define mmRE_DEBUG0                    0x09A4
#define mmRE_DEBUG1                    0x09A5
#define mmRE_DEBUG2                    0x09A6
#define mmRE_DEBUG3                    0x09A7
#define mmRE_DEBUG4                    0x09A8
#define mmRE_DEBUG5                    0x09A9
#define mmRE_DEBUG6                    0x09AA
#define mmRE_DEBUG7                    0x09AB
#define mmRE_TOP_LEFT                  0x09B0
#define mmRE_MISC                      0x0731
#define mmRE_MISC_alt_1                0x09B1
#define mmRE_STIPPLE_ADDR              0x0732
#define mmRE_STIPPLE_ADDR_alt_1        0x09B2
#define mmRE_STIPPLE_DATA              0x0733
#define mmRE_STIPPLE_DATA_alt_1        0x09B3
#define mmRE_LINE_PATTERN              0x0734
#define mmRE_LINE_PATTERN_alt_1        0x09B4
#define mmRE_LINE_STATE                0x0735
#define mmRE_LINE_STATE_alt_1          0x09B5
#define mmRE_SCISSOR_TL_0              0x0736
#define mmRE_SCISSOR_TL_0_alt_1        0x09B6
#define mmRE_SCISSOR_BR_0              0x0737
#define mmRE_SCISSOR_BR_0_alt_1        0x09B7
#define mmRE_SCISSOR_TL_1              0x0738
#define mmRE_SCISSOR_TL_1_alt_1        0x09B8
#define mmRE_SCISSOR_BR_1              0x0739
#define mmRE_SCISSOR_BR_1_alt_1        0x09B9
#define mmRE_SCISSOR_TL_2              0x073A
#define mmRE_SCISSOR_TL_2_alt_1        0x09BA
#define mmRE_SCISSOR_BR_2              0x073B
#define mmRE_SCISSOR_BR_2_alt_1        0x09BB
#define mmRE_AUX_SCISSOR_CNTL          0x09BC
#define mmRE_JITTER_TABLE0             0x09C0
#define mmRE_JITTER_TABLE1             0x09C1
#define mmPP_FOG_TABLE_INDEX           0x0754
#define mmPP_FOG_TABLE_INDEX_alt_1_M9  0x09D4
#define mmPP_FOG_TABLE_DATA            0x0755
#define mmPP_FOG_TABLE_DATA_alt_1_M9   0x09D5
#define mmSE_ZBIAS_FACTOR              0x076C
#define mmSE_ZBIAS_FACTOR_alt_1_M9     0x09EC
#define mmSE_ZBIAS_CONSTANT            0x076D
#define mmSE_ZBIAS_CONSTANT_alt_1_M9   0x09ED
#define mmSE_LINE_WIDTH                0x076E
#define mmSE_LINE_WIDTH_alt_1_M9       0x09EE
#define mmRE_W_BIAS                    0x0770
#define mmRE_W_BIAS_alt_1              0x09F0
#define mmSE_MC_SRC2_CNTL              0x0675
#define mmSE_MC_SRC2_CNTL_alt_1_M9     0x09F5
#define mmSE_MC_SRC1_CNTL              0x0676
#define mmSE_MC_SRC1_CNTL_alt_1_M9     0x09F6
#define mmSE_MC_DST_CNTL               0x0677
#define mmSE_MC_DST_CNTL_alt_1_M9      0x09F7
#define mmSE_MC_CNTL_START             0x0678
#define mmSE_MC_CNTL_START_alt_1_M9    0x09F8
#define mmSE_MC_BUF_BASE               0x0679
#define mmSE_MC_BUF_BASE_alt_1_M9      0x09F9
#define mmPP_TXFILTER_0                0x0715
#define mmPP_TXFILTER_0_alt_1_M9       0x0B00
#define mmPP_TXFILTER_1                0x071B
#define mmPP_TXFILTER_1_alt_1_M9       0x0B08
#define mmPP_TXFILTER_2                0x0721
#define mmPP_TXFILTER_2_alt_1_M9       0x0B10
#define mmPP_TXFILTER_3                0x0B18
#define mmPP_TXFILTER_4                0x0B20
#define mmPP_TXFILTER_5                0x0B28
#define mmPP_TXFORMAT_0                0x0716
#define mmPP_TXFORMAT_0_alt_1_M9       0x0B01
#define mmPP_TXFORMAT_1                0x071C
#define mmPP_TXFORMAT_1_alt_1_M9       0x0B09
#define mmPP_TXFORMAT_2                0x0722
#define mmPP_TXFORMAT_2_alt_1_M9       0x0B11
#define mmPP_TXFORMAT_3                0x0B19
#define mmPP_TXFORMAT_4                0x0B21
#define mmPP_TXFORMAT_5                0x0B29
#define mmPP_TXFORMAT_X_0              0x0B02
#define mmPP_TXFORMAT_X_1              0x0B0A
#define mmPP_TXFORMAT_X_2              0x0B12
#define mmPP_TXFORMAT_X_3              0x0B1A
#define mmPP_TXFORMAT_X_4              0x0B22
#define mmPP_TXFORMAT_X_5              0x0B2A
#define mmPP_TEX_SIZE_0                0x0741
#define mmPP_TEX_SIZE_0_alt_1_M9       0x0B03
#define mmPP_TEX_SIZE_1                0x0743
#define mmPP_TEX_SIZE_1_alt_1_M9       0x0B0B
#define mmPP_TEX_SIZE_2                0x0745
#define mmPP_TEX_SIZE_2_alt_1_M9       0x0B13
#define mmPP_TEX_SIZE_3                0x0B1B
#define mmPP_TEX_SIZE_4                0x0B23
#define mmPP_TEX_SIZE_5                0x0B2B
#define mmPP_TXPITCH_0                 0x0742
#define mmPP_TXPITCH_0_alt_1_M9        0x0B04
#define mmPP_TXPITCH_1                 0x0744
#define mmPP_TXPITCH_1_alt_1_M9        0x0B0C
#define mmPP_TXPITCH_2                 0x0746
#define mmPP_TXPITCH_2_alt_1_M9        0x0B14
#define mmPP_TXPITCH_3                 0x0B1C
#define mmPP_TXPITCH_4                 0x0B24
#define mmPP_TXPITCH_5                 0x0B2C
#define mmPP_BORDER_COLOR_0            0x0750
#define mmPP_BORDER_COLOR_0_alt_1_M9   0x0B05
#define mmPP_BORDER_COLOR_1            0x0751
#define mmPP_BORDER_COLOR_1_alt_1_M9   0x0B0D
#define mmPP_BORDER_COLOR_2            0x0752
#define mmPP_BORDER_COLOR_2_alt_1_M9   0x0B15
#define mmPP_BORDER_COLOR_3            0x0B1D
#define mmPP_BORDER_COLOR_4            0x0B25
#define mmPP_BORDER_COLOR_5            0x0B2D
#define mmPP_CUBIC_FACES_0             0x0749
#define mmPP_CUBIC_FACES_0_alt_1_M9    0x0B06
#define mmPP_CUBIC_FACES_1             0x074A
#define mmPP_CUBIC_FACES_1_alt_1_M9    0x0B0E
#define mmPP_CUBIC_FACES_2             0x074B
#define mmPP_CUBIC_FACES_2_alt_1_M9    0x0B16
#define mmPP_CUBIC_FACES_3             0x0B1E
#define mmPP_CUBIC_FACES_4             0x0B26
#define mmPP_CUBIC_FACES_5             0x0B2E
#define mmPP_TXMULTI_CTL_0             0x0B07
#define mmPP_TXMULTI_CTL_1             0x0B0F
#define mmPP_TXMULTI_CTL_2             0x0B17
#define mmPP_TXMULTI_CTL_3             0x0B1F
#define mmPP_TXMULTI_CTL_4             0x0B27
#define mmPP_TXMULTI_CTL_5             0x0B2F
#define mmPP_CNTL                      0x070E
#define mmPP_CNTL_alt_1_M9             0x0B30
#define mmPP_CNTL_X                    0x0B31
#define mmPP_MISC                      0x0705
#define mmPP_MISC_alt_1_M9             0x0B32
#define mmPP_CHROMA_COLOR              0x074E
#define mmPP_CHROMA_COLOR_alt_1_M9     0x0B34
#define mmPP_CHROMA_MASK               0x074F
#define mmPP_CHROMA_MASK_alt_1_M9      0x0B35
#define mmPP_FOG_COLOR                 0x0706
#define mmPP_FOG_COLOR_alt_1_M9        0x0B36
#define mmPP_PERF_COUNT0               0x0B37
#define mmPP_PERF_COUNT1               0x0B38
#define mmPP_PERF_COUNT2               0x0B39
#define mmPP_MC_CONTEXT                0x067A
#define mmPP_MC_CONTEXT_alt_1_M9       0x0B3A
#define mmPP_LUMI_MATRIX               0x0B3B
#define mmPP_ROT_MATRIX0               0x0B3C
#define mmPP_ROT_MATRIX1               0x0B3D
#define mmPP_TRI_PERF                  0x0B3E
#define mmPP_PERF_CNTL                 0x0B3F
#define mmPP_TXOFFSET_0                0x0717
#define mmPP_TXOFFSET_0_alt_1_M9       0x0B40
#define mmPP_TXOFFSET_1                0x071D
#define mmPP_TXOFFSET_1_alt_1_M9       0x0B46
#define mmPP_TXOFFSET_2                0x0723
#define mmPP_TXOFFSET_2_alt_1_M9       0x0B4C
#define mmPP_TXOFFSET_3                0x0B52
#define mmPP_TXOFFSET_4                0x0B58
#define mmPP_TXOFFSET_5                0x0B5E
#define mmPP_CUBIC_OFFSET_F1_0         0x0B41
#define mmPP_CUBIC_OFFSET_F1_1         0x0B47
#define mmPP_CUBIC_OFFSET_F1_2         0x0B4D
#define mmPP_CUBIC_OFFSET_F1_3         0x0B53
#define mmPP_CUBIC_OFFSET_F1_4         0x0B59
#define mmPP_CUBIC_OFFSET_F1_5         0x0B5F
#define mmPP_CUBIC_OFFSET_F2_0         0x0B42
#define mmPP_CUBIC_OFFSET_F2_1         0x0B48
#define mmPP_CUBIC_OFFSET_F2_2         0x0B4E
#define mmPP_CUBIC_OFFSET_F2_3         0x0B54
#define mmPP_CUBIC_OFFSET_F2_4         0x0B5A
#define mmPP_CUBIC_OFFSET_F2_5         0x0B60
#define mmPP_CUBIC_OFFSET_F3_0         0x0B43
#define mmPP_CUBIC_OFFSET_F3_1         0x0B49
#define mmPP_CUBIC_OFFSET_F3_2         0x0B4F
#define mmPP_CUBIC_OFFSET_F3_3         0x0B55
#define mmPP_CUBIC_OFFSET_F3_4         0x0B5B
#define mmPP_CUBIC_OFFSET_F3_5         0x0B61
#define mmPP_CUBIC_OFFSET_F4_0         0x0B44
#define mmPP_CUBIC_OFFSET_F4_1         0x0B4A
#define mmPP_CUBIC_OFFSET_F4_2         0x0B50
#define mmPP_CUBIC_OFFSET_F4_3         0x0B56
#define mmPP_CUBIC_OFFSET_F4_4         0x0B5C
#define mmPP_CUBIC_OFFSET_F4_5         0x0B62
#define mmPP_CUBIC_OFFSET_F5_0         0x0B45
#define mmPP_CUBIC_OFFSET_F5_1         0x0B4B
#define mmPP_CUBIC_OFFSET_F5_2         0x0B51
#define mmPP_CUBIC_OFFSET_F5_3         0x0B57
#define mmPP_CUBIC_OFFSET_F5_4         0x0B5D
#define mmPP_CUBIC_OFFSET_F5_5         0x0B63
#define mmPP_TAM_DEBUG0                0x0B64
#define mmPP_TAM_DEBUG1                0x0B65
#define mmPP_TAM_DEBUG2                0x0B66
#define mmPP_TDM_DEBUG0                0x0B68
#define mmPP_TDM_DEBUG1                0x0B69
#define mmPP_TDM_DEBUG2                0x0B6A
#define mmPP_PB_DEBUG0                 0x0B6C
#define mmPP_PB_DEBUG1                 0x0B6D
#define mmPP_PB_DEBUG2                 0x0B6E
#define mmPP_TAM_DEBUG3                0x0B67
#define mmPP_TDM_DEBUG3                0x0B6B
#define mmPP_PB_DEBUG3                 0x0B6F
#define mmPP_SRC_OFFSET_0              0x0610
#define mmPP_SRC_OFFSET_0_alt_1_M9     0x0B70
#define mmPP_SRC_OFFSET_1              0x0611
#define mmPP_SRC_OFFSET_1_alt_1_M9     0x0B71
#define mmPP_SRC_OFFSET_2              0x0612
#define mmPP_SRC_OFFSET_2_alt_1_M9     0x0B72
#define mmPP_SRC_OFFSET_3              0x0613
#define mmPP_SRC_OFFSET_3_alt_1_M9     0x0B73
#define mmPP_SRC_OFFSET_4              0x0614
#define mmPP_SRC_OFFSET_4_alt_1_M9     0x0B74
#define mmPP_SRC_OFFSET_5              0x0615
#define mmPP_SRC_OFFSET_5_alt_1_M9     0x0B75
#define mmPP_SRC_OFFSET_6              0x0616
#define mmPP_SRC_OFFSET_6_alt_1_M9     0x0B76
#define mmPP_SRC_OFFSET_7              0x0617
#define mmPP_SRC_OFFSET_7_alt_1_M9     0x0B77
#define mmPP_SRC_OFFSET_8              0x0618
#define mmPP_SRC_OFFSET_8_alt_1_M9     0x0B78
#define mmPP_SRC_OFFSET_9              0x0619
#define mmPP_SRC_OFFSET_9_alt_1_M9     0x0B79
#define mmPP_SRC_OFFSET_10             0x061A
#define mmPP_SRC_OFFSET_10_alt_1_M9    0x0B7A
#define mmPP_SRC_OFFSET_11             0x0620
#define mmPP_SRC_OFFSET_11_alt_1_M9    0x0B7B
#define mmPP_SRC_OFFSET_12             0x0621
#define mmPP_SRC_OFFSET_12_alt_1_M9    0x0B7C
#define mmPP_SRC_OFFSET_13             0x0622
#define mmPP_SRC_OFFSET_13_alt_1_M9    0x0B7D
#define mmPP_SRC_OFFSET_14             0x0623
#define mmPP_SRC_OFFSET_14_alt_1_M9    0x0B7E
#define mmPP_SRC_OFFSET_15             0x0624
#define mmPP_SRC_OFFSET_15_alt_1_M9    0x0B7F
#define mmPP_SRC_OFFSET_16             0x0625
#define mmPP_SRC_OFFSET_16_alt_1_M9    0x0B80
#define mmPP_SRC_OFFSET_17             0x0626
#define mmPP_SRC_OFFSET_17_alt_1_M9    0x0B81
#define mmPP_TFACTOR_SIGN              0x0BB7
#define mmPP_TFACTOR_0                 0x071A
#define mmPP_TFACTOR_0_alt_1_M9        0x0BB8
#define mmPP_TFACTOR_1                 0x0720
#define mmPP_TFACTOR_1_alt_1_M9        0x0BB9
#define mmPP_TFACTOR_2                 0x0726
#define mmPP_TFACTOR_2_alt_1_M9        0x0BBA
#define mmPP_TFACTOR_3                 0x0BBB
#define mmPP_TFACTOR_4                 0x0BBC
#define mmPP_TFACTOR_5                 0x0BBD
#define mmPP_TFACTOR_6                 0x0BBE
#define mmPP_TFACTOR_7                 0x0BBF
#define mmPP_PIXSHADER_I0_C0           0x0BC0
#define mmPP_PIXSHADER_I1_C0           0x0BC4
#define mmPP_PIXSHADER_I2_C0           0x0BC8
#define mmPP_PIXSHADER_I3_C0           0x0BCC
#define mmPP_PIXSHADER_I4_C0           0x0BD0
#define mmPP_PIXSHADER_I5_C0           0x0BD4
#define mmPP_PIXSHADER_I6_C0           0x0BD8
#define mmPP_PIXSHADER_I7_C0           0x0BDC
#define mmPP_PIXSHADER_I0_C1           0x0BC1
#define mmPP_PIXSHADER_I1_C1           0x0BC5
#define mmPP_PIXSHADER_I2_C1           0x0BC9
#define mmPP_PIXSHADER_I3_C1           0x0BCD
#define mmPP_PIXSHADER_I4_C1           0x0BD1
#define mmPP_PIXSHADER_I5_C1           0x0BD5
#define mmPP_PIXSHADER_I6_C1           0x0BD9
#define mmPP_PIXSHADER_I7_C1           0x0BDD
#define mmPP_PIXSHADER_I0_A0           0x0BC2
#define mmPP_PIXSHADER_I1_A0           0x0BC6
#define mmPP_PIXSHADER_I2_A0           0x0BCA
#define mmPP_PIXSHADER_I3_A0           0x0BCE
#define mmPP_PIXSHADER_I4_A0           0x0BD2
#define mmPP_PIXSHADER_I5_A0           0x0BD6
#define mmPP_PIXSHADER_I6_A0           0x0BDA
#define mmPP_PIXSHADER_I7_A0           0x0BDE
#define mmPP_PIXSHADER_I0_A1           0x0BC3
#define mmPP_PIXSHADER_I1_A1           0x0BC7
#define mmPP_PIXSHADER_I2_A1           0x0BCB
#define mmPP_PIXSHADER_I3_A1           0x0BCF
#define mmPP_PIXSHADER_I4_A1           0x0BD3
#define mmPP_PIXSHADER_I5_A1           0x0BD7
#define mmPP_PIXSHADER_I6_A1           0x0BDB
#define mmPP_PIXSHADER_I7_A1           0x0BDF
#define mmPP_ADRSHADER_I0_C0           0x0BE0
#define mmPP_ADRSHADER_I1_C0           0x0BE4
#define mmPP_ADRSHADER_I2_C0           0x0BE8
#define mmPP_ADRSHADER_I3_C0           0x0BEC
#define mmPP_ADRSHADER_I4_C0           0x0BF0
#define mmPP_ADRSHADER_I5_C0           0x0BF4
#define mmPP_ADRSHADER_I6_C0           0x0BF8
#define mmPP_ADRSHADER_I7_C0           0x0BFC
#define mmPP_ADRSHADER_I0_C1           0x0BE1
#define mmPP_ADRSHADER_I1_C1           0x0BE5
#define mmPP_ADRSHADER_I2_C1           0x0BE9
#define mmPP_ADRSHADER_I3_C1           0x0BED
#define mmPP_ADRSHADER_I4_C1           0x0BF1
#define mmPP_ADRSHADER_I5_C1           0x0BF5
#define mmPP_ADRSHADER_I6_C1           0x0BF9
#define mmPP_ADRSHADER_I7_C1           0x0BFD
#define mmPP_ADRSHADER_I0_A0           0x0BE2
#define mmPP_ADRSHADER_I1_A0           0x0BE6
#define mmPP_ADRSHADER_I2_A0           0x0BEA
#define mmPP_ADRSHADER_I3_A0           0x0BEE
#define mmPP_ADRSHADER_I4_A0           0x0BF2
#define mmPP_ADRSHADER_I5_A0           0x0BF6
#define mmPP_ADRSHADER_I6_A0           0x0BFA
#define mmPP_ADRSHADER_I7_A0           0x0BFE
#define mmPP_ADRSHADER_I0_A1           0x0BE3
#define mmPP_ADRSHADER_I1_A1           0x0BE7
#define mmPP_ADRSHADER_I2_A1           0x0BEB
#define mmPP_ADRSHADER_I3_A1           0x0BEF
#define mmPP_ADRSHADER_I4_A1           0x0BF3
#define mmPP_ADRSHADER_I5_A1           0x0BF7
#define mmPP_ADRSHADER_I6_A1           0x0BFB
#define mmPP_ADRSHADER_I7_A1           0x0BFF
#define mmRB2D_ROP                     0x0D00
#define mmRB2D_CLRCMP_SRC              0x0D02
#define mmRB2D_CLRCMP_DST              0x0D03
#define mmRB2D_CLRCMP_FLIPE            0x0D04
#define mmRB2D_CLRCMP_CNTL             0x0D05
#define mmRB2D_CLRCMP_MSK              0x0D06
#define mmRB2D_WRITEMASK               0x0D07
#define mmRB2D_DATATYPE                0x0D08
#define mmRB2D_GUI_MASTER_CNTL         0x0D09
#define mmRB2D_BRUSHDATA_0             0x0D40
#define mmRB2D_BRUSHDATA_1             0x0D41
#define mmRB2D_BRUSHDATA_2             0x0D42
#define mmRB2D_BRUSH_FRGD_CLR          0x0D42
#define mmRB2D_BRUSHDATA_3             0x0D43
#define mmRB2D_BRUSH_BKGD_CLR          0x0D43
#define mmRB2D_BRUSHDATA_4             0x0D44
#define mmRB2D_BRUSHDATA_5             0x0D45
#define mmRB2D_BRUSHDATA_6             0x0D46
#define mmRB2D_BRUSHDATA_7             0x0D47
#define mmRB2D_BRUSHDATA_8             0x0D48
#define mmRB2D_BRUSHDATA_9             0x0D49
#define mmRB2D_BRUSHDATA_10            0x0D4A
#define mmRB2D_BRUSHDATA_11            0x0D4B
#define mmRB2D_BRUSHDATA_12            0x0D4C
#define mmRB2D_BRUSHDATA_13            0x0D4D
#define mmRB2D_BRUSHDATA_14            0x0D4E
#define mmRB2D_BRUSHDATA_15            0x0D4F
#define mmRB2D_BRUSHDATA_16            0x0D50
#define mmRB2D_BRUSHDATA_17            0x0D51
#define mmRB2D_BRUSHDATA_18            0x0D52
#define mmRB2D_BRUSHDATA_19            0x0D53
#define mmRB2D_BRUSHDATA_20            0x0D54
#define mmRB2D_BRUSHDATA_21            0x0D55
#define mmRB2D_BRUSHDATA_22            0x0D56
#define mmRB2D_BRUSHDATA_23            0x0D57
#define mmRB2D_BRUSHDATA_24            0x0D58
#define mmRB2D_BRUSHDATA_25            0x0D59
#define mmRB2D_BRUSHDATA_26            0x0D5A
#define mmRB2D_BRUSHDATA_27            0x0D5B
#define mmRB2D_BRUSHDATA_28            0x0D5C
#define mmRB2D_BRUSHDATA_29            0x0D5D
#define mmRB2D_BRUSHDATA_30            0x0D5E
#define mmRB2D_BRUSHDATA_31            0x0D5F
#define mmRB2D_BRUSHDATA_32            0x0D60
#define mmRB2D_BRUSHDATA_33            0x0D61
#define mmRB2D_BRUSHDATA_34            0x0D62
#define mmRB2D_BRUSHDATA_35            0x0D63
#define mmRB2D_BRUSHDATA_36            0x0D64
#define mmRB2D_BRUSHDATA_37            0x0D65
#define mmRB2D_BRUSHDATA_38            0x0D66
#define mmRB2D_BRUSHDATA_39            0x0D67
#define mmRB2D_BRUSHDATA_40            0x0D68
#define mmRB2D_BRUSHDATA_41            0x0D69
#define mmRB2D_BRUSHDATA_42            0x0D6A
#define mmRB2D_BRUSHDATA_43            0x0D6B
#define mmRB2D_BRUSHDATA_44            0x0D6C
#define mmRB2D_BRUSHDATA_45            0x0D6D
#define mmRB2D_BRUSHDATA_46            0x0D6E
#define mmRB2D_BRUSHDATA_47            0x0D6F
#define mmRB2D_BRUSHDATA_48            0x0D70
#define mmRB2D_BRUSHDATA_49            0x0D71
#define mmRB2D_BRUSHDATA_50            0x0D72
#define mmRB2D_BRUSHDATA_51            0x0D73
#define mmRB2D_BRUSHDATA_52            0x0D74
#define mmRB2D_BRUSHDATA_53            0x0D75
#define mmRB2D_BRUSHDATA_54            0x0D76
#define mmRB2D_BRUSHDATA_55            0x0D77
#define mmRB2D_BRUSHDATA_56            0x0D78
#define mmRB2D_BRUSHDATA_57            0x0D79
#define mmRB2D_BRUSHDATA_58            0x0D7A
#define mmRB2D_BRUSHDATA_59            0x0D7B
#define mmRB2D_BRUSHDATA_60            0x0D7C
#define mmRB2D_BRUSHDATA_61            0x0D7D
#define mmRB2D_BRUSHDATA_62            0x0D7E
#define mmRB2D_BRUSHDATA_63            0x0D7F
#define mmRB2D_DSTCACHE_MODE           0x0D0A
#define mmRB2D_DSTCACHE_CTLSTAT        0x0D0B
#define mmRB2D_SRC_ENDIAN              0x0D0C
#define mmRB2D_DST_ENDIAN              0x0D0D
#define mmRB2D_PD1_DATA                0x0D0E
#define mmRB2D_PD2_DATA                0x0D10
#define mmRB2D_WRITEBACK_DATA_LO       0x0D14
#define mmRB2D_WRITEBACK_DATA_HI       0x0D15
#define mmRB2D_WRITEBACK_ADDR          0x0D16
#define mmRB3D_BLENDCOLOR              0x0C86
#define mmRB3D_ABLENDCNTL              0x0C87
#define mmRB3D_BLENDCNTL               0x0708
#define mmRB3D_BLENDCNTL_alt_1         0x0C88
#define mmRB3D_DEPTHOFFSET             0x0709
#define mmRB3D_DEPTHOFFSET_alt_1       0x0C89
#define mmRB3D_DEPTHPITCH              0x070A
#define mmRB3D_DEPTHPITCH_alt_1        0x0C8A
#define mmRB3D_ZSTENCILCNTL            0x070B
#define mmRB3D_ZSTENCILCNTL_alt_1      0x0C8B
#define mmRB3D_DEPTHCLEARVALUE         0x070C
#define mmRB3D_DEPTHCLEARVALUE_alt_1   0x0C8C
#define mmRB3D_ZMASKOFFSET             0x070D
#define mmRB3D_ZMASKOFFSET_alt_1       0x0C8D
#define mmRB3D_CNTL                    0x070F
#define mmRB3D_CNTL_alt_1              0x0C8F
#define mmRB3D_COLOROFFSET             0x0710
#define mmRB3D_COLOROFFSET_alt_1       0x0C90
#define mmRB3D_COLORPITCH              0x0712
#define mmRB3D_COLORPITCH_alt_1        0x0C92
#define mmRB3D_DEPTHXY_OFFSET          0x0758
#define mmRB3D_CLRCMP_FLIPE            0x0759
#define mmRB3D_CLRCMP_CLR              0x075A
#define mmRB3D_CLRCMP_MSK              0x075B
#define mmRB3D_ZMASK_WRINDEX           0x075C
#define mmRB3D_ZMASK_DWORD             0x075D
#define mmRB3D_ZMASK_RDINDEX           0x075E
#define mmRB3D_STENCILREFMASK          0x075F
#define mmRB3D_ROPCNTL                 0x0760
#define mmRB3D_PLANEMASK               0x0761
#define mmRB3D_ZCACHE_MODE             0x0C94
#define mmRB3D_ZCACHE_CTLSTAT          0x0C95
#define mmRB3D_DSTCACHE_MODE           0x0C96
#define mmRB3D_DSTCACHE_CTLSTAT        0x0C97
#define mmRB3D_PD0_DATA                0x0C98
#define mmRB3D_DSTPERF_CNTL            0x0C99
#define mmRB3D_PD1_DATA                0x0C9A
#define mmRB3D_PD1_ADDR                0x0C9B
#define mmRB3D_PD2_DATA                0x0C9C
#define mmRB3D_PD3_DATA                0x0C9E
#define mmRB3D_WRITEBACK_DATA_LO       0x0CA0
#define mmRB3D_WRITEBACK_DATA_HI       0x0CA1
#define mmRB3D_WRITEBACK_ADDR          0x0CA2
#define mmRB3D_ZPERF_CNTL              0x0CA3
#define mmRB3D_ZPASS_DATA              0x0CA4
#define mmRB3D_ZPASS_ADDR              0x0CA5
#define mmRB3D_ZPERF_COUNT_0           0x0CA6
#define mmRB3D_ZPERF_COUNT_1           0x0CA7
#define mmDST_OFFSET                   0x0501
#define mmDST_PITCH                    0x0502
#define mmDST_TILE                     0x05C0
#define mmDST_PITCH_OFFSET             0x050B
#define mmDST_X                        0x0507
#define mmDST_Y                        0x0508
#define mmDST_X_Y                      0x0565
#define mmDST_Y_X                      0x050E
#define mmDST_WIDTH                    0x0503
#define mmDST_HEIGHT                   0x0504
#define mmDST_WIDTH_HEIGHT             0x0566
#define mmDST_HEIGHT_WIDTH             0x050F
#define mmDST_HEIGHT_WIDTH_8           0x0563
#define mmDST_HEIGHT_Y                 0x0568
#define mmDST_WIDTH_X                  0x0562
#define mmDST_WIDTH_X_INCY             0x0567
#define mmDST_LINE_START               0x0580
#define mmDST_LINE_END                 0x0581
#define mmDST_LINE_PATCOUNT            0x0582
#define mmDP_DST_ENDIAN                0x0574
#define mmBRUSH_Y_X                    0x051D
#define mmBRUSH_DATA0                  0x0520
#define mmBRUSH_DATA1                  0x0521
#define mmBRUSH_DATA2                  0x0522
#define mmBRUSH_DATA3                  0x0523
#define mmBRUSH_DATA4                  0x0524
#define mmBRUSH_DATA5                  0x0525
#define mmBRUSH_DATA6                  0x0526
#define mmBRUSH_DATA7                  0x0527
#define mmBRUSH_DATA8                  0x0528
#define mmBRUSH_DATA9                  0x0529
#define mmBRUSH_DATA10                 0x052A
#define mmBRUSH_DATA11                 0x052B
#define mmBRUSH_DATA12                 0x052C
#define mmBRUSH_DATA13                 0x052D
#define mmBRUSH_DATA14                 0x052E
#define mmBRUSH_DATA15                 0x052F
#define mmBRUSH_DATA16                 0x0530
#define mmBRUSH_DATA17                 0x0531
#define mmBRUSH_DATA18                 0x0532
#define mmBRUSH_DATA19                 0x0533
#define mmBRUSH_DATA20                 0x0534
#define mmBRUSH_DATA21                 0x0535
#define mmBRUSH_DATA22                 0x0536
#define mmBRUSH_DATA23                 0x0537
#define mmBRUSH_DATA24                 0x0538
#define mmBRUSH_DATA25                 0x0539
#define mmBRUSH_DATA26                 0x053A
#define mmBRUSH_DATA27                 0x053B
#define mmBRUSH_DATA28                 0x053C
#define mmBRUSH_DATA29                 0x053D
#define mmBRUSH_DATA30                 0x053E
#define mmBRUSH_DATA31                 0x053F
#define mmBRUSH_DATA32                 0x0540
#define mmBRUSH_DATA33                 0x0541
#define mmBRUSH_DATA34                 0x0542
#define mmBRUSH_DATA35                 0x0543
#define mmBRUSH_DATA36                 0x0544
#define mmBRUSH_DATA37                 0x0545
#define mmBRUSH_DATA38                 0x0546
#define mmBRUSH_DATA39                 0x0547
#define mmBRUSH_DATA40                 0x0548
#define mmBRUSH_DATA41                 0x0549
#define mmBRUSH_DATA42                 0x054A
#define mmBRUSH_DATA43                 0x054B
#define mmBRUSH_DATA44                 0x054C
#define mmBRUSH_DATA45                 0x054D
#define mmBRUSH_DATA46                 0x054E
#define mmBRUSH_DATA47                 0x054F
#define mmBRUSH_DATA48                 0x0550
#define mmBRUSH_DATA49                 0x0551
#define mmBRUSH_DATA50                 0x0552
#define mmBRUSH_DATA51                 0x0553
#define mmBRUSH_DATA52                 0x0554
#define mmBRUSH_DATA53                 0x0555
#define mmBRUSH_DATA54                 0x0556
#define mmBRUSH_DATA55                 0x0557
#define mmBRUSH_DATA56                 0x0558
#define mmBRUSH_DATA57                 0x0559
#define mmBRUSH_DATA58                 0x055A
#define mmBRUSH_DATA59                 0x055B
#define mmBRUSH_DATA60                 0x055C
#define mmBRUSH_DATA61                 0x055D
#define mmBRUSH_DATA62                 0x055E
#define mmBRUSH_DATA63                 0x055F
#define mmDP_BRUSH_FRGD_CLR            0x051F
#define mmDP_BRUSH_BKGD_CLR            0x051E
#define mmSRC_OFFSET                   0x056B
#define mmSRC_PITCH                    0x056C
#define mmSRC_TILE                     0x05C1
#define mmSRC_PITCH_OFFSET             0x050A
#define mmSRC_X                        0x0505
#define mmSRC_Y                        0x0506
#define mmSRC_X_Y                      0x0564
#define mmSRC_Y_X                      0x050D
#define mmSRC_CLUT_ADDRESS             0x05E0
#define mmSRC_CLUT_DATA                0x05E1
#define mmSRC_CLUT_DATA_RD             0x05E2
#define mmHOST_DATA0                   0x05F0
#define mmHOST_DATA1                   0x05F1
#define mmHOST_DATA2                   0x05F2
#define mmHOST_DATA3                   0x05F3
#define mmHOST_DATA4                   0x05F4
#define mmHOST_DATA5                   0x05F5
#define mmHOST_DATA6                   0x05F6
#define mmHOST_DATA7                   0x05F7
#define mmHOST_DATA_LAST               0x05F8
#define mmDP_SRC_ENDIAN                0x0575
#define mmDP_SRC_FRGD_CLR              0x0576
#define mmDP_SRC_BKGD_CLR              0x0577
#define mmSC_LEFT                      0x0590
#define mmSC_RIGHT                     0x0591
#define mmSC_TOP                       0x0592
#define mmSC_BOTTOM                    0x0593
#define mmSRC_SC_RIGHT                 0x0595
#define mmSRC_SC_BOTTOM                0x0597
#define mmDP_CNTL                      0x05B0
#define mmDP_CNTL_XDIR_YDIR_YMAJOR     0x05B4
#define mmDP_DATATYPE                  0x05B1
#define mmDP_MIX                       0x05B2
#define mmDP_WRITE_MSK                 0x05B3
#define mmDP_XOP                       0x05FE
#define mmCLR_CMP_CLR_SRC              0x0571
#define mmCLR_CMP_CLR_DST              0x0572
#define mmCLR_CMP_CNTL                 0x0570
#define mmCLR_CMP_MSK                  0x0573
#define mmDSTCACHE_MODE                0x05C4
#define mmDSTCACHE_CTLSTAT             0x05C5
#define mmPD2_DATA                     0x05C6
#define mmDEFAULT_PITCH_OFFSET         0x05B8
#define mmDEFAULT_SC_BOTTOM_RIGHT      0x05BA
#define mmDEFAULT2_PITCH_OFFSET        0x05BE
#define mmDEFAULT2_SC_BOTTOM_RIGHT     0x05B7
#define mmDP_GUI_MASTER_CNTL           0x051B
#define mmSC_TOP_LEFT                  0x05BB
#define mmSC_BOTTOM_RIGHT              0x05BC
#define mmSRC_SC_BOTTOM_RIGHT          0x05BD
#define mmDEBUG0                       0x05A0
#define mmDEBUG1                       0x05A1
#define mmDEBUG2                       0x05A2
#define mmDEBUG3                       0x05A3
#define mmDEBUG4                       0x05A4
#define mmDEBUG5                       0x05A5
#define mmDEBUG6                       0x05A6
#define mmDEBUG7                       0x05A7
#define mmDEBUG8                       0x05A8
#define mmDEBUG9                       0x05A9
#define mmDEBUG10                      0x05AA
#define mmDEBUG11                      0x05AB
#define mmDEBUG12                      0x05AC
#define mmDEBUG13                      0x05AD
#define mmDEBUG14                      0x05AE
#define mmDEBUG15                      0x05AF


// Registers from VIP block

#define mmBIOS_0_SCRATCH               0x0004
#define mmBIOS_1_SCRATCH               0x0005
#define mmBIOS_2_SCRATCH               0x0006
#define mmBIOS_3_SCRATCH               0x0007
#define mmBIOS_4_SCRATCH               0x0008
#define mmBIOS_5_SCRATCH               0x0009
#define mmBIOS_6_SCRATCH               0x000A
#define mmBIOS_7_SCRATCH               0x000B
#define mmI2C_CNTL_0                   0x0024
#define mmI2C_CNTL_1                   0x0025
#define mmI2C_DATA                     0x0026
#define mmCONFIG_XSTRAP                0x0039
#define mmTEST_DEBUG_CNTL              0x0048
#define mmTEST_DEBUG_MUX               0x0049
#define mmTEST_DEBUG_OUT               0x004B
#define mmVIDEOMUX_CNTL                0x0064
#define mmVIPPAD_STRENGTH_M6           0x0065
#define mmGPIOPAD_MASK                 0x0066
#define mmGPIOPAD_A                    0x0067
#define mmGPIOPAD_EN                   0x0068
#define mmGPIOPAD_Y                    0x0069
#define mmZV_LCDPAD_MASK               0x006A
#define mmZV_LCDPAD_A                  0x006B
#define mmZV_LCDPAD_EN                 0x006C
#define mmZV_LCDPAD_Y                  0x006D
#define mmEXTERN_TRIG_CNTL             0x006F
#define mmROM_INDEX                    0x002A
#define mmROM_DATA                     0x002B
#define mmSEPROM_CNTL1                 0x0070
#define mmSEPROM_CNTL2                 0x0071
#define mmVIP_HW_DEBUG                 0x0073
#define mmMEDIA_0_SCRATCH              0x007C
#define mmMEDIA_1_SCRATCH              0x007D
#define mmVID_BUFFER_CONTROL_M6        0x0240
#define mmCAP_INT_CNTL                 0x0242
#define mmCAP_INT_STATUS               0x0243
#define mmFCP_CNTL                     0x0244
#define mmCAP0_BUF0_OFFSET             0x0248
#define mmCAP0_BUF1_OFFSET             0x0249
#define mmCAP0_BUF0_EVEN_OFFSET        0x024A
#define mmCAP0_BUF1_EVEN_OFFSET        0x024B
#define mmCAP0_BUF_PITCH               0x024C
#define mmCAP0_V_WINDOW                0x024D
#define mmCAP0_H_WINDOW                0x024E
#define mmCAP0_VBI0_OFFSET             0x024F
#define mmCAP0_VBI1_OFFSET             0x0250
#define mmCAP0_VBI_V_WINDOW            0x0251
#define mmCAP0_VBI_H_WINDOW            0x0252
#define mmCAP0_PORT_MODE_CNTL          0x0253
#define mmCAP0_TRIG_CNTL               0x0254
#define mmCAP0_DEBUG                   0x0255
#define mmCAP0_CONFIG                  0x0256
#define mmCAP0_ANC0_OFFSET             0x0257
#define mmCAP0_ANC1_OFFSET             0x0258
#define mmCAP0_ANC_H_WINDOW            0x0259
#define mmCAP0_VIDEO_SYNC_TEST         0x025A
#define mmCAP0_ONESHOT_BUF_OFFSET      0x025B
#define mmCAP0_BUF_STATUS              0x025C
#define mmCAP0_ANC_BUF01_BLOCK_CNT     0x025D
#define mmCAP0_ANC_BUF23_BLOCK_CNT     0x025F
#define mmCAP0_VBI2_OFFSET             0x0260
#define mmCAP0_VBI3_OFFSET             0x0261
#define mmCAP0_ANC2_OFFSET             0x0262
#define mmCAP0_ANC3_OFFSET             0x0263
#define mmDMA_VIPH0_COMMAND            0x0280
#define mmDMA_VIPH1_COMMAND            0x0281
#define mmDMA_VIPH2_COMMAND            0x0282
#define mmDMA_VIPH3_COMMAND            0x0283
#define mmDMA_VIPH_STATUS              0x0284
#define mmDMA_VIPH_CHUNK_0             0x0286
#define mmDMA_VIPH_CHUNK_1_VAL         0x0287
#define mmDMA_VIP0_TABLE_ADDR          0x0288
#define mmDMA_VIP1_TABLE_ADDR          0x028C
#define mmDMA_VIP2_TABLE_ADDR          0x0290
#define mmDMA_VIP3_TABLE_ADDR          0x0294
#define mmDMA_VIPH0_ACTIVE             0x0289
#define mmDMA_VIPH1_ACTIVE             0x028D
#define mmDMA_VIPH2_ACTIVE             0x0291
#define mmDMA_VIPH3_ACTIVE             0x0295
#define mmDMA_VIPH_ABORT               0x02A2
#define mmVIPH_REG_ADDR                0x0020
#define mmVIPH_REG_DATA                0x0021
#define mmVIPH_CH0_DATA                0x0300
#define mmVIPH_CH1_DATA                0x0301
#define mmVIPH_CH2_DATA                0x0302
#define mmVIPH_CH3_DATA                0x0303
#define mmVIPH_CH0_ADDR                0x0304
#define mmVIPH_CH1_ADDR                0x0305
#define mmVIPH_CH2_ADDR                0x0306
#define mmVIPH_CH3_ADDR                0x0307
#define mmVIPH_CH0_SBCNT               0x0308
#define mmVIPH_CH1_SBCNT               0x0309
#define mmVIPH_CH2_SBCNT               0x030A
#define mmVIPH_CH3_SBCNT               0x030B
#define mmVIPH_CH0_ABCNT               0x030C
#define mmVIPH_CH1_ABCNT               0x030D
#define mmVIPH_CH2_ABCNT               0x030E
#define mmVIPH_CH3_ABCNT               0x030F
#define mmVIPH_CONTROL                 0x0310
#define mmVIPH_DV_LAT                  0x0311
#define mmVIPH_DMA_CHUNK               0x0312
#define mmVIPH_DV_INT                  0x0313
#define mmVIPH_TIMEOUT_STAT            0x0314
#define ioBIOS_0_SCRATCH               0x0004
#define ioBIOS_1_SCRATCH               0x0005
#define ioBIOS_2_SCRATCH               0x0006
#define ioBIOS_3_SCRATCH               0x0007
#define ioBIOS_4_SCRATCH               0x0008
#define ioBIOS_5_SCRATCH               0x0009
#define ioBIOS_6_SCRATCH               0x000A
#define ioBIOS_7_SCRATCH               0x000B
#define ioI2C_CNTL_0                   0x0024
#define ioI2C_CNTL_1                   0x0025
#define ioI2C_DATA                     0x0026
#define ioCONFIG_XSTRAP                0x0039
#define ioROM_INDEX                    0x002A
#define ioROM_DATA                     0x002B
#define ioVIPH_REG_ADDR                0x0020
#define ioVIPH_REG_DATA                0x0021


// Registers from CG block



// Registers from CGM block



// Registers from IDCT block

#define mmIDCT_RUNS                    0x07E0
#define mmIDCT_LEVELS                  0x07E1
#define mmIDCT_CONTROL                 0x07EF
#define mmIDCT_AUTH_CONTROL            0x07E2
#define mmIDCT_AUTH                    0x07E3
#endif


