# JTAG-AXI Bridge Development Diary
## Date: 2025-07-23 14:30:00

### Project Overview
Development of JTAG-AXI Bridge system with 4 components:
1. AXI-Lite Master JTAG Bridge (SystemVerilog)
2. Vivado Tcl Script for JTAG USER access
3. SVF file for JTAG access
4. Python debug software for JTAG control

### Technical Specifications Analysis

#### 1. JTAG-AXI Bridge SystemVerilog Module
- **JTAG Interface**: BSCANE2 primitive usage
- **Protocol**: 32-bit command + 32-bit data reception via shift register
- **AXI-Lite Master**: Full Write/Read handshake compliance
- **Data Flow**: 
  - Shift phase: Command/Data input via TDI
  - Update phase: AXI transaction trigger
  - Next shift: Read data output via TDO

#### 2. Command Protocol Design
- **Write Command**: `[31:0] cmd = 0x00000001, [31:0] addr, [31:0] data`
- **Read Command**: `[31:0] cmd = 0x00000002, [31:0] addr, [31:0] dummy`
- **Response**: `[31:0] status, [31:0] read_data`

#### 3. JTAG Access Methods
- **Vivado Tcl**: Hardware Manager USER1 instruction
- **SVF**: Standard Serial Vector Format
- **Python**: PyJTAG/OpenOCD integration

### Implementation Plan
1. Create RTL module with proper naming conventions
2. Implement Vivado Tcl script for hardware testing
3. Generate SVF file for standalone JTAG access
4. Develop Python debug utility
5. Create comprehensive documentation

### Technical Challenges Identified
1. AXI-Lite timeout handling
2. JTAG clock domain crossing
3. Proper BSCANE2 instantiation
4. Data synchronization between JTAG and AXI domains

### Next Steps
- Implement SystemVerilog JTAG-AXI bridge module
- Create supporting scripts and utilities
- Document all interfaces and protocols
