void\r\ngk104_grctx_generate_bundle(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_func *grctx = info->gr->func->grctx;\r\nconst u32 state_limit = min(grctx->bundle_min_gpm_fifo_depth,\r\ngrctx->bundle_size / 0x20);\r\nconst u32 token_limit = grctx->bundle_token_limit;\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, grctx->bundle_size, (1 << s), access);\r\nmmio_refn(info, 0x408004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408008, 0x80000000 | (grctx->bundle_size >> s));\r\nmmio_refn(info, 0x418808, 0x00000000, s, b);\r\nmmio_wr32(info, 0x41880c, 0x80000000 | (grctx->bundle_size >> s));\r\nmmio_wr32(info, 0x4064c8, (state_limit << 16) | token_limit);\r\n}\r\nvoid\r\ngk104_grctx_generate_pagepool(struct gf100_grctx *info)\r\n{\r\nconst struct gf100_grctx_func *grctx = info->gr->func->grctx;\r\nconst u32 access = NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS;\r\nconst int s = 8;\r\nconst int b = mmio_vram(info, grctx->pagepool_size, (1 << s), access);\r\nmmio_refn(info, 0x40800c, 0x00000000, s, b);\r\nmmio_wr32(info, 0x408010, 0x80000000);\r\nmmio_refn(info, 0x419004, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419008, 0x00000000);\r\nmmio_wr32(info, 0x4064cc, 0x80000000);\r\n}\r\nvoid\r\ngk104_grctx_generate_unkn(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nnvkm_mask(device, 0x418c6c, 0x00000001, 0x00000001);\r\nnvkm_mask(device, 0x41980c, 0x00000010, 0x00000010);\r\nnvkm_mask(device, 0x41be08, 0x00000004, 0x00000004);\r\nnvkm_mask(device, 0x4064c0, 0x80000000, 0x80000000);\r\nnvkm_mask(device, 0x405800, 0x08000000, 0x08000000);\r\nnvkm_mask(device, 0x419c00, 0x00000008, 0x00000008);\r\n}\r\nvoid\r\ngk104_grctx_generate_r418bb8(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nu32 data[6] = {}, data2[2] = {};\r\nu8 tpcnr[GPC_MAX];\r\nu8 shift, ntpcv;\r\nint gpc, tpc, i;\r\nmemcpy(tpcnr, gr->tpc_nr, sizeof(gr->tpc_nr));\r\ngpc = -1;\r\nfor (tpc = 0; tpc < gr->tpc_total; tpc++) {\r\ndo {\r\ngpc = (gpc + 1) % gr->gpc_nr;\r\n} while (!tpcnr[gpc]);\r\ntpcnr[gpc]--;\r\ndata[tpc / 6] |= gpc << ((tpc % 6) * 5);\r\n}\r\nfor (; tpc < 32; tpc++)\r\ndata[tpc / 6] |= 7 << ((tpc % 6) * 5);\r\nshift = 0;\r\nntpcv = gr->tpc_total;\r\nwhile (!(ntpcv & (1 << 4))) {\r\nntpcv <<= 1;\r\nshift++;\r\n}\r\ndata2[0] = (ntpcv << 16);\r\ndata2[0] |= (shift << 21);\r\ndata2[0] |= (((1 << (0 + 5)) % ntpcv) << 24);\r\nfor (i = 1; i < 7; i++)\r\ndata2[1] |= ((1 << (i + 5)) % ntpcv) << ((i - 1) * 5);\r\nnvkm_wr32(device, 0x418bb8, (gr->tpc_total << 8) |\r\ngr->magic_not_rop_nr);\r\nfor (i = 0; i < 6; i++)\r\nnvkm_wr32(device, 0x418b08 + (i * 4), data[i]);\r\nnvkm_wr32(device, 0x41bfd0, (gr->tpc_total << 8) |\r\ngr->magic_not_rop_nr | data2[0]);\r\nnvkm_wr32(device, 0x41bfe4, data2[1]);\r\nfor (i = 0; i < 6; i++)\r\nnvkm_wr32(device, 0x41bf00 + (i * 4), data[i]);\r\nnvkm_wr32(device, 0x4078bc, (gr->tpc_total << 8) |\r\ngr->magic_not_rop_nr);\r\nfor (i = 0; i < 6; i++)\r\nnvkm_wr32(device, 0x40780c + (i * 4), data[i]);\r\n}\r\nvoid\r\ngk104_grctx_generate_rop_active_fbps(struct gf100_gr *gr)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst u32 fbp_count = nvkm_rd32(device, 0x120074);\r\nnvkm_mask(device, 0x408850, 0x0000000f, fbp_count);\r\nnvkm_mask(device, 0x408958, 0x0000000f, fbp_count);\r\n}\r\nvoid\r\ngk104_grctx_generate_main(struct gf100_gr *gr, struct gf100_grctx *info)\r\n{\r\nstruct nvkm_device *device = gr->base.engine.subdev.device;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nint i;\r\nnvkm_mc_unk260(device->mc, 0);\r\ngf100_gr_mmio(gr, grctx->hub);\r\ngf100_gr_mmio(gr, grctx->gpc);\r\ngf100_gr_mmio(gr, grctx->zcull);\r\ngf100_gr_mmio(gr, grctx->tpc);\r\ngf100_gr_mmio(gr, grctx->ppc);\r\nnvkm_wr32(device, 0x404154, 0x00000000);\r\ngrctx->bundle(info);\r\ngrctx->pagepool(info);\r\ngrctx->attrib(info);\r\ngrctx->unkn(gr);\r\ngf100_grctx_generate_tpcid(gr);\r\ngf100_grctx_generate_r406028(gr);\r\ngk104_grctx_generate_r418bb8(gr);\r\ngf100_grctx_generate_r406800(gr);\r\nfor (i = 0; i < 8; i++)\r\nnvkm_wr32(device, 0x4064d0 + (i * 0x04), 0x00000000);\r\nnvkm_wr32(device, 0x405b00, (gr->tpc_total << 8) | gr->gpc_nr);\r\ngk104_grctx_generate_rop_active_fbps(gr);\r\nnvkm_mask(device, 0x419f78, 0x00000001, 0x00000000);\r\ngf100_gr_icmd(gr, grctx->icmd);\r\nnvkm_wr32(device, 0x404154, 0x00000400);\r\ngf100_gr_mthd(gr, grctx->mthd);\r\nnvkm_mc_unk260(device->mc, 1);\r\nnvkm_mask(device, 0x418800, 0x00200000, 0x00200000);\r\nnvkm_mask(device, 0x41be10, 0x00800000, 0x00800000);\r\n}
