Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  1 16:56:56 2023
| Host         : LAPTOP-OMKLKK1U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             155 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             176 |           47 |
| Yes          | No                    | No                     |             315 |          121 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             530 |          231 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+
|         Clock Signal        |                Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                      | u_confreg/SR[0]                           |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                      | u_confreg/SR[0]                           |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   |                                             | u_confreg/state_count0                    |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_valid_reg                  |                                           |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_to_es_valid                 | cpu/exe_stage/ds_to_es_bus_r[132]_i_1_n_0 |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/p_0_in_0                          | u_confreg/SR[0]                           |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_valid_reg_0[0]             | u_confreg/SR[0]                           |                4 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_to_es_valid                 | cpu/exe_stage/ds_to_es_bus_r[106]_i_1_n_0 |                5 |             10 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ena                                     |                                           |                7 |             13 |
|  pll.clk_pll/inst/cpu_clk   |                                             | u_confreg/step0_count0                    |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                             | u_confreg/step1_count0                    |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                             | u_confreg/key_count0                      |                5 |             20 |
|  pll.clk_pll/inst/timer_clk |                                             | u_confreg/SR[0]                           |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_valid_reg_2[0]             | u_confreg/SR[0]                           |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_valid_reg_1[0]             | u_confreg/SR[0]                           |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_8[0]  | u_confreg/SR[0]                           |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_1[0]  | u_confreg/SR[0]                           |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_2[0]  | u_confreg/SR[0]                           |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_4[0]  | u_confreg/SR[0]                           |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_6[0]  | u_confreg/SR[0]                           |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_3[0]  | u_confreg/SR[0]                           |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_7[0]  | u_confreg/SR[0]                           |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_9[0]  | u_confreg/SR[0]                           |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cpu_resetn_reg[0]             |                                           |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_5[0]  | u_confreg/SR[0]                           |               13 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_0[0]  | u_confreg/SR[0]                           |               11 |             34 |
|  pll.clk_pll/inst/cpu_clk   |                                             | cpu/reset                                 |               11 |             36 |
|  pll.clk_pll/inst/cpu_clk   | cpu/mem_stage/E[0]                          |                                           |               14 |             38 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/E[0]                          |                                           |               21 |             39 |
|  pll.clk_pll/inst/cpu_clk   |                                             | u_confreg/SR[0]                           |               12 |             44 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_10[0] | u_confreg/SR[0]                           |               17 |             48 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[133]_11[0] | u_confreg/SR[0]                           |               23 |             64 |
|  pll.clk_pll/inst/cpu_clk   | cpu/if_stage/E[0]                           |                                           |               27 |             64 |
|  pll.clk_pll/inst/timer_clk |                                             |                                           |               22 |             67 |
|  pll.clk_pll/inst/cpu_clk   |                                             |                                           |               22 |             88 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/debug_wb_rf_we[0]              |                                           |               12 |             96 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_to_es_valid                 |                                           |               38 |            125 |
+-----------------------------+---------------------------------------------+-------------------------------------------+------------------+----------------+


