{"vcs1":{"timestamp_begin":1682305712.463958352, "rt":1.57, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682305714.068308524, "rt":1.22, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682305715.318538615, "rt":2.11, "ut":0.07, "st":1.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682305712.161774862}
{"VCS_COMP_START_TIME": 1682305712.161774862}
{"VCS_COMP_END_TIME": 1682305718.220453448}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 238988}}
