digraph "CFG for '_Z8Kernel10iiiPfS_S_' function" {
	label="CFG for '_Z8Kernel10iiiPfS_S_' function";

	Node0x5a200d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = shl nsw i32 %8, 4\l  %12 = add nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 4\l  %14 = add nsw i32 %13, %9\l  %15 = icmp sgt i32 %2, 0\l  br i1 %15, label %16, label %53\l|{<s0>T|<s1>F}}"];
	Node0x5a200d0:s0 -> Node0x5a223e0;
	Node0x5a200d0:s1 -> Node0x5a22470;
	Node0x5a223e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%16:\l16:                                               \l  %17 = mul nsw i32 %12, %2\l  %18 = add i32 %17, %9\l  %19 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 %9\l  %20 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 %10, i32 %9\l  %21 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 0\l  %22 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 0, i32 %9\l  %23 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 1\l  %24 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 1, i32 %9\l  %25 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 2\l  %26 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 2, i32 %9\l  %27 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 3\l  %28 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 3, i32 %9\l  %29 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 4\l  %30 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 4, i32 %9\l  %31 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 5\l  %32 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 5, i32 %9\l  %33 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 6\l  %34 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 6, i32 %9\l  %35 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 7\l  %36 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 7, i32 %9\l  %37 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 8\l  %38 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 8, i32 %9\l  %39 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 9\l  %40 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 9, i32 %9\l  %41 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 10\l  %42 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 10, i32 %9\l  %43 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 11\l  %44 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 11, i32 %9\l  %45 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 12\l  %46 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 12, i32 %9\l  %47 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 13\l  %48 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 13, i32 %9\l  %49 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 14\l  %50 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 14, i32 %9\l  %51 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sA, i32 0, i32 %10, i32 15\l  %52 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ8Kernel10iiiPfS_S_E2sB, i32 0, i32 15, i32 %9\l  br label %59\l}"];
	Node0x5a223e0 -> Node0x5a248c0;
	Node0x5a22470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%53:\l53:                                               \l  %54 = phi float [ 0.000000e+00, %6 ], [ %135, %59 ]\l  %55 = mul nsw i32 %12, %1\l  %56 = add nsw i32 %55, %14\l  %57 = sext i32 %56 to i64\l  %58 = getelementptr inbounds float, float addrspace(1)* %5, i64 %57\l  store float %54, float addrspace(1)* %58, align 4, !tbaa !5\l  ret void\l}"];
	Node0x5a248c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%59:\l59:                                               \l  %60 = phi i32 [ 0, %16 ], [ %136, %59 ]\l  %61 = phi float [ 0.000000e+00, %16 ], [ %135, %59 ]\l  %62 = add i32 %18, %60\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr inbounds float, float addrspace(1)* %3, i64 %63\l  %65 = load float, float addrspace(1)* %64, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %65, float addrspace(3)* %19, align 4, !tbaa !5\l  %66 = add nuw nsw i32 %60, %10\l  %67 = mul nsw i32 %66, %1\l  %68 = add nsw i32 %67, %14\l  %69 = sext i32 %68 to i64\l  %70 = getelementptr inbounds float, float addrspace(1)* %4, i64 %69\l  %71 = load float, float addrspace(1)* %70, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %71, float addrspace(3)* %20, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %72 = load float, float addrspace(3)* %21, align 16, !tbaa !5\l  %73 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %74 = fmul contract float %72, %73\l  %75 = fadd contract float %61, %74\l  %76 = load float, float addrspace(3)* %23, align 4, !tbaa !5\l  %77 = load float, float addrspace(3)* %24, align 4, !tbaa !5\l  %78 = fmul contract float %76, %77\l  %79 = fadd contract float %75, %78\l  %80 = load float, float addrspace(3)* %25, align 8, !tbaa !5\l  %81 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %82 = fmul contract float %80, %81\l  %83 = fadd contract float %79, %82\l  %84 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %85 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %86 = fmul contract float %84, %85\l  %87 = fadd contract float %83, %86\l  %88 = load float, float addrspace(3)* %29, align 16, !tbaa !5\l  %89 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %90 = fmul contract float %88, %89\l  %91 = fadd contract float %87, %90\l  %92 = load float, float addrspace(3)* %31, align 4, !tbaa !5\l  %93 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %94 = fmul contract float %92, %93\l  %95 = fadd contract float %91, %94\l  %96 = load float, float addrspace(3)* %33, align 8, !tbaa !5\l  %97 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %98 = fmul contract float %96, %97\l  %99 = fadd contract float %95, %98\l  %100 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %101 = load float, float addrspace(3)* %36, align 4, !tbaa !5\l  %102 = fmul contract float %100, %101\l  %103 = fadd contract float %99, %102\l  %104 = load float, float addrspace(3)* %37, align 16, !tbaa !5\l  %105 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %106 = fmul contract float %104, %105\l  %107 = fadd contract float %103, %106\l  %108 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %109 = load float, float addrspace(3)* %40, align 4, !tbaa !5\l  %110 = fmul contract float %108, %109\l  %111 = fadd contract float %107, %110\l  %112 = load float, float addrspace(3)* %41, align 8, !tbaa !5\l  %113 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %114 = fmul contract float %112, %113\l  %115 = fadd contract float %111, %114\l  %116 = load float, float addrspace(3)* %43, align 4, !tbaa !5\l  %117 = load float, float addrspace(3)* %44, align 4, !tbaa !5\l  %118 = fmul contract float %116, %117\l  %119 = fadd contract float %115, %118\l  %120 = load float, float addrspace(3)* %45, align 16, !tbaa !5\l  %121 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %122 = fmul contract float %120, %121\l  %123 = fadd contract float %119, %122\l  %124 = load float, float addrspace(3)* %47, align 4, !tbaa !5\l  %125 = load float, float addrspace(3)* %48, align 4, !tbaa !5\l  %126 = fmul contract float %124, %125\l  %127 = fadd contract float %123, %126\l  %128 = load float, float addrspace(3)* %49, align 8, !tbaa !5\l  %129 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %130 = fmul contract float %128, %129\l  %131 = fadd contract float %127, %130\l  %132 = load float, float addrspace(3)* %51, align 4, !tbaa !5\l  %133 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %134 = fmul contract float %132, %133\l  %135 = fadd contract float %131, %134\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %136 = add nuw nsw i32 %60, 16\l  %137 = icmp slt i32 %136, %2\l  br i1 %137, label %59, label %53, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x5a248c0:s0 -> Node0x5a248c0;
	Node0x5a248c0:s1 -> Node0x5a22470;
}
