// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_p_sum_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        p_read4,
        p_read10,
        p_read11,
        diff_p,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_395_p_din0,
        grp_fu_395_p_din1,
        grp_fu_395_p_opcode,
        grp_fu_395_p_dout0,
        grp_fu_395_p_ce,
        grp_fu_1342_p_din0,
        grp_fu_1342_p_din1,
        grp_fu_1342_p_opcode,
        grp_fu_1342_p_dout0,
        grp_fu_1342_p_ce
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read13;
input  [31:0] p_read4;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [1:0] diff_p;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_395_p_din0;
output  [31:0] grp_fu_395_p_din1;
output  [1:0] grp_fu_395_p_opcode;
input  [31:0] grp_fu_395_p_dout0;
output   grp_fu_395_p_ce;
output  [31:0] grp_fu_1342_p_din0;
output  [31:0] grp_fu_1342_p_din1;
output  [4:0] grp_fu_1342_p_opcode;
input  [0:0] grp_fu_1342_p_dout0;
output   grp_fu_1342_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_307;
wire    ap_CS_fsm_state7;
reg   [0:0] tmp_245_reg_669;
wire    ap_CS_fsm_state11;
wire   [31:0] trunc_ln111_fu_316_p1;
reg   [31:0] trunc_ln111_reg_641;
wire   [31:0] bitcast_ln111_fu_330_p1;
wire   [31:0] bitcast_ln111_1_fu_345_p1;
reg   [31:0] bitcast_ln111_1_reg_653;
wire   [31:0] bitcast_ln111_2_fu_359_p1;
reg   [31:0] bitcast_ln111_2_reg_659;
wire   [0:0] icmp_ln77_fu_363_p2;
reg   [0:0] icmp_ln77_reg_664;
wire   [0:0] tmp_245_fu_369_p3;
wire    ap_CS_fsm_state4;
wire   [31:0] select_ln117_fu_379_p3;
wire   [31:0] tmp_s_fu_391_p5;
reg   [31:0] tmp_s_reg_678;
wire   [0:0] and_ln77_3_fu_442_p2;
reg   [0:0] and_ln77_3_reg_683;
wire    ap_CS_fsm_state8;
wire   [1:0] empty_fu_450_p1;
reg   [1:0] empty_reg_687;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln92_fu_455_p2;
reg   [0:0] icmp_ln92_reg_693;
wire   [1:0] xor_ln92_fu_461_p2;
reg   [1:0] xor_ln92_reg_697;
wire   [31:0] tmp_fu_502_p2;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln104_fu_507_p2;
reg   [0:0] icmp_ln104_reg_717;
wire   [2:0] select_ln104_fu_529_p3;
reg   [2:0] select_ln104_reg_721;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1;
wire   [4:0] grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out_ap_vld;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_idle;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_ready;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out_ap_vld;
wire   [31:0] grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out;
wire    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_132;
reg   [31:0] agg_result_num16_6_reg_142;
reg   [31:0] agg_result_num_3_reg_152;
reg   [31:0] agg_result_num16_2_reg_163;
reg   [31:0] agg_result_num2_2_reg_174;
reg   [1:0] ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4;
reg   [1:0] base_0_lcssa_i25_reg_184;
wire   [1:0] base_fu_485_p2;
reg   [31:0] agg_result_p_0_reg_196;
reg   [31:0] ap_phi_mux_agg_result_num_6_phi_fu_210_p6;
reg   [31:0] agg_result_num_6_reg_207;
wire    ap_CS_fsm_state17;
reg   [31:0] ap_phi_mux_agg_result_num16_5_phi_fu_222_p6;
reg   [31:0] agg_result_num16_5_reg_219;
reg   [31:0] ap_phi_mux_agg_result_num2_5_phi_fu_234_p6;
reg   [31:0] agg_result_num2_5_reg_231;
reg   [31:0] ap_phi_mux_agg_result_p_3_phi_fu_245_p6;
reg   [31:0] agg_result_p_3_reg_242;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg;
wire    ap_CS_fsm_state16;
reg   [31:0] grp_fu_294_p0;
reg   [31:0] grp_fu_294_p1;
reg   [31:0] grp_fu_301_p0;
reg   [31:0] grp_fu_301_p1;
wire   [31:0] trunc_ln111_1_fu_320_p4;
wire   [31:0] trunc_ln111_2_fu_335_p4;
wire   [31:0] trunc_ln111_3_fu_349_p4;
wire   [0:0] trunc_ln117_fu_376_p1;
wire   [1:0] tmp_s_fu_391_p4;
wire   [31:0] bitcast_ln77_fu_400_p1;
wire   [7:0] tmp_231_fu_404_p4;
wire   [22:0] trunc_ln77_fu_414_p1;
wire   [0:0] icmp_ln77_10_fu_424_p2;
wire   [0:0] icmp_ln77_9_fu_418_p2;
wire   [0:0] or_ln77_fu_430_p2;
wire   [0:0] and_ln77_fu_436_p2;
wire   [1:0] sub_ln92_fu_480_p2;
wire   [1:0] xor_ln100_fu_492_p2;
wire  signed [31:0] sext_ln100_fu_498_p1;
wire   [2:0] zext_ln104_fu_513_p1;
wire   [0:0] icmp_ln104_8_fu_517_p2;
wire   [2:0] add_ln104_fu_523_p2;
reg    grp_fu_301_ce;
reg   [4:0] grp_fu_301_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg = 1'b0;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg = 1'b0;
#0 grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1 grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_132),
    .agg_result_num16_6(agg_result_num16_6_reg_142),
    .tmp_287(reg_307),
    .idx_tmp_out(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out_ap_vld),
    .grp_fu_301_p_din0(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0),
    .grp_fu_301_p_din1(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1),
    .grp_fu_301_p_opcode(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode),
    .grp_fu_301_p_dout0(grp_fu_1342_p_dout0),
    .grp_fu_301_p_ce(grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce)
);

ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2 grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_132),
    .agg_result_num16_6(agg_result_num16_6_reg_142),
    .tmp_287(reg_307),
    .zext_ln92(empty_reg_687),
    .xor_ln92(xor_ln92_reg_697),
    .agg_result_num_1_out(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out_ap_vld),
    .agg_result_num16_0_out(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out),
    .agg_result_num16_0_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out_ap_vld),
    .agg_result_num2_0_out(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out_ap_vld)
);

ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3 grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start),
    .ap_done(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done),
    .ap_idle(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_idle),
    .ap_ready(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_152),
    .agg_result_num16_2(agg_result_num16_2_reg_163),
    .agg_result_num2_2(agg_result_num2_2_reg_174),
    .zext_ln104(base_0_lcssa_i25_reg_184),
    .zext_ln104_16(select_ln104_reg_721),
    .agg_result_num_4_out(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out_ap_vld),
    .agg_result_num16_3_out(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out),
    .agg_result_num16_3_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out_ap_vld),
    .agg_result_num2_3_out(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out),
    .agg_result_num2_3_out_ap_vld(grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out_ap_vld)
);

ban_interface_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U522(
    .din0(p_read4),
    .din1(p_read10),
    .din2(p_read11),
    .din3(tmp_s_fu_391_p4),
    .dout(tmp_s_fu_391_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_p_3_phi_fu_245_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_6_phi_fu_210_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num16_5_phi_fu_222_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_5_phi_fu_234_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln104_fu_507_p2 == 1'd0) | (icmp_ln92_reg_693 == 1'd0)))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (1'd1 == and_ln77_3_reg_683))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd1))) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_ready == 1'b1)) begin
            grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd0) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_num16_2_reg_163 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd0))) begin
        agg_result_num16_2_reg_163 <= agg_result_num16_6_reg_142;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_3_reg_683) & (1'b1 == ap_CS_fsm_state11))) begin
        agg_result_num16_5_reg_219 <= agg_result_num16_6_reg_142;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd1) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_num16_5_reg_219 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        agg_result_num16_5_reg_219 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_245_fu_369_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_num16_6_reg_142 <= bitcast_ln111_1_reg_653;
    end else if (((tmp_245_reg_669 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        agg_result_num16_6_reg_142 <= grp_fu_395_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd0) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_num2_2_reg_174 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd0))) begin
        agg_result_num2_2_reg_174 <= reg_307;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_3_reg_683) & (1'b1 == ap_CS_fsm_state11))) begin
        agg_result_num2_5_reg_231 <= grp_fu_395_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd1) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_num2_5_reg_231 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        agg_result_num2_5_reg_231 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_363_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        agg_result_num_0_reg_132 <= bitcast_ln111_fu_330_p1;
    end else if (((icmp_ln77_reg_664 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_num_0_reg_132 <= grp_fu_395_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd0) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_num_3_reg_152 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd0))) begin
        agg_result_num_3_reg_152 <= agg_result_num_0_reg_132;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_3_reg_683) & (1'b1 == ap_CS_fsm_state11))) begin
        agg_result_num_6_reg_207 <= agg_result_num_0_reg_132;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd1) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_num_6_reg_207 <= grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        agg_result_num_6_reg_207 <= grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd0) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_p_0_reg_196 <= tmp_fu_502_p2;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd0))) begin
        agg_result_p_0_reg_196 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_3_reg_683) & (1'b1 == ap_CS_fsm_state11))) begin
        agg_result_p_3_reg_242 <= trunc_ln111_reg_641;
    end else if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd1) & (icmp_ln92_reg_693 == 1'd1))) begin
        agg_result_p_3_reg_242 <= tmp_fu_502_p2;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        agg_result_p_3_reg_242 <= agg_result_p_0_reg_196;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd0) & (icmp_ln92_reg_693 == 1'd1))) begin
        base_0_lcssa_i25_reg_184 <= base_fu_485_p2;
    end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd0))) begin
        base_0_lcssa_i25_reg_184 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        and_ln77_3_reg_683 <= and_ln77_3_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bitcast_ln111_1_reg_653 <= bitcast_ln111_1_fu_345_p1;
        bitcast_ln111_2_reg_659 <= bitcast_ln111_2_fu_359_p1;
        icmp_ln77_reg_664 <= icmp_ln77_fu_363_p2;
        trunc_ln111_reg_641 <= trunc_ln111_fu_316_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_reg_687 <= empty_fu_450_p1;
        icmp_ln92_reg_693 <= icmp_ln92_fu_455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln92_reg_693 == 1'd1))) begin
        icmp_ln104_reg_717 <= icmp_ln104_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((tmp_245_reg_669 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_307 <= grp_fu_395_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & ((icmp_ln104_fu_507_p2 == 1'd0) | (icmp_ln92_reg_693 == 1'd0)))) begin
        select_ln104_reg_721 <= select_ln104_fu_529_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_245_reg_669 <= diff_p[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_s_reg_678 <= tmp_s_fu_391_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd1))) begin
        xor_ln92_reg_697 <= xor_ln92_fu_461_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        ap_phi_mux_agg_result_num16_5_phi_fu_222_p6 = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num16_3_out;
    end else begin
        ap_phi_mux_agg_result_num16_5_phi_fu_222_p6 = agg_result_num16_5_reg_219;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_5_phi_fu_234_p6 = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num2_3_out;
    end else begin
        ap_phi_mux_agg_result_num2_5_phi_fu_234_p6 = agg_result_num2_5_reg_231;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_6_phi_fu_210_p6 = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_agg_result_num_4_out;
    end else begin
        ap_phi_mux_agg_result_num_6_phi_fu_210_p6 = agg_result_num_6_reg_207;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((icmp_ln104_reg_717 == 1'd0) & (1'd1 == and_ln77_3_reg_683)) | ((1'd1 == and_ln77_3_reg_683) & (icmp_ln92_reg_693 == 1'd0))))) begin
        ap_phi_mux_agg_result_p_3_phi_fu_245_p6 = agg_result_p_0_reg_196;
    end else begin
        ap_phi_mux_agg_result_p_3_phi_fu_245_p6 = agg_result_p_3_reg_242;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd0) & (icmp_ln92_reg_693 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 = base_fu_485_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 = base_0_lcssa_i25_reg_184;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_return_0 = ap_phi_mux_agg_result_p_3_phi_fu_245_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_6_phi_fu_210_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_return_2 = ap_phi_mux_agg_result_num16_5_phi_fu_222_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_5_phi_fu_234_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_294_p0 = bitcast_ln111_2_reg_659;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_294_p0 = bitcast_ln111_1_reg_653;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_294_p0 = bitcast_ln111_fu_330_p1;
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_294_p1 = tmp_s_reg_678;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_294_p1 = select_ln117_fu_379_p3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_294_p1 = p_read4;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_301_ce = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_ce;
    end else begin
        grp_fu_301_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_301_opcode = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_301_opcode = 5'd1;
    end else begin
        grp_fu_301_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_301_p0 = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_301_p0 = agg_result_num_0_reg_132;
    end else begin
        grp_fu_301_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_301_p1 = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_grp_fu_301_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_301_p1 = 32'd0;
    end else begin
        grp_fu_301_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln77_fu_363_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln77_fu_363_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_245_fu_369_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'd0 == and_ln77_3_reg_683) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln92_fu_455_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (icmp_ln104_fu_507_p2 == 1'd1) & (icmp_ln92_reg_693 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_523_p2 = (zext_ln104_fu_513_p1 + 3'd1);

assign and_ln77_3_fu_442_p2 = (icmp_ln77_reg_664 & and_ln77_fu_436_p2);

assign and_ln77_fu_436_p2 = (or_ln77_fu_430_p2 & grp_fu_1342_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign base_fu_485_p2 = (sub_ln92_fu_480_p2 + 2'd1);

assign bitcast_ln111_1_fu_345_p1 = trunc_ln111_2_fu_335_p4;

assign bitcast_ln111_2_fu_359_p1 = trunc_ln111_3_fu_349_p4;

assign bitcast_ln111_fu_330_p1 = trunc_ln111_1_fu_320_p4;

assign bitcast_ln77_fu_400_p1 = agg_result_num_0_reg_132;

assign empty_fu_450_p1 = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out[1:0];

assign grp_fu_1342_p_ce = grp_fu_301_ce;

assign grp_fu_1342_p_din0 = grp_fu_301_p0;

assign grp_fu_1342_p_din1 = grp_fu_301_p1;

assign grp_fu_1342_p_opcode = grp_fu_301_opcode;

assign grp_fu_395_p_ce = 1'b1;

assign grp_fu_395_p_din0 = grp_fu_294_p0;

assign grp_fu_395_p_din1 = grp_fu_294_p1;

assign grp_fu_395_p_opcode = 2'd0;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278_ap_start_reg;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_ap_start_reg;

assign grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start = grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264_ap_start_reg;

assign icmp_ln104_8_fu_517_p2 = ((ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_507_p2 = ((base_fu_485_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_10_fu_424_p2 = ((trunc_ln77_fu_414_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_9_fu_418_p2 = ((tmp_231_fu_404_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_363_p2 = ((diff_p == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_455_p2 = ((grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_430_p2 = (icmp_ln77_9_fu_418_p2 | icmp_ln77_10_fu_424_p2);

assign select_ln104_fu_529_p3 = ((icmp_ln104_8_fu_517_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_523_p2);

assign select_ln117_fu_379_p3 = ((trunc_ln117_fu_376_p1[0:0] == 1'b1) ? p_read4 : p_read10);

assign sext_ln100_fu_498_p1 = $signed(xor_ln100_fu_492_p2);

assign sub_ln92_fu_480_p2 = ($signed(2'd2) - $signed(empty_reg_687));

assign tmp_231_fu_404_p4 = {{bitcast_ln77_fu_400_p1[30:23]}};

assign tmp_245_fu_369_p3 = diff_p[32'd1];

assign tmp_fu_502_p2 = ($signed(sext_ln100_fu_498_p1) + $signed(trunc_ln111_reg_641));

assign tmp_s_fu_391_p4 = ($signed(2'd2) - $signed(diff_p));

assign trunc_ln111_1_fu_320_p4 = {{p_read13[63:32]}};

assign trunc_ln111_2_fu_335_p4 = {{p_read13[95:64]}};

assign trunc_ln111_3_fu_349_p4 = {{p_read13[127:96]}};

assign trunc_ln111_fu_316_p1 = p_read13[31:0];

assign trunc_ln117_fu_376_p1 = diff_p[0:0];

assign trunc_ln77_fu_414_p1 = bitcast_ln77_fu_400_p1[22:0];

assign xor_ln100_fu_492_p2 = (sub_ln92_fu_480_p2 ^ 2'd2);

assign xor_ln92_fu_461_p2 = (empty_fu_450_p1 ^ 2'd3);

assign zext_ln104_fu_513_p1 = ap_phi_mux_base_0_lcssa_i25_phi_fu_188_p4;

endmodule //ban_interface_p_sum_1
