#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdcb5822360 .scope module, "ahb_tb" "ahb_tb" 2 22;
 .timescale -9 -12;
v0x60000272f8d0_0 .var "S_HADDR", 31 0;
v0x60000272f960_0 .net "S_HRDATA", 31 0, v0x600002739f80_0;  1 drivers
L_0x7fdcb80887a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000272f9f0_0 .net "S_HREADY", 0 0, L_0x7fdcb80887a0;  1 drivers
L_0x7fdcb80887e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000272fa80_0 .net "S_HRESP", 0 0, L_0x7fdcb80887e8;  1 drivers
v0x60000272fb10_0 .var "S_HWDATA", 31 0;
v0x60000272fba0_0 .var "S_HWRITE", 0 0;
v0x60000272fc30_0 .var/i "ans_data", 31 0;
v0x60000272fcc0_0 .var "clk", 0 0;
v0x60000272fd50_0 .var/i "dm_addr", 31 0;
v0x60000272fde0_0 .var/i "i", 31 0;
v0x60000272fe70_0 .var/i "im_addr", 31 0;
v0x60000272ff00 .array "instr", 2048 0, 31 0;
v0x600002728000_0 .var/i "rf_6_data", 31 0;
v0x600002728090_0 .var "rstn", 0 0;
S_0x7fdcb5837410 .scope task, "ahb_read" "ahb_read" 2 126, 2 126 0, S_0x7fdcb5822360;
 .timescale -9 -12;
v0x600002739830_0 .var "addr", 31 0;
v0x6000027398c0_0 .var "data", 31 0;
TD_ahb_tb.ahb_read ;
    %load/vec4 v0x600002739830_0;
    %assign/vec4 v0x60000272f8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000272fba0_0, 0;
    %delay 10000, 0;
    %load/vec4 v0x60000272f960_0;
    %store/vec4 v0x6000027398c0_0, 0, 32;
    %end;
S_0x7fdcb5835ba0 .scope task, "ahb_write" "ahb_write" 2 115, 2 115 0, S_0x7fdcb5822360;
 .timescale -9 -12;
v0x600002739950_0 .var "addr", 31 0;
v0x6000027399e0_0 .var "data", 31 0;
TD_ahb_tb.ahb_write ;
    %load/vec4 v0x600002739950_0;
    %assign/vec4 v0x60000272f8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000272fba0_0, 0;
    %load/vec4 v0x6000027399e0_0;
    %assign/vec4 v0x60000272fb10_0, 0;
    %delay 10000, 0;
    %end;
S_0x7fdcb582ba40 .scope module, "cpu_ahb_if" "cpu_ahb_if" 2 44, 3 1 0, S_0x7fdcb5822360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESETn";
    .port_info 2 /INPUT 1 "S_HSEL";
    .port_info 3 /INPUT 32 "S_HADDR";
    .port_info 4 /INPUT 3 "S_HBURST";
    .port_info 5 /INPUT 2 "S_HTRANS";
    .port_info 6 /INPUT 3 "S_HSIZE";
    .port_info 7 /INPUT 1 "S_HWRITE";
    .port_info 8 /INPUT 32 "S_HWDATA";
    .port_info 9 /INPUT 4 "S_HPROT";
    .port_info 10 /OUTPUT 1 "S_HREADY";
    .port_info 11 /OUTPUT 32 "S_HRDATA";
    .port_info 12 /OUTPUT 1 "S_HRESP";
v0x60000272eb50_0 .net "HCLK", 0 0, v0x60000272fcc0_0;  1 drivers
v0x60000272ebe0_0 .net "HRESETn", 0 0, v0x600002728090_0;  1 drivers
v0x60000272ec70_0 .net "S_HADDR", 31 0, v0x60000272f8d0_0;  1 drivers
o0x7fdcb80556a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60000272ed00_0 .net "S_HBURST", 2 0, o0x7fdcb80556a8;  0 drivers
o0x7fdcb80556d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x60000272ed90_0 .net "S_HPROT", 3 0, o0x7fdcb80556d8;  0 drivers
v0x60000272ee20_0 .net "S_HRDATA", 31 0, v0x600002739f80_0;  alias, 1 drivers
v0x60000272eeb0_0 .net "S_HREADY", 0 0, L_0x7fdcb80887a0;  alias, 1 drivers
v0x60000272ef40_0 .net "S_HRESP", 0 0, L_0x7fdcb80887e8;  alias, 1 drivers
L_0x7fdcb8088830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000272efd0_0 .net "S_HSEL", 0 0, L_0x7fdcb8088830;  1 drivers
o0x7fdcb8055738 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60000272f060_0 .net "S_HSIZE", 2 0, o0x7fdcb8055738;  0 drivers
o0x7fdcb8055768 .functor BUFZ 2, C4<zz>; HiZ drive
v0x60000272f0f0_0 .net "S_HTRANS", 1 0, o0x7fdcb8055768;  0 drivers
v0x60000272f180_0 .net "S_HWDATA", 31 0, v0x60000272fb10_0;  1 drivers
v0x60000272f210_0 .net "S_HWRITE", 0 0, v0x60000272fba0_0;  1 drivers
v0x60000272f2a0_0 .net "ahb_dm_addr", 10 0, v0x600002739b00_0;  1 drivers
v0x60000272f330_0 .net "ahb_dm_din", 31 0, L_0x600003e36220;  1 drivers
v0x60000272f3c0_0 .net "ahb_dm_dout", 31 0, L_0x60000243ea80;  1 drivers
v0x60000272f450_0 .net "ahb_dm_wen", 0 0, v0x600002739cb0_0;  1 drivers
v0x60000272f4e0_0 .net "ahb_im_addr", 10 0, v0x600002739d40_0;  1 drivers
v0x60000272f570_0 .net "ahb_im_din", 31 0, L_0x600003e361b0;  1 drivers
v0x60000272f600_0 .net "ahb_im_dout", 31 0, L_0x600003e35c00;  1 drivers
v0x60000272f690_0 .net "ahb_im_wen", 0 0, v0x600002739ef0_0;  1 drivers
v0x60000272f720_0 .net "ahb_rf_addr", 4 0, v0x60000273a130_0;  1 drivers
v0x60000272f7b0_0 .net "ahb_rf_data", 31 0, v0x600002730510_0;  1 drivers
v0x60000272f840_0 .net "cpu_rstn", 0 0, v0x60000273a400_0;  1 drivers
S_0x7fdcb583a620 .scope module, "ahb_ctrl" "ahb_ctrl" 3 60, 4 9 0, S_0x7fdcb582ba40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "ahb_we";
    .port_info 3 /INPUT 32 "ahb_write_data";
    .port_info 4 /INPUT 32 "ahb_addr";
    .port_info 5 /OUTPUT 1 "ahb_ready";
    .port_info 6 /OUTPUT 1 "ahb_resp";
    .port_info 7 /OUTPUT 32 "ahb_read_data";
    .port_info 8 /OUTPUT 1 "cpu_rstn";
    .port_info 9 /OUTPUT 5 "ahb_rf_addr";
    .port_info 10 /INPUT 32 "ahb_rf_data";
    .port_info 11 /OUTPUT 11 "ahb_im_addr";
    .port_info 12 /OUTPUT 32 "ahb_im_din";
    .port_info 13 /OUTPUT 1 "ahb_im_wen";
    .port_info 14 /INPUT 32 "ahb_im_dout";
    .port_info 15 /OUTPUT 11 "ahb_dm_addr";
    .port_info 16 /OUTPUT 32 "ahb_dm_din";
    .port_info 17 /OUTPUT 1 "ahb_dm_wen";
    .port_info 18 /INPUT 32 "ahb_dm_dout";
P_0x7fdcb5814390 .param/l "cpu_rstn_addr" 0 4 10, C4<01000000000000001000000000000100>;
P_0x7fdcb58143d0 .param/l "dm_base" 0 4 12, C4<01000000000000000010000000000000>;
P_0x7fdcb5814410 .param/l "im_base" 0 4 11, C4<01000000000000000000000000000000>;
P_0x7fdcb5814450 .param/l "mem_size" 0 4 14, C4<00000000000000000010000000000000>;
P_0x7fdcb5814490 .param/l "rf_base" 0 4 13, C4<01000000000000000100000000000000>;
L_0x600003e361b0 .functor BUFZ 32, v0x60000272fb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e36220 .functor BUFZ 32, v0x60000272fb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002739a70_0 .net "ahb_addr", 31 0, v0x60000272f8d0_0;  alias, 1 drivers
v0x600002739b00_0 .var "ahb_dm_addr", 10 0;
v0x600002739b90_0 .net "ahb_dm_din", 31 0, L_0x600003e36220;  alias, 1 drivers
v0x600002739c20_0 .net "ahb_dm_dout", 31 0, L_0x60000243ea80;  alias, 1 drivers
v0x600002739cb0_0 .var "ahb_dm_wen", 0 0;
v0x600002739d40_0 .var "ahb_im_addr", 10 0;
v0x600002739dd0_0 .net "ahb_im_din", 31 0, L_0x600003e361b0;  alias, 1 drivers
v0x600002739e60_0 .net "ahb_im_dout", 31 0, L_0x600003e35c00;  alias, 1 drivers
v0x600002739ef0_0 .var "ahb_im_wen", 0 0;
v0x600002739f80_0 .var "ahb_read_data", 31 0;
v0x60000273a010_0 .net "ahb_ready", 0 0, L_0x7fdcb80887a0;  alias, 1 drivers
v0x60000273a0a0_0 .net "ahb_resp", 0 0, L_0x7fdcb80887e8;  alias, 1 drivers
v0x60000273a130_0 .var "ahb_rf_addr", 4 0;
v0x60000273a1c0_0 .net "ahb_rf_data", 31 0, v0x600002730510_0;  alias, 1 drivers
v0x60000273a250_0 .net "ahb_we", 0 0, v0x60000272fba0_0;  alias, 1 drivers
v0x60000273a2e0_0 .net "ahb_write_data", 31 0, v0x60000272fb10_0;  alias, 1 drivers
v0x60000273a370_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x60000273a400_0 .var "cpu_rstn", 0 0;
v0x60000273a490_0 .net "rstn", 0 0, v0x600002728090_0;  alias, 1 drivers
E_0x60000001f300 .event anyedge, v0x600002739a70_0, v0x60000273a1c0_0;
E_0x60000001f340 .event anyedge, v0x600002739a70_0, v0x60000273a250_0;
E_0x60000001f380 .event anyedge, v0x600002739a70_0, v0x600002739b00_0;
E_0x60000001f3c0 .event anyedge, v0x600002739a70_0;
E_0x60000001f400/0 .event negedge, v0x60000273a490_0;
E_0x60000001f400/1 .event posedge, v0x60000273a370_0;
E_0x60000001f400 .event/or E_0x60000001f400/0, E_0x60000001f400/1;
E_0x60000001f440/0 .event anyedge, v0x600002739a70_0, v0x600002739e60_0, v0x600002739c20_0, v0x60000273a1c0_0;
E_0x60000001f440/1 .event anyedge, v0x600002739f80_0;
E_0x60000001f440 .event/or E_0x60000001f440/0, E_0x60000001f440/1;
S_0x7fdcb580f4a0 .scope module, "cpu_top" "cpu_top" 3 45, 5 1 0, S_0x7fdcb582ba40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 5 "ahb_rf_addr";
    .port_info 3 /OUTPUT 32 "ahb_rf_data";
    .port_info 4 /INPUT 11 "ahb_im_addr";
    .port_info 5 /INPUT 32 "ahb_im_din";
    .port_info 6 /INPUT 1 "ahb_im_wen";
    .port_info 7 /OUTPUT 32 "ahb_im_dout";
    .port_info 8 /INPUT 11 "ahb_dm_addr";
    .port_info 9 /INPUT 32 "ahb_dm_din";
    .port_info 10 /INPUT 1 "ahb_dm_wen";
    .port_info 11 /OUTPUT 32 "ahb_dm_dout";
v0x60000272ce10_0 .net "ahb_dm_addr", 10 0, v0x600002739b00_0;  alias, 1 drivers
v0x60000272cea0_0 .net "ahb_dm_din", 31 0, L_0x600003e36220;  alias, 1 drivers
v0x60000272cf30_0 .net "ahb_dm_dout", 31 0, L_0x60000243ea80;  alias, 1 drivers
v0x60000272cfc0_0 .net "ahb_dm_wen", 0 0, v0x600002739cb0_0;  alias, 1 drivers
v0x60000272d050_0 .net "ahb_im_addr", 10 0, v0x600002739d40_0;  alias, 1 drivers
v0x60000272d0e0_0 .net "ahb_im_din", 31 0, L_0x600003e361b0;  alias, 1 drivers
v0x60000272d170_0 .net "ahb_im_dout", 31 0, L_0x600003e35c00;  alias, 1 drivers
v0x60000272d200_0 .net "ahb_im_wen", 0 0, v0x600002739ef0_0;  alias, 1 drivers
v0x60000272d290_0 .net "ahb_rf_addr", 4 0, v0x60000273a130_0;  alias, 1 drivers
v0x60000272d320_0 .net "ahb_rf_data", 31 0, v0x600002730510_0;  alias, 1 drivers
v0x60000272d3b0_0 .net "alu_ctrl", 3 0, v0x600002737210_0;  1 drivers
v0x60000272d440_0 .net "alu_out_fp_mw", 31 0, v0x600002733e70_0;  1 drivers
v0x60000272d4d0_0 .net "alu_out_fp_xm", 31 0, v0x600002735830_0;  1 drivers
v0x60000272d560_0 .net "alu_out_mw", 31 0, v0x60000272c000_0;  1 drivers
v0x60000272d5f0_0 .net "alu_out_xm", 31 0, v0x6000027358c0_0;  1 drivers
v0x60000272d680_0 .net "alu_src1", 31 0, v0x6000027372a0_0;  1 drivers
v0x60000272d710_0 .net "alu_src1_fp", 31 0, v0x600002737330_0;  1 drivers
v0x60000272d7a0_0 .net "alu_src2", 31 0, v0x6000027373c0_0;  1 drivers
v0x60000272d830_0 .net "alu_src2_fp", 31 0, v0x600002737450_0;  1 drivers
v0x60000272d8c0_0 .net "branch_addr_xm", 31 0, v0x600002735b90_0;  1 drivers
v0x60000272d950_0 .net "branch_dx", 0 0, v0x6000027374e0_0;  1 drivers
v0x60000272d9e0_0 .net "branch_xm", 0 0, v0x600002735cb0_0;  1 drivers
v0x60000272da70_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x60000272db00_0 .net "fetch_instr", 31 0, v0x600002733060_0;  1 drivers
v0x60000272db90_0 .net "fetch_pc", 31 0, v0x6000027330f0_0;  1 drivers
v0x60000272dc20_0 .net "fp_operation_dx", 0 0, v0x600002737720_0;  1 drivers
v0x60000272dcb0_0 .net "fp_operation_mw", 0 0, v0x60000272c3f0_0;  1 drivers
v0x60000272dd40_0 .net "fp_operation_xm", 0 0, v0x600002735f80_0;  1 drivers
v0x60000272ddd0_0 .net "imm", 15 0, v0x6000027379f0_0;  1 drivers
v0x60000272de60_0 .net "jump_addr_dx", 31 0, v0x600002737b10_0;  1 drivers
v0x60000272def0_0 .net "jump_dx", 0 0, v0x600002737ba0_0;  1 drivers
v0x60000272df80_0 .net "mem_data_dx", 31 0, v0x600002737c30_0;  1 drivers
v0x60000272e010_0 .net "mem_data_fp_dx", 31 0, v0x600002737cc0_0;  1 drivers
v0x60000272e0a0_0 .net "mem_data_fp_xm", 31 0, v0x6000027361c0_0;  1 drivers
v0x60000272e130_0 .net "mem_data_to_reg", 31 0, L_0x60000243eb20;  1 drivers
v0x60000272e1c0_0 .net "mem_data_to_reg_fp", 31 0, L_0x60000243ebc0;  1 drivers
v0x60000272e250_0 .net "mem_data_xm", 31 0, v0x600002736250_0;  1 drivers
v0x60000272e2e0_0 .net "mem_read_dx", 0 0, v0x600002737d50_0;  1 drivers
v0x60000272e370_0 .net "mem_read_xm", 0 0, v0x600002736370_0;  1 drivers
v0x60000272e400_0 .net "mem_to_reg_dx", 0 0, v0x600002737de0_0;  1 drivers
v0x60000272e490_0 .net "mem_to_reg_mw", 0 0, v0x60000272c990_0;  1 drivers
v0x60000272e520_0 .net "mem_to_reg_xm", 0 0, v0x600002736490_0;  1 drivers
v0x60000272e5b0_0 .net "mem_write_dx", 0 0, v0x600002737e70_0;  1 drivers
v0x60000272e640_0 .net "mem_write_xm", 0 0, v0x6000027365b0_0;  1 drivers
v0x60000272e6d0_0 .net "pc_dx", 31 0, v0x600002737f00_0;  1 drivers
v0x60000272e760_0 .net "rd_addr_dx", 4 0, v0x600002730000_0;  1 drivers
v0x60000272e7f0_0 .net "rd_addr_mw", 4 0, v0x60000272cb40_0;  1 drivers
v0x60000272e880_0 .net "rd_addr_xm", 4 0, v0x600002736760_0;  1 drivers
v0x60000272e910_0 .net "reg_write_dx", 0 0, v0x600002730090_0;  1 drivers
v0x60000272e9a0_0 .net "reg_write_mw", 0 0, v0x60000272cc60_0;  1 drivers
v0x60000272ea30_0 .net "reg_write_xm", 0 0, v0x600002736880_0;  1 drivers
v0x60000272eac0_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
S_0x7fdcb580e210 .scope module, "EXE" "ex_pipe" 5 126, 6 1 0, S_0x7fdcb580f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "mem_to_reg_dx";
    .port_info 3 /INPUT 1 "reg_write_dx";
    .port_info 4 /INPUT 1 "mem_read_dx";
    .port_info 5 /INPUT 1 "mem_write_dx";
    .port_info 6 /INPUT 1 "branch_dx";
    .port_info 7 /INPUT 1 "fp_operation_dx";
    .port_info 8 /INPUT 4 "alu_ctrl";
    .port_info 9 /INPUT 32 "pc_dx";
    .port_info 10 /INPUT 32 "alu_src1";
    .port_info 11 /INPUT 32 "alu_src2";
    .port_info 12 /INPUT 32 "alu_src1_fp";
    .port_info 13 /INPUT 32 "alu_src2_fp";
    .port_info 14 /INPUT 16 "imm";
    .port_info 15 /INPUT 5 "rd_addr_dx";
    .port_info 16 /INPUT 32 "mem_data_dx";
    .port_info 17 /INPUT 32 "mem_data_fp_dx";
    .port_info 18 /OUTPUT 1 "mem_to_reg_xm";
    .port_info 19 /OUTPUT 1 "reg_write_xm";
    .port_info 20 /OUTPUT 1 "mem_read_xm";
    .port_info 21 /OUTPUT 1 "mem_write_xm";
    .port_info 22 /OUTPUT 1 "branch_xm";
    .port_info 23 /OUTPUT 32 "alu_out_xm";
    .port_info 24 /OUTPUT 32 "alu_out_fp_xm";
    .port_info 25 /OUTPUT 5 "rd_addr_xm";
    .port_info 26 /OUTPUT 32 "mem_data_xm";
    .port_info 27 /OUTPUT 32 "mem_data_fp_xm";
    .port_info 28 /OUTPUT 32 "branch_addr_xm";
    .port_info 29 /OUTPUT 1 "fp_operation_xm";
v0x6000027357a0_0 .net "alu_ctrl", 3 0, v0x600002737210_0;  alias, 1 drivers
v0x600002735830_0 .var "alu_out_fp_xm", 31 0;
v0x6000027358c0_0 .var "alu_out_xm", 31 0;
v0x600002735950_0 .net "alu_src1", 31 0, v0x6000027372a0_0;  alias, 1 drivers
v0x6000027359e0_0 .net "alu_src1_fp", 31 0, v0x600002737330_0;  alias, 1 drivers
v0x600002735a70_0 .net "alu_src2", 31 0, v0x6000027373c0_0;  alias, 1 drivers
v0x600002735b00_0 .net "alu_src2_fp", 31 0, v0x600002737450_0;  alias, 1 drivers
v0x600002735b90_0 .var "branch_addr_xm", 31 0;
v0x600002735c20_0 .net "branch_dx", 0 0, v0x6000027374e0_0;  alias, 1 drivers
v0x600002735cb0_0 .var "branch_xm", 0 0;
v0x600002735d40_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x600002735dd0_0 .net "fp_add_ans", 31 0, L_0x600003e351f0;  1 drivers
v0x600002735e60_0 .net "fp_mul_ans", 31 0, L_0x600003e35ea0;  1 drivers
v0x600002735ef0_0 .net "fp_operation_dx", 0 0, v0x600002737720_0;  alias, 1 drivers
v0x600002735f80_0 .var "fp_operation_xm", 0 0;
v0x600002736010_0 .net "imm", 15 0, v0x6000027379f0_0;  alias, 1 drivers
v0x6000027360a0_0 .net "mem_data_dx", 31 0, v0x600002737c30_0;  alias, 1 drivers
v0x600002736130_0 .net "mem_data_fp_dx", 31 0, v0x600002737cc0_0;  alias, 1 drivers
v0x6000027361c0_0 .var "mem_data_fp_xm", 31 0;
v0x600002736250_0 .var "mem_data_xm", 31 0;
v0x6000027362e0_0 .net "mem_read_dx", 0 0, v0x600002737d50_0;  alias, 1 drivers
v0x600002736370_0 .var "mem_read_xm", 0 0;
v0x600002736400_0 .net "mem_to_reg_dx", 0 0, v0x600002737de0_0;  alias, 1 drivers
v0x600002736490_0 .var "mem_to_reg_xm", 0 0;
v0x600002736520_0 .net "mem_write_dx", 0 0, v0x600002737e70_0;  alias, 1 drivers
v0x6000027365b0_0 .var "mem_write_xm", 0 0;
v0x600002736640_0 .net "pc_dx", 31 0, v0x600002737f00_0;  alias, 1 drivers
v0x6000027366d0_0 .net "rd_addr_dx", 4 0, v0x600002730000_0;  alias, 1 drivers
v0x600002736760_0 .var "rd_addr_xm", 4 0;
v0x6000027367f0_0 .net "reg_write_dx", 0 0, v0x600002730090_0;  alias, 1 drivers
v0x600002736880_0 .var "reg_write_xm", 0 0;
v0x600002736910_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
E_0x60000001f480/0 .event negedge, v0x60000273a400_0;
E_0x60000001f480/1 .event posedge, v0x60000273a370_0;
E_0x60000001f480 .event/or E_0x60000001f480/0, E_0x60000001f480/1;
S_0x7fdcb580e380 .scope module, "fp_add" "fp_add" 6 143, 7 1 0, S_0x7fdcb580e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_axis_a_tvalid";
    .port_info 1 /INPUT 32 "s_axis_a_tdata";
    .port_info 2 /INPUT 1 "s_axis_b_tvalid";
    .port_info 3 /INPUT 32 "s_axis_b_tdata";
    .port_info 4 /OUTPUT 1 "m_axis_result_tvalid";
    .port_info 5 /OUTPUT 32 "m_axis_result_tdata";
L_0x600003e35340 .functor BUFZ 32, v0x600002737330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e353b0 .functor BUFZ 32, v0x600002737450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e351f0 .functor BUFZ 32, v0x60000273aac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000273a5b0_0 .var "exponent_1", 7 0;
v0x60000273a640_0 .var "exponent_2", 7 0;
v0x60000273a6d0_0 .var "exponent_Ans", 7 0;
v0x60000273a760_0 .var "fraction_1", 66 0;
v0x60000273a7f0_0 .var "fraction_2", 66 0;
v0x60000273a880_0 .var "fraction_Ans", 66 0;
v0x60000273a910_0 .var "guard_bit", 0 0;
v0x60000273a9a0_0 .net "m_axis_result_tdata", 31 0, L_0x600003e351f0;  alias, 1 drivers
o0x7fdcb8050968 .functor BUFZ 1, C4<z>; HiZ drive
v0x60000273aa30_0 .net "m_axis_result_tvalid", 0 0, o0x7fdcb8050968;  0 drivers
v0x60000273aac0_0 .var "out", 31 0;
v0x60000273ab50_0 .var "round_bit", 0 0;
v0x60000273abe0_0 .net "s_axis_a_tdata", 31 0, v0x600002737330_0;  alias, 1 drivers
L_0x7fdcb8088128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000273ac70_0 .net "s_axis_a_tvalid", 0 0, L_0x7fdcb8088128;  1 drivers
v0x60000273ad00_0 .net "s_axis_b_tdata", 31 0, v0x600002737450_0;  alias, 1 drivers
L_0x7fdcb8088170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000273ad90_0 .net "s_axis_b_tvalid", 0 0, L_0x7fdcb8088170;  1 drivers
v0x60000273ae20_0 .var "sign_1", 0 0;
v0x60000273aeb0_0 .var "sign_2", 0 0;
v0x60000273af40_0 .var "sign_Ans", 0 0;
v0x60000273afd0_0 .net "src1", 31 0, L_0x600003e35340;  1 drivers
v0x60000273b060_0 .net "src2", 31 0, L_0x600003e353b0;  1 drivers
v0x60000273b0f0_0 .var "sticky_bit", 0 0;
v0x60000273b180_0 .var "sum", 66 0;
E_0x60000001f4c0/0 .event anyedge, v0x60000273afd0_0, v0x60000273b060_0, v0x60000273a5b0_0, v0x60000273a640_0;
E_0x60000001f4c0/1 .event anyedge, v0x60000273a760_0, v0x60000273aeb0_0, v0x60000273a7f0_0, v0x60000273ae20_0;
E_0x60000001f4c0/2 .event anyedge, v0x60000273a880_0, v0x60000273a6d0_0, v0x60000273a910_0, v0x60000273ab50_0;
E_0x60000001f4c0/3 .event anyedge, v0x60000273b0f0_0, v0x60000273af40_0;
E_0x60000001f4c0 .event/or E_0x60000001f4c0/0, E_0x60000001f4c0/1, E_0x60000001f4c0/2, E_0x60000001f4c0/3;
S_0x7fdcb58119c0 .scope module, "fp_mul" "fp_mul" 6 151, 8 1 0, S_0x7fdcb580e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "s_axis_a_tvalid";
    .port_info 1 /INPUT 32 "s_axis_a_tdata";
    .port_info 2 /INPUT 1 "s_axis_b_tvalid";
    .port_info 3 /INPUT 32 "s_axis_b_tdata";
    .port_info 4 /OUTPUT 1 "m_axis_result_tvalid";
    .port_info 5 /OUTPUT 32 "m_axis_result_tdata";
P_0x60000202d680 .param/l "e" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x60000202d6c0 .param/l "m" 0 8 9, +C4<00000000000000000000000000010111>;
P_0x60000202d700 .param/l "p" 0 8 11, +C4<00000000000000000000000000100000>;
L_0x600003e35a40 .functor BUFZ 32, v0x600002737330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e35ab0 .functor BUFZ 32, v0x600002737450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e35ea0 .functor BUFZ 32, L_0x60000243e9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e34d90 .functor XOR 1, L_0x60000243caa0, L_0x60000243cb40, C4<0>, C4<0>;
L_0x600003e36060 .functor OR 1, L_0x60000243e800, L_0x60000243e8a0, C4<0>, C4<0>;
v0x60000273b2a0_0 .net "Ea", 7 0, L_0x60000243cbe0;  1 drivers
v0x60000273b330_0 .net "Eb", 7 0, L_0x60000243c780;  1 drivers
v0x60000273b3c0_0 .net "Ma", 22 0, L_0x60000243cdc0;  1 drivers
v0x60000273b450_0 .net "Mb", 22 0, L_0x60000243ce60;  1 drivers
v0x60000273b4e0_0 .net "Num1", 31 0, L_0x600003e35a40;  1 drivers
v0x60000273b570_0 .net "Num2", 31 0, L_0x600003e35ab0;  1 drivers
v0x60000273b600_0 .net "Sa", 0 0, L_0x60000243caa0;  1 drivers
v0x60000273b690_0 .net "Sb", 0 0, L_0x60000243cb40;  1 drivers
v0x60000273b720_0 .net "Sum1", 31 0, L_0x60000243dd60;  1 drivers
v0x60000273b7b0_0 .net "Sum2", 31 0, L_0x60000243e080;  1 drivers
L_0x7fdcb80885a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000273b840_0 .net/2u *"_ivl_102", 31 0, L_0x7fdcb80885a8;  1 drivers
v0x60000273b8d0_0 .net *"_ivl_104", 0 0, L_0x60000243e800;  1 drivers
L_0x7fdcb80885f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000273b960_0 .net/2u *"_ivl_106", 31 0, L_0x7fdcb80885f0;  1 drivers
v0x60000273b9f0_0 .net *"_ivl_108", 0 0, L_0x60000243e8a0;  1 drivers
v0x60000273ba80_0 .net *"_ivl_111", 0 0, L_0x600003e36060;  1 drivers
L_0x7fdcb8088638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000273bb10_0 .net/2u *"_ivl_112", 31 0, L_0x7fdcb8088638;  1 drivers
v0x60000273bba0_0 .net *"_ivl_114", 31 0, L_0x60000243e940;  1 drivers
v0x60000273bc30_0 .net *"_ivl_13", 8 0, L_0x60000243c6e0;  1 drivers
L_0x7fdcb80881b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000273bcc0_0 .net/2u *"_ivl_20", 0 0, L_0x7fdcb80881b8;  1 drivers
L_0x7fdcb8088200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000273bd50_0 .net/2u *"_ivl_24", 0 0, L_0x7fdcb8088200;  1 drivers
v0x60000273bde0_0 .net *"_ivl_28", 47 0, L_0x60000243d7c0;  1 drivers
L_0x7fdcb8088248 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000273be70_0 .net *"_ivl_31", 23 0, L_0x7fdcb8088248;  1 drivers
v0x60000273bf00_0 .net *"_ivl_32", 47 0, L_0x60000243c000;  1 drivers
L_0x7fdcb8088290 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002734000_0 .net *"_ivl_35", 23 0, L_0x7fdcb8088290;  1 drivers
v0x600002734090_0 .net *"_ivl_41", 22 0, L_0x60000243dae0;  1 drivers
v0x600002734120_0 .net *"_ivl_42", 31 0, L_0x60000243db80;  1 drivers
L_0x7fdcb80882d8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027341b0_0 .net *"_ivl_45", 8 0, L_0x7fdcb80882d8;  1 drivers
v0x600002734240_0 .net *"_ivl_47", 0 0, L_0x60000243dc20;  1 drivers
v0x6000027342d0_0 .net *"_ivl_48", 31 0, L_0x60000243dcc0;  1 drivers
L_0x7fdcb8088320 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002734360_0 .net *"_ivl_51", 30 0, L_0x7fdcb8088320;  1 drivers
v0x6000027343f0_0 .net *"_ivl_55", 22 0, L_0x60000243de00;  1 drivers
v0x600002734480_0 .net *"_ivl_56", 31 0, L_0x60000243df40;  1 drivers
L_0x7fdcb8088368 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x600002734510_0 .net *"_ivl_59", 8 0, L_0x7fdcb8088368;  1 drivers
v0x6000027345a0_0 .net *"_ivl_61", 0 0, L_0x60000243dfe0;  1 drivers
v0x600002734630_0 .net *"_ivl_62", 31 0, L_0x60000243dea0;  1 drivers
L_0x7fdcb80883b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027346c0_0 .net *"_ivl_65", 30 0, L_0x7fdcb80883b0;  1 drivers
v0x600002734750_0 .net *"_ivl_68", 31 0, L_0x60000243e120;  1 drivers
L_0x7fdcb80883f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000027347e0_0 .net *"_ivl_71", 30 0, L_0x7fdcb80883f8;  1 drivers
L_0x7fdcb8088440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002734870_0 .net/2u *"_ivl_72", 31 0, L_0x7fdcb8088440;  1 drivers
v0x600002734900_0 .net *"_ivl_74", 0 0, L_0x60000243e1c0;  1 drivers
v0x600002734990_0 .net *"_ivl_77", 22 0, L_0x60000243e260;  1 drivers
v0x600002734a20_0 .net *"_ivl_79", 22 0, L_0x60000243e300;  1 drivers
L_0x7fdcb8088488 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x600002734ab0_0 .net/2u *"_ivl_84", 7 0, L_0x7fdcb8088488;  1 drivers
L_0x7fdcb80884d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x600002734b40_0 .net/2u *"_ivl_88", 7 0, L_0x7fdcb80884d0;  1 drivers
v0x600002734bd0_0 .net *"_ivl_92", 31 0, L_0x60000243e620;  1 drivers
L_0x7fdcb8088518 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002734c60_0 .net *"_ivl_95", 30 0, L_0x7fdcb8088518;  1 drivers
L_0x7fdcb8088560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002734cf0_0 .net/2u *"_ivl_96", 31 0, L_0x7fdcb8088560;  1 drivers
v0x600002734d80_0 .net *"_ivl_98", 0 0, L_0x60000243e6c0;  1 drivers
v0x600002734e10_0 .net "diff", 7 0, L_0x60000243e4e0;  1 drivers
v0x600002734ea0_0 .net "exp_out", 7 0, L_0x60000243e760;  1 drivers
v0x600002734f30_0 .net "final", 31 0, L_0x60000243e9e0;  1 drivers
v0x600002734fc0_0 .net "m_axis_result_tdata", 31 0, L_0x600003e35ea0;  alias, 1 drivers
o0x7fdcb80516e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002735050_0 .net "m_axis_result_tvalid", 0 0, o0x7fdcb80516e8;  0 drivers
v0x6000027350e0_0 .net "man_out", 22 0, L_0x60000243e3a0;  1 drivers
v0x600002735170_0 .net "msb", 0 0, L_0x60000243da40;  1 drivers
v0x600002735200_0 .net "s_axis_a_tdata", 31 0, v0x600002737330_0;  alias, 1 drivers
L_0x7fdcb8088680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002735290_0 .net "s_axis_a_tvalid", 0 0, L_0x7fdcb8088680;  1 drivers
v0x600002735320_0 .net "s_axis_b_tdata", 31 0, v0x600002737450_0;  alias, 1 drivers
L_0x7fdcb80886c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000027353b0_0 .net "s_axis_b_tvalid", 0 0, L_0x7fdcb80886c8;  1 drivers
v0x600002735440_0 .net "s_out", 0 0, L_0x600003e34d90;  1 drivers
v0x6000027354d0_0 .net "sum", 7 0, L_0x60000243e440;  1 drivers
v0x600002735560_0 .net "sum1", 7 0, L_0x60000243e580;  1 drivers
v0x6000027355f0_0 .net "temp_Ma", 23 0, L_0x60000243cf00;  1 drivers
v0x600002735680_0 .net "temp_Mb", 23 0, L_0x60000243cfa0;  1 drivers
v0x600002735710_0 .net "temp_prod", 47 0, L_0x60000243d4a0;  1 drivers
L_0x60000243caa0 .part L_0x600003e35a40, 31, 1;
L_0x60000243cb40 .part L_0x600003e35ab0, 31, 1;
L_0x60000243cbe0 .part L_0x600003e35a40, 23, 8;
L_0x60000243c6e0 .part L_0x600003e35ab0, 23, 9;
L_0x60000243c780 .part L_0x60000243c6e0, 0, 8;
L_0x60000243cdc0 .part L_0x600003e35a40, 0, 23;
L_0x60000243ce60 .part L_0x600003e35ab0, 0, 23;
L_0x60000243cf00 .concat [ 23 1 0 0], L_0x60000243cdc0, L_0x7fdcb80881b8;
L_0x60000243cfa0 .concat [ 23 1 0 0], L_0x60000243ce60, L_0x7fdcb8088200;
L_0x60000243d7c0 .concat [ 24 24 0 0], L_0x60000243cf00, L_0x7fdcb8088248;
L_0x60000243c000 .concat [ 24 24 0 0], L_0x60000243cfa0, L_0x7fdcb8088290;
L_0x60000243d4a0 .arith/mult 48, L_0x60000243d7c0, L_0x60000243c000;
L_0x60000243da40 .part L_0x60000243d4a0, 47, 1;
L_0x60000243dae0 .part L_0x60000243d4a0, 23, 23;
L_0x60000243db80 .concat [ 23 9 0 0], L_0x60000243dae0, L_0x7fdcb80882d8;
L_0x60000243dc20 .part L_0x60000243d4a0, 22, 1;
L_0x60000243dcc0 .concat [ 1 31 0 0], L_0x60000243dc20, L_0x7fdcb8088320;
L_0x60000243dd60 .arith/sum 32, L_0x60000243db80, L_0x60000243dcc0;
L_0x60000243de00 .part L_0x60000243d4a0, 24, 23;
L_0x60000243df40 .concat [ 23 9 0 0], L_0x60000243de00, L_0x7fdcb8088368;
L_0x60000243dfe0 .part L_0x60000243d4a0, 23, 1;
L_0x60000243dea0 .concat [ 1 31 0 0], L_0x60000243dfe0, L_0x7fdcb80883b0;
L_0x60000243e080 .arith/sum 32, L_0x60000243df40, L_0x60000243dea0;
L_0x60000243e120 .concat [ 1 31 0 0], L_0x60000243da40, L_0x7fdcb80883f8;
L_0x60000243e1c0 .cmp/eq 32, L_0x60000243e120, L_0x7fdcb8088440;
L_0x60000243e260 .part L_0x60000243dd60, 0, 23;
L_0x60000243e300 .part L_0x60000243e080, 0, 23;
L_0x60000243e3a0 .functor MUXZ 23, L_0x60000243e300, L_0x60000243e260, L_0x60000243e1c0, C4<>;
L_0x60000243e440 .arith/sum 8, L_0x60000243cbe0, L_0x60000243c780;
L_0x60000243e4e0 .arith/sub 8, L_0x60000243e440, L_0x7fdcb8088488;
L_0x60000243e580 .arith/sum 8, L_0x60000243e4e0, L_0x7fdcb80884d0;
L_0x60000243e620 .concat [ 1 31 0 0], L_0x60000243da40, L_0x7fdcb8088518;
L_0x60000243e6c0 .cmp/eq 32, L_0x60000243e620, L_0x7fdcb8088560;
L_0x60000243e760 .functor MUXZ 8, L_0x60000243e580, L_0x60000243e4e0, L_0x60000243e6c0, C4<>;
L_0x60000243e800 .cmp/eq 32, L_0x600003e35a40, L_0x7fdcb80885a8;
L_0x60000243e8a0 .cmp/eq 32, L_0x600003e35ab0, L_0x7fdcb80885f0;
L_0x60000243e940 .concat [ 23 8 1 0], L_0x60000243e3a0, L_0x60000243e760, L_0x600003e34d90;
L_0x60000243e9e0 .functor MUXZ 32, L_0x60000243e940, L_0x7fdcb8088638, L_0x600003e36060, C4<>;
S_0x7fdcb5811b30 .scope module, "ID" "id_pipe" 5 91, 9 1 0, S_0x7fdcb580f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 32 "fetch_pc";
    .port_info 3 /INPUT 32 "fetch_instr";
    .port_info 4 /INPUT 1 "mem_to_reg_mw";
    .port_info 5 /INPUT 1 "reg_write_mw";
    .port_info 6 /INPUT 5 "rd_addr_mw";
    .port_info 7 /INPUT 32 "mem_data_to_reg";
    .port_info 8 /INPUT 32 "mem_data_to_reg_fp";
    .port_info 9 /INPUT 32 "alu_out_mw";
    .port_info 10 /INPUT 32 "alu_out_fp_mw";
    .port_info 11 /INPUT 1 "fp_operation_mw";
    .port_info 12 /OUTPUT 1 "mem_to_reg_dx";
    .port_info 13 /OUTPUT 1 "reg_write_dx";
    .port_info 14 /OUTPUT 1 "mem_read_dx";
    .port_info 15 /OUTPUT 1 "mem_write_dx";
    .port_info 16 /OUTPUT 1 "branch_dx";
    .port_info 17 /OUTPUT 1 "jump_dx";
    .port_info 18 /OUTPUT 4 "alu_ctrl";
    .port_info 19 /OUTPUT 32 "jump_addr_dx";
    .port_info 20 /OUTPUT 32 "pc_dx";
    .port_info 21 /OUTPUT 32 "alu_src1";
    .port_info 22 /OUTPUT 32 "alu_src2";
    .port_info 23 /OUTPUT 32 "alu_src1_fp";
    .port_info 24 /OUTPUT 32 "alu_src2_fp";
    .port_info 25 /OUTPUT 16 "imm";
    .port_info 26 /OUTPUT 5 "rd_addr_dx";
    .port_info 27 /OUTPUT 32 "mem_data";
    .port_info 28 /OUTPUT 32 "mem_data_fp";
    .port_info 29 /OUTPUT 1 "fp_operation_dx";
    .port_info 30 /INPUT 5 "ahb_rf_addr";
    .port_info 31 /OUTPUT 32 "ahb_rf_data";
v0x600002730d80_0 .net "ahb_rf_addr", 4 0, v0x60000273a130_0;  alias, 1 drivers
v0x600002730e10_0 .net "ahb_rf_data", 31 0, v0x600002730510_0;  alias, 1 drivers
v0x600002730ea0_0 .net "alu_ctrl", 3 0, v0x600002737210_0;  alias, 1 drivers
v0x600002730f30_0 .net "alu_out_fp_mw", 31 0, v0x600002733e70_0;  alias, 1 drivers
v0x600002730fc0_0 .net "alu_out_mw", 31 0, v0x60000272c000_0;  alias, 1 drivers
v0x600002731050_0 .net "alu_src1", 31 0, v0x6000027372a0_0;  alias, 1 drivers
v0x6000027310e0_0 .net "alu_src1_fp", 31 0, v0x600002737330_0;  alias, 1 drivers
v0x600002731170_0 .net "alu_src2", 31 0, v0x6000027373c0_0;  alias, 1 drivers
v0x600002731200_0 .net "alu_src2_fp", 31 0, v0x600002737450_0;  alias, 1 drivers
v0x600002731290_0 .net "branch_dx", 0 0, v0x6000027374e0_0;  alias, 1 drivers
v0x600002731320_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x6000027313b0_0 .net "fetch_instr", 31 0, v0x600002733060_0;  alias, 1 drivers
v0x600002731440_0 .net "fetch_pc", 31 0, v0x6000027330f0_0;  alias, 1 drivers
v0x6000027314d0_0 .net "fp_operation_dx", 0 0, v0x600002737720_0;  alias, 1 drivers
v0x600002731560_0 .net "fp_operation_mw", 0 0, v0x60000272c3f0_0;  alias, 1 drivers
v0x6000027315f0_0 .net "fp_rs_addr", 4 0, L_0x60000243c500;  1 drivers
v0x600002731680_0 .net "fp_rs_data", 31 0, v0x600002736d90_0;  1 drivers
v0x600002731710_0 .net "fp_rt_addr", 4 0, L_0x60000243ca00;  1 drivers
v0x6000027317a0_0 .net "fp_rt_data", 31 0, v0x600002736eb0_0;  1 drivers
v0x600002731830_0 .net "imm", 15 0, v0x6000027379f0_0;  alias, 1 drivers
v0x6000027318c0_0 .net "jump_addr_dx", 31 0, v0x600002737b10_0;  alias, 1 drivers
v0x600002731950_0 .net "jump_dx", 0 0, v0x600002737ba0_0;  alias, 1 drivers
v0x6000027319e0_0 .net "mem_data", 31 0, v0x600002737c30_0;  alias, 1 drivers
v0x600002731a70_0 .net "mem_data_fp", 31 0, v0x600002737cc0_0;  alias, 1 drivers
v0x600002731b00_0 .net "mem_data_to_reg", 31 0, L_0x60000243eb20;  alias, 1 drivers
v0x600002731b90_0 .net "mem_data_to_reg_fp", 31 0, L_0x60000243ebc0;  alias, 1 drivers
v0x600002731c20_0 .net "mem_read_dx", 0 0, v0x600002737d50_0;  alias, 1 drivers
v0x600002731cb0_0 .net "mem_to_reg_dx", 0 0, v0x600002737de0_0;  alias, 1 drivers
v0x600002731d40_0 .net "mem_to_reg_mw", 0 0, v0x60000272c990_0;  alias, 1 drivers
v0x600002731dd0_0 .net "mem_write_dx", 0 0, v0x600002737e70_0;  alias, 1 drivers
v0x600002731e60_0 .net "pc_dx", 31 0, v0x600002737f00_0;  alias, 1 drivers
v0x600002731ef0_0 .net "rd_addr_dx", 4 0, v0x600002730000_0;  alias, 1 drivers
v0x600002731f80_0 .net "rd_addr_mw", 4 0, v0x60000272cb40_0;  alias, 1 drivers
v0x600002732010_0 .net "reg_write_dx", 0 0, v0x600002730090_0;  alias, 1 drivers
v0x6000027320a0_0 .net "reg_write_mw", 0 0, v0x60000272cc60_0;  alias, 1 drivers
v0x600002732130_0 .net "rs_addr", 4 0, L_0x60000243c3c0;  1 drivers
v0x6000027321c0_0 .net "rs_data", 31 0, v0x600002730b40_0;  1 drivers
v0x600002732250_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
v0x6000027322e0_0 .net "rt_addr", 4 0, L_0x60000243c460;  1 drivers
v0x600002732370_0 .net "rt_data", 31 0, v0x600002730cf0_0;  1 drivers
S_0x7fdcb5808620 .scope module, "fp_rf" "fp_rf" 9 102, 10 3 0, S_0x7fdcb5811b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 5 "fp_rs_addr";
    .port_info 3 /OUTPUT 32 "fp_rs_data";
    .port_info 4 /INPUT 5 "fp_rt_addr";
    .port_info 5 /OUTPUT 32 "fp_rt_data";
    .port_info 6 /INPUT 5 "fp_rd_addr";
    .port_info 7 /OUTPUT 32 "fp_rd_data";
    .port_info 8 /INPUT 1 "fp_operation_mw";
    .port_info 9 /INPUT 1 "reg_write_mw";
    .port_info 10 /INPUT 1 "mem_to_reg_mw";
    .port_info 11 /INPUT 32 "mem_data_to_reg_fp";
    .port_info 12 /INPUT 32 "alu_out_fp_mw";
v0x6000027369a0 .array "REG_F", 31 0, 31 0;
v0x600002736a30_0 .net "alu_out_fp_mw", 31 0, v0x600002733e70_0;  alias, 1 drivers
v0x600002736ac0_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x600002736b50_0 .net "fp_operation_mw", 0 0, v0x60000272c3f0_0;  alias, 1 drivers
v0x600002736be0_0 .net "fp_rd_addr", 4 0, v0x60000272cb40_0;  alias, 1 drivers
v0x600002736c70_0 .var "fp_rd_data", 31 0;
v0x600002736d00_0 .net "fp_rs_addr", 4 0, L_0x60000243c500;  alias, 1 drivers
v0x600002736d90_0 .var "fp_rs_data", 31 0;
v0x600002736e20_0 .net "fp_rt_addr", 4 0, L_0x60000243ca00;  alias, 1 drivers
v0x600002736eb0_0 .var "fp_rt_data", 31 0;
v0x600002736f40_0 .var "i", 5 0;
v0x600002736fd0_0 .net "mem_data_to_reg_fp", 31 0, L_0x60000243ebc0;  alias, 1 drivers
v0x600002737060_0 .net "mem_to_reg_mw", 0 0, v0x60000272c990_0;  alias, 1 drivers
v0x6000027370f0_0 .net "reg_write_mw", 0 0, v0x60000272cc60_0;  alias, 1 drivers
v0x600002737180_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
v0x6000027369a0_0 .array/port v0x6000027369a0, 0;
v0x6000027369a0_1 .array/port v0x6000027369a0, 1;
v0x6000027369a0_2 .array/port v0x6000027369a0, 2;
E_0x60000001f5c0/0 .event anyedge, v0x600002736e20_0, v0x6000027369a0_0, v0x6000027369a0_1, v0x6000027369a0_2;
v0x6000027369a0_3 .array/port v0x6000027369a0, 3;
v0x6000027369a0_4 .array/port v0x6000027369a0, 4;
v0x6000027369a0_5 .array/port v0x6000027369a0, 5;
v0x6000027369a0_6 .array/port v0x6000027369a0, 6;
E_0x60000001f5c0/1 .event anyedge, v0x6000027369a0_3, v0x6000027369a0_4, v0x6000027369a0_5, v0x6000027369a0_6;
v0x6000027369a0_7 .array/port v0x6000027369a0, 7;
v0x6000027369a0_8 .array/port v0x6000027369a0, 8;
v0x6000027369a0_9 .array/port v0x6000027369a0, 9;
v0x6000027369a0_10 .array/port v0x6000027369a0, 10;
E_0x60000001f5c0/2 .event anyedge, v0x6000027369a0_7, v0x6000027369a0_8, v0x6000027369a0_9, v0x6000027369a0_10;
v0x6000027369a0_11 .array/port v0x6000027369a0, 11;
v0x6000027369a0_12 .array/port v0x6000027369a0, 12;
v0x6000027369a0_13 .array/port v0x6000027369a0, 13;
v0x6000027369a0_14 .array/port v0x6000027369a0, 14;
E_0x60000001f5c0/3 .event anyedge, v0x6000027369a0_11, v0x6000027369a0_12, v0x6000027369a0_13, v0x6000027369a0_14;
v0x6000027369a0_15 .array/port v0x6000027369a0, 15;
v0x6000027369a0_16 .array/port v0x6000027369a0, 16;
v0x6000027369a0_17 .array/port v0x6000027369a0, 17;
v0x6000027369a0_18 .array/port v0x6000027369a0, 18;
E_0x60000001f5c0/4 .event anyedge, v0x6000027369a0_15, v0x6000027369a0_16, v0x6000027369a0_17, v0x6000027369a0_18;
v0x6000027369a0_19 .array/port v0x6000027369a0, 19;
v0x6000027369a0_20 .array/port v0x6000027369a0, 20;
v0x6000027369a0_21 .array/port v0x6000027369a0, 21;
v0x6000027369a0_22 .array/port v0x6000027369a0, 22;
E_0x60000001f5c0/5 .event anyedge, v0x6000027369a0_19, v0x6000027369a0_20, v0x6000027369a0_21, v0x6000027369a0_22;
v0x6000027369a0_23 .array/port v0x6000027369a0, 23;
v0x6000027369a0_24 .array/port v0x6000027369a0, 24;
v0x6000027369a0_25 .array/port v0x6000027369a0, 25;
v0x6000027369a0_26 .array/port v0x6000027369a0, 26;
E_0x60000001f5c0/6 .event anyedge, v0x6000027369a0_23, v0x6000027369a0_24, v0x6000027369a0_25, v0x6000027369a0_26;
v0x6000027369a0_27 .array/port v0x6000027369a0, 27;
v0x6000027369a0_28 .array/port v0x6000027369a0, 28;
v0x6000027369a0_29 .array/port v0x6000027369a0, 29;
v0x6000027369a0_30 .array/port v0x6000027369a0, 30;
E_0x60000001f5c0/7 .event anyedge, v0x6000027369a0_27, v0x6000027369a0_28, v0x6000027369a0_29, v0x6000027369a0_30;
v0x6000027369a0_31 .array/port v0x6000027369a0, 31;
E_0x60000001f5c0/8 .event anyedge, v0x6000027369a0_31;
E_0x60000001f5c0 .event/or E_0x60000001f5c0/0, E_0x60000001f5c0/1, E_0x60000001f5c0/2, E_0x60000001f5c0/3, E_0x60000001f5c0/4, E_0x60000001f5c0/5, E_0x60000001f5c0/6, E_0x60000001f5c0/7, E_0x60000001f5c0/8;
E_0x60000001f680/0 .event anyedge, v0x600002736d00_0, v0x6000027369a0_0, v0x6000027369a0_1, v0x6000027369a0_2;
E_0x60000001f680/1 .event anyedge, v0x6000027369a0_3, v0x6000027369a0_4, v0x6000027369a0_5, v0x6000027369a0_6;
E_0x60000001f680/2 .event anyedge, v0x6000027369a0_7, v0x6000027369a0_8, v0x6000027369a0_9, v0x6000027369a0_10;
E_0x60000001f680/3 .event anyedge, v0x6000027369a0_11, v0x6000027369a0_12, v0x6000027369a0_13, v0x6000027369a0_14;
E_0x60000001f680/4 .event anyedge, v0x6000027369a0_15, v0x6000027369a0_16, v0x6000027369a0_17, v0x6000027369a0_18;
E_0x60000001f680/5 .event anyedge, v0x6000027369a0_19, v0x6000027369a0_20, v0x6000027369a0_21, v0x6000027369a0_22;
E_0x60000001f680/6 .event anyedge, v0x6000027369a0_23, v0x6000027369a0_24, v0x6000027369a0_25, v0x6000027369a0_26;
E_0x60000001f680/7 .event anyedge, v0x6000027369a0_27, v0x6000027369a0_28, v0x6000027369a0_29, v0x6000027369a0_30;
E_0x60000001f680/8 .event anyedge, v0x6000027369a0_31;
E_0x60000001f680 .event/or E_0x60000001f680/0, E_0x60000001f680/1, E_0x60000001f680/2, E_0x60000001f680/3, E_0x60000001f680/4, E_0x60000001f680/5, E_0x60000001f680/6, E_0x60000001f680/7, E_0x60000001f680/8;
S_0x7fdcb580cd90 .scope module, "id_dcu" "id_dcu" 9 118, 11 1 0, S_0x7fdcb5811b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 5 "rs_addr";
    .port_info 3 /INPUT 32 "rs_data";
    .port_info 4 /OUTPUT 5 "rt_addr";
    .port_info 5 /INPUT 32 "rt_data";
    .port_info 6 /OUTPUT 5 "fp_rs_addr";
    .port_info 7 /INPUT 32 "fp_rs_data";
    .port_info 8 /OUTPUT 5 "fp_rt_addr";
    .port_info 9 /INPUT 32 "fp_rt_data";
    .port_info 10 /INPUT 32 "fetch_pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 1 "fp_operation_dx";
    .port_info 13 /OUTPUT 1 "mem_to_reg_dx";
    .port_info 14 /OUTPUT 1 "reg_write_dx";
    .port_info 15 /OUTPUT 1 "mem_read_dx";
    .port_info 16 /OUTPUT 1 "mem_write_dx";
    .port_info 17 /OUTPUT 1 "branch_dx";
    .port_info 18 /OUTPUT 1 "jump_dx";
    .port_info 19 /OUTPUT 4 "alu_ctrl";
    .port_info 20 /OUTPUT 32 "jump_addr_dx";
    .port_info 21 /OUTPUT 32 "pc_dx";
    .port_info 22 /OUTPUT 32 "alu_src1";
    .port_info 23 /OUTPUT 32 "alu_src2";
    .port_info 24 /OUTPUT 32 "alu_src1_fp";
    .port_info 25 /OUTPUT 32 "alu_src2_fp";
    .port_info 26 /OUTPUT 16 "imm";
    .port_info 27 /OUTPUT 5 "rd_addr_dx";
    .port_info 28 /OUTPUT 32 "mem_data";
    .port_info 29 /OUTPUT 32 "mem_data_fp";
P_0x7fdcb6011e00 .param/l "ADD" 0 11 3, C4<100000>;
P_0x7fdcb6011e40 .param/l "ADDI" 0 11 8, C4<001000>;
P_0x7fdcb6011e80 .param/l "ADD_S" 0 11 17, C4<000000>;
P_0x7fdcb6011ec0 .param/l "AND" 0 11 5, C4<100100>;
P_0x7fdcb6011f00 .param/l "BEQ" 0 11 11, C4<000100>;
P_0x7fdcb6011f40 .param/l "BNE" 0 11 12, C4<000101>;
P_0x7fdcb6011f80 .param/l "F_R_TYPE" 0 11 16, C4<010001>;
P_0x7fdcb6011fc0 .param/l "J" 0 11 13, C4<000010>;
P_0x7fdcb6012000 .param/l "LW" 0 11 9, C4<100011>;
P_0x7fdcb6012040 .param/l "LWC1" 0 11 14, C4<110001>;
P_0x7fdcb6012080 .param/l "MUL" 0 11 20, C4<000010>;
P_0x7fdcb60120c0 .param/l "MUL_S" 0 11 18, C4<000010>;
P_0x7fdcb6012100 .param/l "OR" 0 11 6, C4<100101>;
P_0x7fdcb6012140 .param/l "R_TYPE" 0 11 2, C4<000000>;
P_0x7fdcb6012180 .param/l "SLT" 0 11 7, C4<101010>;
P_0x7fdcb60121c0 .param/l "SPECIAL2" 0 11 19, C4<011100>;
P_0x7fdcb6012200 .param/l "SUB" 0 11 4, C4<100010>;
P_0x7fdcb6012240 .param/l "SW" 0 11 10, C4<101011>;
P_0x7fdcb6012280 .param/l "SWC1" 0 11 15, C4<111001>;
v0x600002737210_0 .var "alu_ctrl", 3 0;
v0x6000027372a0_0 .var "alu_src1", 31 0;
v0x600002737330_0 .var "alu_src1_fp", 31 0;
v0x6000027373c0_0 .var "alu_src2", 31 0;
v0x600002737450_0 .var "alu_src2_fp", 31 0;
v0x6000027374e0_0 .var "branch_dx", 0 0;
v0x600002737570_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x600002737600_0 .net "fetch_pc", 31 0, v0x6000027330f0_0;  alias, 1 drivers
v0x600002737690_0 .var "fp_ls", 0 0;
v0x600002737720_0 .var "fp_operation_dx", 0 0;
v0x6000027377b0_0 .net "fp_rs_addr", 4 0, L_0x60000243c500;  alias, 1 drivers
v0x600002737840_0 .net "fp_rs_data", 31 0, v0x600002736d90_0;  alias, 1 drivers
v0x6000027378d0_0 .net "fp_rt_addr", 4 0, L_0x60000243ca00;  alias, 1 drivers
v0x600002737960_0 .net "fp_rt_data", 31 0, v0x600002736eb0_0;  alias, 1 drivers
v0x6000027379f0_0 .var "imm", 15 0;
v0x600002737a80_0 .net "instr", 31 0, v0x600002733060_0;  alias, 1 drivers
v0x600002737b10_0 .var "jump_addr_dx", 31 0;
v0x600002737ba0_0 .var "jump_dx", 0 0;
v0x600002737c30_0 .var "mem_data", 31 0;
v0x600002737cc0_0 .var "mem_data_fp", 31 0;
v0x600002737d50_0 .var "mem_read_dx", 0 0;
v0x600002737de0_0 .var "mem_to_reg_dx", 0 0;
v0x600002737e70_0 .var "mem_write_dx", 0 0;
v0x600002737f00_0 .var "pc_dx", 31 0;
v0x600002730000_0 .var "rd_addr_dx", 4 0;
v0x600002730090_0 .var "reg_write_dx", 0 0;
v0x600002730120_0 .net "rs_addr", 4 0, L_0x60000243c3c0;  alias, 1 drivers
v0x6000027301b0_0 .net "rs_data", 31 0, v0x600002730b40_0;  alias, 1 drivers
v0x600002730240_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
v0x6000027302d0_0 .net "rt_addr", 4 0, L_0x60000243c460;  alias, 1 drivers
v0x600002730360_0 .net "rt_data", 31 0, v0x600002730cf0_0;  alias, 1 drivers
E_0x60000001fc00 .event anyedge, v0x600002737a80_0;
L_0x60000243c3c0 .part v0x600002733060_0, 21, 5;
L_0x60000243c460 .part v0x600002733060_0, 16, 5;
L_0x60000243c500 .part v0x600002733060_0, 11, 5;
L_0x60000243ca00 .part v0x600002733060_0, 16, 5;
S_0x7fdcb580cf00 .scope module, "rf" "rf" 9 84, 12 1 0, S_0x7fdcb5811b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 5 "rs_addr";
    .port_info 3 /OUTPUT 32 "rs_data";
    .port_info 4 /INPUT 5 "rt_addr";
    .port_info 5 /OUTPUT 32 "rt_data";
    .port_info 6 /INPUT 5 "rd_addr";
    .port_info 7 /OUTPUT 32 "rd_data";
    .port_info 8 /INPUT 1 "reg_write_mw";
    .port_info 9 /INPUT 1 "mem_to_reg_mw";
    .port_info 10 /INPUT 32 "mem_data_to_reg";
    .port_info 11 /INPUT 32 "alu_out_mw";
    .port_info 12 /INPUT 1 "fp_operation_mw";
    .port_info 13 /INPUT 5 "ahb_rf_addr";
    .port_info 14 /OUTPUT 32 "ahb_rf_data";
v0x6000027303f0 .array "REG_I", 31 0, 31 0;
v0x600002730480_0 .net "ahb_rf_addr", 4 0, v0x60000273a130_0;  alias, 1 drivers
v0x600002730510_0 .var "ahb_rf_data", 31 0;
v0x6000027305a0_0 .net "alu_out_mw", 31 0, v0x60000272c000_0;  alias, 1 drivers
v0x600002730630_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x6000027306c0_0 .net "fp_operation_mw", 0 0, v0x60000272c3f0_0;  alias, 1 drivers
v0x600002730750_0 .var "i", 5 0;
v0x6000027307e0_0 .net "mem_data_to_reg", 31 0, L_0x60000243eb20;  alias, 1 drivers
v0x600002730870_0 .net "mem_to_reg_mw", 0 0, v0x60000272c990_0;  alias, 1 drivers
v0x600002730900_0 .net "rd_addr", 4 0, v0x60000272cb40_0;  alias, 1 drivers
v0x600002730990_0 .var "rd_data", 31 0;
v0x600002730a20_0 .net "reg_write_mw", 0 0, v0x60000272cc60_0;  alias, 1 drivers
v0x600002730ab0_0 .net "rs_addr", 4 0, L_0x60000243c3c0;  alias, 1 drivers
v0x600002730b40_0 .var "rs_data", 31 0;
v0x600002730bd0_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
v0x600002730c60_0 .net "rt_addr", 4 0, L_0x60000243c460;  alias, 1 drivers
v0x600002730cf0_0 .var "rt_data", 31 0;
v0x6000027303f0_0 .array/port v0x6000027303f0, 0;
v0x6000027303f0_1 .array/port v0x6000027303f0, 1;
v0x6000027303f0_2 .array/port v0x6000027303f0, 2;
E_0x60000001fc40/0 .event anyedge, v0x6000027302d0_0, v0x6000027303f0_0, v0x6000027303f0_1, v0x6000027303f0_2;
v0x6000027303f0_3 .array/port v0x6000027303f0, 3;
v0x6000027303f0_4 .array/port v0x6000027303f0, 4;
v0x6000027303f0_5 .array/port v0x6000027303f0, 5;
v0x6000027303f0_6 .array/port v0x6000027303f0, 6;
E_0x60000001fc40/1 .event anyedge, v0x6000027303f0_3, v0x6000027303f0_4, v0x6000027303f0_5, v0x6000027303f0_6;
v0x6000027303f0_7 .array/port v0x6000027303f0, 7;
v0x6000027303f0_8 .array/port v0x6000027303f0, 8;
v0x6000027303f0_9 .array/port v0x6000027303f0, 9;
v0x6000027303f0_10 .array/port v0x6000027303f0, 10;
E_0x60000001fc40/2 .event anyedge, v0x6000027303f0_7, v0x6000027303f0_8, v0x6000027303f0_9, v0x6000027303f0_10;
v0x6000027303f0_11 .array/port v0x6000027303f0, 11;
v0x6000027303f0_12 .array/port v0x6000027303f0, 12;
v0x6000027303f0_13 .array/port v0x6000027303f0, 13;
v0x6000027303f0_14 .array/port v0x6000027303f0, 14;
E_0x60000001fc40/3 .event anyedge, v0x6000027303f0_11, v0x6000027303f0_12, v0x6000027303f0_13, v0x6000027303f0_14;
v0x6000027303f0_15 .array/port v0x6000027303f0, 15;
v0x6000027303f0_16 .array/port v0x6000027303f0, 16;
v0x6000027303f0_17 .array/port v0x6000027303f0, 17;
v0x6000027303f0_18 .array/port v0x6000027303f0, 18;
E_0x60000001fc40/4 .event anyedge, v0x6000027303f0_15, v0x6000027303f0_16, v0x6000027303f0_17, v0x6000027303f0_18;
v0x6000027303f0_19 .array/port v0x6000027303f0, 19;
v0x6000027303f0_20 .array/port v0x6000027303f0, 20;
v0x6000027303f0_21 .array/port v0x6000027303f0, 21;
v0x6000027303f0_22 .array/port v0x6000027303f0, 22;
E_0x60000001fc40/5 .event anyedge, v0x6000027303f0_19, v0x6000027303f0_20, v0x6000027303f0_21, v0x6000027303f0_22;
v0x6000027303f0_23 .array/port v0x6000027303f0, 23;
v0x6000027303f0_24 .array/port v0x6000027303f0, 24;
v0x6000027303f0_25 .array/port v0x6000027303f0, 25;
v0x6000027303f0_26 .array/port v0x6000027303f0, 26;
E_0x60000001fc40/6 .event anyedge, v0x6000027303f0_23, v0x6000027303f0_24, v0x6000027303f0_25, v0x6000027303f0_26;
v0x6000027303f0_27 .array/port v0x6000027303f0, 27;
v0x6000027303f0_28 .array/port v0x6000027303f0, 28;
v0x6000027303f0_29 .array/port v0x6000027303f0, 29;
v0x6000027303f0_30 .array/port v0x6000027303f0, 30;
E_0x60000001fc40/7 .event anyedge, v0x6000027303f0_27, v0x6000027303f0_28, v0x6000027303f0_29, v0x6000027303f0_30;
v0x6000027303f0_31 .array/port v0x6000027303f0, 31;
E_0x60000001fc40/8 .event anyedge, v0x6000027303f0_31;
E_0x60000001fc40 .event/or E_0x60000001fc40/0, E_0x60000001fc40/1, E_0x60000001fc40/2, E_0x60000001fc40/3, E_0x60000001fc40/4, E_0x60000001fc40/5, E_0x60000001fc40/6, E_0x60000001fc40/7, E_0x60000001fc40/8;
E_0x60000001fc80/0 .event anyedge, v0x600002730120_0, v0x6000027303f0_0, v0x6000027303f0_1, v0x6000027303f0_2;
E_0x60000001fc80/1 .event anyedge, v0x6000027303f0_3, v0x6000027303f0_4, v0x6000027303f0_5, v0x6000027303f0_6;
E_0x60000001fc80/2 .event anyedge, v0x6000027303f0_7, v0x6000027303f0_8, v0x6000027303f0_9, v0x6000027303f0_10;
E_0x60000001fc80/3 .event anyedge, v0x6000027303f0_11, v0x6000027303f0_12, v0x6000027303f0_13, v0x6000027303f0_14;
E_0x60000001fc80/4 .event anyedge, v0x6000027303f0_15, v0x6000027303f0_16, v0x6000027303f0_17, v0x6000027303f0_18;
E_0x60000001fc80/5 .event anyedge, v0x6000027303f0_19, v0x6000027303f0_20, v0x6000027303f0_21, v0x6000027303f0_22;
E_0x60000001fc80/6 .event anyedge, v0x6000027303f0_23, v0x6000027303f0_24, v0x6000027303f0_25, v0x6000027303f0_26;
E_0x60000001fc80/7 .event anyedge, v0x6000027303f0_27, v0x6000027303f0_28, v0x6000027303f0_29, v0x6000027303f0_30;
E_0x60000001fc80/8 .event anyedge, v0x6000027303f0_31;
E_0x60000001fc80 .event/or E_0x60000001fc80/0, E_0x60000001fc80/1, E_0x60000001fc80/2, E_0x60000001fc80/3, E_0x60000001fc80/4, E_0x60000001fc80/5, E_0x60000001fc80/6, E_0x60000001fc80/7, E_0x60000001fc80/8;
S_0x7fdcb5804530 .scope module, "IF" "if_pipe" 5 76, 13 1 0, S_0x7fdcb580f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "jump_dx";
    .port_info 3 /INPUT 1 "branch_xm";
    .port_info 4 /INPUT 32 "jump_addr";
    .port_info 5 /INPUT 32 "branch_addr_xm";
    .port_info 6 /OUTPUT 32 "fetch_pc";
    .port_info 7 /OUTPUT 32 "fetch_instr";
    .port_info 8 /INPUT 11 "ahb_im_addr";
    .port_info 9 /INPUT 32 "ahb_im_din";
    .port_info 10 /INPUT 1 "ahb_im_wen";
    .port_info 11 /OUTPUT 32 "ahb_im_dout";
L_0x600003e35c00 .functor BUFZ 32, L_0x600003e34fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdcb8088008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000027329a0_0 .net/2u *"_ivl_0", 1 0, L_0x7fdcb8088008;  1 drivers
L_0x7fdcb8088098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002732a30_0 .net/2u *"_ivl_12", 0 0, L_0x7fdcb8088098;  1 drivers
v0x600002732ac0_0 .net *"_ivl_3", 8 0, L_0x60000243d220;  1 drivers
v0x600002732b50_0 .net *"_ivl_4", 10 0, L_0x60000243d400;  1 drivers
L_0x7fdcb8088050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002732be0_0 .net/2u *"_ivl_8", 31 0, L_0x7fdcb8088050;  1 drivers
v0x600002732c70_0 .net "ahb_im_addr", 10 0, v0x600002739d40_0;  alias, 1 drivers
v0x600002732d00_0 .net "ahb_im_din", 31 0, L_0x600003e361b0;  alias, 1 drivers
v0x600002732d90_0 .net "ahb_im_dout", 31 0, L_0x600003e35c00;  alias, 1 drivers
v0x600002732e20_0 .net "ahb_im_wen", 0 0, v0x600002739ef0_0;  alias, 1 drivers
v0x600002732eb0_0 .net "branch_addr_xm", 31 0, v0x600002735b90_0;  alias, 1 drivers
v0x600002732f40_0 .net "branch_xm", 0 0, v0x600002735cb0_0;  alias, 1 drivers
v0x600002732fd0_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x600002733060_0 .var "fetch_instr", 31 0;
v0x6000027330f0_0 .var "fetch_pc", 31 0;
v0x600002733180_0 .net "instr_mem_addr", 10 0, L_0x60000243d180;  1 drivers
v0x600002733210_0 .net "instr_mem_din", 31 0, L_0x60000243c1e0;  1 drivers
v0x6000027332a0_0 .net "instr_mem_dout", 31 0, L_0x600003e34fc0;  1 drivers
v0x600002733330_0 .net "instr_mem_we", 0 0, L_0x60000243c280;  1 drivers
v0x6000027333c0_0 .net "jump_addr", 31 0, v0x600002737b10_0;  alias, 1 drivers
v0x600002733450_0 .net "jump_dx", 0 0, v0x600002737ba0_0;  alias, 1 drivers
v0x6000027334e0_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
E_0x600000018280 .event anyedge, v0x60000273a400_0, v0x600002732760_0;
L_0x60000243d220 .part v0x6000027330f0_0, 2, 9;
L_0x60000243d400 .concat [ 9 2 0 0], L_0x60000243d220, L_0x7fdcb8088008;
L_0x60000243d180 .functor MUXZ 11, v0x600002739d40_0, L_0x60000243d400, v0x60000273a400_0, C4<>;
L_0x60000243c1e0 .functor MUXZ 32, L_0x600003e361b0, L_0x7fdcb8088050, v0x60000273a400_0, C4<>;
L_0x60000243c280 .functor MUXZ 1, v0x600002739ef0_0, L_0x7fdcb8088098, v0x60000273a400_0, C4<>;
S_0x7fdcb58051d0 .scope module, "instr_mem" "sram" 13 61, 14 1 0, S_0x7fdcb5804530;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /OUTPUT 32 "douta";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /OUTPUT 32 "addr_out";
L_0x600003e34fc0 .functor BUFZ 32, L_0x60000243c320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e35030 .functor BUFZ 32, v0x600002732520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002732400_0 .net *"_ivl_0", 31 0, L_0x60000243c320;  1 drivers
v0x600002732490_0 .net "addr_out", 31 0, L_0x600003e35030;  1 drivers
v0x600002732520_0 .var "addr_reg", 31 0;
v0x6000027325b0_0 .net "addra", 10 0, L_0x60000243d180;  alias, 1 drivers
v0x600002732640_0 .net "clka", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x6000027326d0_0 .net "dina", 31 0, L_0x60000243c1e0;  alias, 1 drivers
v0x600002732760_0 .net "douta", 31 0, L_0x600003e34fc0;  alias, 1 drivers
L_0x7fdcb80880e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000027327f0_0 .net "ena", 0 0, L_0x7fdcb80880e0;  1 drivers
v0x600002732880 .array "mem", 2047 0, 31 0;
v0x600002732910_0 .net "wea", 0 0, L_0x60000243c280;  alias, 1 drivers
E_0x600000018300 .event posedge, v0x60000273a370_0;
L_0x60000243c320 .array/port v0x600002732880, v0x600002732520_0;
S_0x7fdcb58395b0 .scope module, "MEM" "mem_pipe" 5 159, 15 1 0, S_0x7fdcb580f4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "mem_to_reg_xm";
    .port_info 3 /INPUT 1 "reg_write_xm";
    .port_info 4 /INPUT 1 "mem_read_xm";
    .port_info 5 /INPUT 1 "mem_write_xm";
    .port_info 6 /INPUT 32 "alu_out_xm";
    .port_info 7 /INPUT 32 "alu_out_fp_xm";
    .port_info 8 /INPUT 5 "rd_addr_xm";
    .port_info 9 /INPUT 32 "mem_data_xm";
    .port_info 10 /INPUT 32 "mem_data_fp_xm";
    .port_info 11 /INPUT 1 "fp_operation_xm";
    .port_info 12 /OUTPUT 1 "mem_to_reg_mw";
    .port_info 13 /OUTPUT 1 "reg_write_mw";
    .port_info 14 /OUTPUT 32 "alu_out_mw";
    .port_info 15 /OUTPUT 32 "alu_out_fp_mw";
    .port_info 16 /OUTPUT 32 "mem_data_to_reg";
    .port_info 17 /OUTPUT 32 "mem_data_to_reg_fp";
    .port_info 18 /OUTPUT 5 "rd_addr_mw";
    .port_info 19 /OUTPUT 1 "fp_operation_mw";
    .port_info 20 /INPUT 11 "ahb_dm_addr";
    .port_info 21 /INPUT 32 "ahb_dm_din";
    .port_info 22 /INPUT 1 "ahb_dm_wen";
    .port_info 23 /OUTPUT 32 "ahb_dm_dout";
L_0x7fdcb8088710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002733b10_0 .net/2u *"_ivl_0", 31 0, L_0x7fdcb8088710;  1 drivers
v0x600002733ba0_0 .net "ahb_dm_addr", 10 0, v0x600002739b00_0;  alias, 1 drivers
v0x600002733c30_0 .net "ahb_dm_din", 31 0, L_0x600003e36220;  alias, 1 drivers
v0x600002733cc0_0 .net "ahb_dm_dout", 31 0, L_0x60000243ea80;  alias, 1 drivers
v0x600002733d50_0 .net "ahb_dm_wen", 0 0, v0x600002739cb0_0;  alias, 1 drivers
v0x600002733de0_0 .var "ahb_dm_wen_reg", 0 0;
v0x600002733e70_0 .var "alu_out_fp_mw", 31 0;
v0x600002733f00_0 .net "alu_out_fp_xm", 31 0, v0x600002735830_0;  alias, 1 drivers
v0x60000272c000_0 .var "alu_out_mw", 31 0;
v0x60000272c090_0 .net "alu_out_xm", 31 0, v0x6000027358c0_0;  alias, 1 drivers
v0x60000272c120_0 .net "clk", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x60000272c1b0_0 .var "data_mem_addr", 10 0;
v0x60000272c240_0 .var "data_mem_din", 31 0;
v0x60000272c2d0_0 .net "data_mem_dout", 31 0, L_0x600003e360d0;  1 drivers
v0x60000272c360_0 .var "data_mem_we", 0 0;
v0x60000272c3f0_0 .var "fp_operation_mw", 0 0;
v0x60000272c480_0 .net "fp_operation_xm", 0 0, v0x600002735f80_0;  alias, 1 drivers
v0x60000272c510_0 .net "mem_data_fp_xm", 31 0, v0x6000027361c0_0;  alias, 1 drivers
v0x60000272c5a0_0 .net "mem_data_to_reg", 31 0, L_0x60000243eb20;  alias, 1 drivers
v0x60000272c630_0 .net "mem_data_to_reg_fp", 31 0, L_0x60000243ebc0;  alias, 1 drivers
v0x60000272c6c0_0 .var "mem_data_to_reg_fp_tmp", 31 0;
v0x60000272c750_0 .var "mem_data_to_reg_tmp", 31 0;
v0x60000272c7e0_0 .net "mem_data_xm", 31 0, v0x600002736250_0;  alias, 1 drivers
v0x60000272c870_0 .var "mem_read_mw", 0 0;
v0x60000272c900_0 .net "mem_read_xm", 0 0, v0x600002736370_0;  alias, 1 drivers
v0x60000272c990_0 .var "mem_to_reg_mw", 0 0;
v0x60000272ca20_0 .net "mem_to_reg_xm", 0 0, v0x600002736490_0;  alias, 1 drivers
v0x60000272cab0_0 .net "mem_write_xm", 0 0, v0x6000027365b0_0;  alias, 1 drivers
v0x60000272cb40_0 .var "rd_addr_mw", 4 0;
v0x60000272cbd0_0 .net "rd_addr_xm", 4 0, v0x600002736760_0;  alias, 1 drivers
v0x60000272cc60_0 .var "reg_write_mw", 0 0;
v0x60000272ccf0_0 .net "reg_write_xm", 0 0, v0x600002736880_0;  alias, 1 drivers
v0x60000272cd80_0 .net "rstn", 0 0, v0x60000273a400_0;  alias, 1 drivers
E_0x600000018440/0 .event anyedge, v0x60000273a400_0, v0x600002735f80_0, v0x6000027358c0_0, v0x600002736250_0;
E_0x600000018440/1 .event anyedge, v0x600002735830_0, v0x6000027361c0_0, v0x6000027365b0_0, v0x600002739b00_0;
E_0x600000018440/2 .event anyedge, v0x600002739b90_0, v0x600002739cb0_0;
E_0x600000018440 .event/or E_0x600000018440/0, E_0x600000018440/1, E_0x600000018440/2;
L_0x60000243ea80 .functor MUXZ 32, L_0x600003e360d0, L_0x7fdcb8088710, v0x600002733de0_0, C4<>;
L_0x60000243eb20 .functor MUXZ 32, v0x60000272c750_0, L_0x600003e360d0, v0x60000272c870_0, C4<>;
L_0x60000243ebc0 .functor MUXZ 32, v0x60000272c6c0_0, L_0x600003e360d0, v0x60000272c870_0, C4<>;
S_0x7fdcb5839720 .scope module, "data_mem" "sram" 15 116, 14 1 0, S_0x7fdcb58395b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "addra";
    .port_info 1 /INPUT 1 "clka";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /OUTPUT 32 "douta";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /OUTPUT 32 "addr_out";
L_0x600003e360d0 .functor BUFZ 32, L_0x60000243ec60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003e36140 .functor BUFZ 32, v0x600002733690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002733570_0 .net *"_ivl_0", 31 0, L_0x60000243ec60;  1 drivers
v0x600002733600_0 .net "addr_out", 31 0, L_0x600003e36140;  1 drivers
v0x600002733690_0 .var "addr_reg", 31 0;
v0x600002733720_0 .net "addra", 10 0, v0x60000272c1b0_0;  1 drivers
v0x6000027337b0_0 .net "clka", 0 0, v0x60000272fcc0_0;  alias, 1 drivers
v0x600002733840_0 .net "dina", 31 0, v0x60000272c240_0;  1 drivers
v0x6000027338d0_0 .net "douta", 31 0, L_0x600003e360d0;  alias, 1 drivers
L_0x7fdcb8088758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002733960_0 .net "ena", 0 0, L_0x7fdcb8088758;  1 drivers
v0x6000027339f0 .array "mem", 2047 0, 31 0;
v0x600002733a80_0 .net "wea", 0 0, v0x60000272c360_0;  1 drivers
L_0x60000243ec60 .array/port v0x6000027339f0, v0x600002733690_0;
S_0x7fdcb582c700 .scope task, "memory_dump" "memory_dump" 2 137, 2 137 0, S_0x7fdcb5822360;
 .timescale -9 -12;
TD_ahb_tb.memory_dump ;
    %vpi_call 2 139 "$display", "R00-R07: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v0x6000027303f0, 0>, &A<v0x6000027303f0, 1>, &A<v0x6000027303f0, 2>, &A<v0x6000027303f0, 3>, &A<v0x6000027303f0, 4>, &A<v0x6000027303f0, 5>, &A<v0x6000027303f0, 6>, &A<v0x6000027303f0, 7> {0 0 0};
    %vpi_call 2 140 "$display", "R08-R15: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v0x6000027303f0, 8>, &A<v0x6000027303f0, 9>, &A<v0x6000027303f0, 10>, &A<v0x6000027303f0, 11>, &A<v0x6000027303f0, 12>, &A<v0x6000027303f0, 13>, &A<v0x6000027303f0, 14>, &A<v0x6000027303f0, 15> {0 0 0};
    %vpi_call 2 141 "$display", "R16-R23: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v0x6000027303f0, 16>, &A<v0x6000027303f0, 17>, &A<v0x6000027303f0, 18>, &A<v0x6000027303f0, 19>, &A<v0x6000027303f0, 20>, &A<v0x6000027303f0, 21>, &A<v0x6000027303f0, 22>, &A<v0x6000027303f0, 23> {0 0 0};
    %vpi_call 2 142 "$display", "R24-R31: %08x %08x %08x %08x %08x %08x %08x %08x\012", &A<v0x6000027303f0, 24>, &A<v0x6000027303f0, 25>, &A<v0x6000027303f0, 26>, &A<v0x6000027303f0, 27>, &A<v0x6000027303f0, 28>, &A<v0x6000027303f0, 29>, &A<v0x6000027303f0, 30>, &A<v0x6000027303f0, 31> {0 0 0};
    %vpi_call 2 144 "$display", "F00-F07: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v0x6000027369a0, 0>, &A<v0x6000027369a0, 1>, &A<v0x6000027369a0, 2>, &A<v0x6000027369a0, 3>, &A<v0x6000027369a0, 4>, &A<v0x6000027369a0, 5>, &A<v0x6000027369a0, 6>, &A<v0x6000027369a0, 7> {0 0 0};
    %vpi_call 2 145 "$display", "F08-F15: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v0x6000027369a0, 8>, &A<v0x6000027369a0, 9>, &A<v0x6000027369a0, 10>, &A<v0x6000027369a0, 11>, &A<v0x6000027369a0, 12>, &A<v0x6000027369a0, 13>, &A<v0x6000027369a0, 14>, &A<v0x6000027369a0, 15> {0 0 0};
    %vpi_call 2 146 "$display", "F16-F23: %08x %08x %08x %08x %08x %08x %08x %08x", &A<v0x6000027369a0, 16>, &A<v0x6000027369a0, 17>, &A<v0x6000027369a0, 18>, &A<v0x6000027369a0, 19>, &A<v0x6000027369a0, 20>, &A<v0x6000027369a0, 21>, &A<v0x6000027369a0, 22>, &A<v0x6000027369a0, 23> {0 0 0};
    %vpi_call 2 147 "$display", "F24-F31: %08x %08x %08x %08x %08x %08x %08x %08x\012", &A<v0x6000027369a0, 24>, &A<v0x6000027369a0, 25>, &A<v0x6000027369a0, 26>, &A<v0x6000027369a0, 27>, &A<v0x6000027369a0, 28>, &A<v0x6000027369a0, 29>, &A<v0x6000027369a0, 30>, &A<v0x6000027369a0, 31> {0 0 0};
    %vpi_call 2 149 "$display", "%04d   : %08x %08x %08x %08x %08x %08x %08x %08x", 32'b00000000000000000000011111101000, &A<v0x6000027339f0, 2024>, &A<v0x6000027339f0, 2025>, &A<v0x6000027339f0, 2026>, &A<v0x6000027339f0, 2027>, &A<v0x6000027339f0, 2028>, &A<v0x6000027339f0, 2029>, &A<v0x6000027339f0, 2030>, &A<v0x6000027339f0, 2031> {0 0 0};
    %vpi_call 2 150 "$display", "%04d   : %08x %08x %08x %08x %08x %08x %08x %08x", 32'b00000000000000000000011111110000, &A<v0x6000027339f0, 2032>, &A<v0x6000027339f0, 2033>, &A<v0x6000027339f0, 2034>, &A<v0x6000027339f0, 2035>, &A<v0x6000027339f0, 2036>, &A<v0x6000027339f0, 2037>, &A<v0x6000027339f0, 2038>, &A<v0x6000027339f0, 2039> {0 0 0};
    %vpi_call 2 151 "$display", "%04d   : %08x %08x %08x %08x %08x %08x %08x %08x\012\012", 32'b00000000000000000000011111111000, &A<v0x6000027339f0, 2040>, &A<v0x6000027339f0, 2041>, &A<v0x6000027339f0, 2042>, &A<v0x6000027339f0, 2043>, &A<v0x6000027339f0, 2044>, &A<v0x6000027339f0, 2045>, &A<v0x6000027339f0, 2046>, &A<v0x6000027339f0, 2047> {0 0 0};
    %end;
    .scope S_0x7fdcb58051d0;
T_3 ;
    %wait E_0x600000018300;
    %load/vec4 v0x600002732910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6000027326d0_0;
    %load/vec4 v0x6000027325b0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002732880, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000027325b0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x600002732880, 4;
    %load/vec4 v0x6000027325b0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002732880, 0, 4;
T_3.1 ;
    %load/vec4 v0x6000027327f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6000027325b0_0;
    %pad/u 32;
    %assign/vec4 v0x600002732520_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600002732520_0;
    %assign/vec4 v0x600002732520_0, 0;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdcb5804530;
T_4 ;
    %wait E_0x600000018280;
    %load/vec4 v0x6000027334e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002733060_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000027332a0_0;
    %assign/vec4 v0x600002733060_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdcb5804530;
T_5 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x6000027334e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027330f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002732f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x600002732eb0_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x600002733450_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x6000027333c0_0;
    %jmp/1 T_5.5, 9;
T_5.4 ; End of true expr.
    %load/vec4 v0x6000027330f0_0;
    %addi 4, 0, 32;
    %jmp/0 T_5.5, 9;
 ; End of false expr.
    %blend;
T_5.5;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %assign/vec4 v0x6000027330f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdcb580cf00;
T_6 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002730bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002730510_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002730480_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027303f0, 4;
    %assign/vec4 v0x600002730510_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdcb580cf00;
T_7 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002730bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600002730750_0, 0, 6;
T_7.2 ;
    %load/vec4 v0x600002730750_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002730750_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027303f0, 0, 4;
    %load/vec4 v0x600002730750_0;
    %addi 1, 0, 6;
    %store/vec4 v0x600002730750_0, 0, 6;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002730a20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v0x6000027306c0_0;
    %nor/r;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x600002730900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x600002730870_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x6000027307e0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x6000027305a0_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %load/vec4 v0x600002730900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027303f0, 0, 4;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x600002730900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027303f0, 4;
    %load/vec4 v0x600002730900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027303f0, 0, 4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdcb580cf00;
T_8 ;
    %wait E_0x60000001fc80;
    %load/vec4 v0x600002730ab0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027303f0, 4;
    %store/vec4 v0x600002730b40_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdcb580cf00;
T_9 ;
    %wait E_0x60000001fc40;
    %load/vec4 v0x600002730c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027303f0, 4;
    %store/vec4 v0x600002730cf0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdcb5808620;
T_10 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002737180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x600002736f40_0, 0, 6;
T_10.2 ;
    %load/vec4 v0x600002736f40_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002736f40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027369a0, 0, 4;
    %load/vec4 v0x600002736f40_0;
    %addi 1, 0, 6;
    %store/vec4 v0x600002736f40_0, 0, 6;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000027370f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.7, 10;
    %load/vec4 v0x600002736b50_0;
    %and;
T_10.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x600002736be0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002737060_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x600002736fd0_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x600002736a30_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %load/vec4 v0x600002736be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027369a0, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x600002736be0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027369a0, 4;
    %load/vec4 v0x600002736be0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027369a0, 0, 4;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdcb5808620;
T_11 ;
    %wait E_0x60000001f680;
    %load/vec4 v0x600002736d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027369a0, 4;
    %store/vec4 v0x600002736d90_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fdcb5808620;
T_12 ;
    %wait E_0x60000001f5c0;
    %load/vec4 v0x600002736e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6000027369a0, 4;
    %store/vec4 v0x600002736eb0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fdcb580cd90;
T_13 ;
    %wait E_0x60000001fc00;
    %load/vec4 v0x600002737a80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737690_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737690_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737690_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fdcb580cd90;
T_14 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002730240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027372a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002737330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002737c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002737cc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027379f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002737f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002737b10_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000027301b0_0;
    %assign/vec4 v0x6000027372a0_0, 0;
    %load/vec4 v0x600002737690_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x6000027301b0_0;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x600002737840_0;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x600002737330_0, 0;
    %load/vec4 v0x600002730360_0;
    %assign/vec4 v0x600002737c30_0, 0;
    %load/vec4 v0x600002737960_0;
    %assign/vec4 v0x600002737cc0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x6000027379f0_0, 0;
    %load/vec4 v0x600002737600_0;
    %assign/vec4 v0x600002737f00_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0x600002737ba0_0, 0;
    %load/vec4 v0x600002737600_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x600002737a80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x600002737b10_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdcb580cd90;
T_15 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002730240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027373c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002737450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %load/vec4 v0x600002737450_0;
    %assign/vec4 v0x600002737450_0, 0;
    %load/vec4 v0x600002730000_0;
    %assign/vec4 v0x600002730000_0, 0;
    %load/vec4 v0x600002737de0_0;
    %assign/vec4 v0x600002737de0_0, 0;
    %load/vec4 v0x600002730090_0;
    %assign/vec4 v0x600002730090_0, 0;
    %load/vec4 v0x600002737d50_0;
    %assign/vec4 v0x600002737d50_0, 0;
    %load/vec4 v0x600002737e70_0;
    %assign/vec4 v0x600002737e70_0, 0;
    %load/vec4 v0x6000027374e0_0;
    %assign/vec4 v0x6000027374e0_0, 0;
    %load/vec4 v0x600002737210_0;
    %assign/vec4 v0x600002737210_0, 0;
    %load/vec4 v0x600002737720_0;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.2 ;
    %load/vec4 v0x600002730360_0;
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %jmp T_15.20;
T_15.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.20;
T_15.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.20;
T_15.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.3 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %jmp T_15.22;
T_15.21 ;
    %jmp T_15.22;
T_15.22 ;
    %pop/vec4 1;
    %jmp T_15.14;
T_15.4 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600002737a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.5 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600002737a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.6 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600002737a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.7 ;
    %load/vec4 v0x600002730360_0;
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.8 ;
    %load/vec4 v0x600002730360_0;
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.9 ;
    %load/vec4 v0x600002730360_0;
    %assign/vec4 v0x6000027373c0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.10 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600002737a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002737450_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.11 ;
    %load/vec4 v0x600002737a80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x600002737a80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002737450_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.12 ;
    %load/vec4 v0x600002737960_0;
    %assign/vec4 v0x600002737450_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0x600002730000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002730090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002737e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027374e0_0, 0;
    %load/vec4 v0x600002737a80_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %jmp T_15.25;
T_15.23 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.25;
T_15.24 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002737210_0, 0;
    %jmp T_15.25;
T_15.25 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002737720_0, 0;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdcb580e380;
T_16 ;
    %wait E_0x60000001f4c0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x60000273afd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 42;
    %store/vec4 v0x60000273a760_0, 0, 67;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x60000273b060_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 42;
    %store/vec4 v0x60000273a7f0_0, 0, 67;
    %load/vec4 v0x60000273afd0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x60000273a5b0_0, 0, 8;
    %load/vec4 v0x60000273b060_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x60000273a640_0, 0, 8;
    %load/vec4 v0x60000273afd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x60000273ae20_0, 0, 1;
    %load/vec4 v0x60000273b060_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x60000273aeb0_0, 0, 1;
    %load/vec4 v0x60000273a5b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000273a5b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273a760_0, 4, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273a760_0, 4, 1;
T_16.1 ;
    %load/vec4 v0x60000273a640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x60000273a640_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273a7f0_0, 4, 1;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273a7f0_0, 4, 1;
T_16.3 ;
    %load/vec4 v0x60000273a5b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.6, 4;
    %load/vec4 v0x60000273a760_0;
    %pushi/vec4 0, 0, 67;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000273aeb0_0;
    %store/vec4 v0x60000273af40_0, 0, 1;
    %load/vec4 v0x60000273a640_0;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
    %load/vec4 v0x60000273a7f0_0;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x60000273a640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.9, 4;
    %load/vec4 v0x60000273a7f0_0;
    %pushi/vec4 0, 0, 67;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x60000273ae20_0;
    %store/vec4 v0x60000273af40_0, 0, 1;
    %load/vec4 v0x60000273a5b0_0;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
    %load/vec4 v0x60000273a760_0;
    %store/vec4 v0x60000273a880_0, 0, 67;
T_16.7 ;
T_16.5 ;
    %load/vec4 v0x60000273a640_0;
    %load/vec4 v0x60000273a5b0_0;
    %cmp/u;
    %jmp/0xz  T_16.10, 5;
    %load/vec4 v0x60000273a7f0_0;
    %load/vec4 v0x60000273a5b0_0;
    %load/vec4 v0x60000273a640_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x60000273a7f0_0, 0, 67;
    %load/vec4 v0x60000273a5b0_0;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x60000273a5b0_0;
    %load/vec4 v0x60000273a640_0;
    %cmp/u;
    %jmp/0xz  T_16.12, 5;
    %load/vec4 v0x60000273a760_0;
    %load/vec4 v0x60000273a640_0;
    %load/vec4 v0x60000273a5b0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x60000273a760_0, 0, 67;
    %load/vec4 v0x60000273a640_0;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x60000273a5b0_0;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
T_16.13 ;
T_16.11 ;
    %load/vec4 v0x60000273ae20_0;
    %load/vec4 v0x60000273aeb0_0;
    %cmp/e;
    %jmp/0xz  T_16.14, 4;
    %load/vec4 v0x60000273a760_0;
    %load/vec4 v0x60000273a7f0_0;
    %add;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %load/vec4 v0x60000273ae20_0;
    %store/vec4 v0x60000273af40_0, 0, 1;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x60000273a7f0_0;
    %load/vec4 v0x60000273a760_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.16, 5;
    %load/vec4 v0x60000273a760_0;
    %load/vec4 v0x60000273a7f0_0;
    %sub;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %load/vec4 v0x60000273ae20_0;
    %store/vec4 v0x60000273af40_0, 0, 1;
    %jmp T_16.17;
T_16.16 ;
    %load/vec4 v0x60000273a7f0_0;
    %load/vec4 v0x60000273a760_0;
    %sub;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %load/vec4 v0x60000273aeb0_0;
    %store/vec4 v0x60000273af40_0, 0, 1;
T_16.17 ;
T_16.15 ;
    %load/vec4 v0x60000273a880_0;
    %store/vec4 v0x60000273b180_0, 0, 67;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 66, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.18, 8;
    %load/vec4 v0x60000273a880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %load/vec4 v0x60000273a6d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
T_16.18 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 66, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %load/vec4 v0x60000273a880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %load/vec4 v0x60000273a6d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
T_16.20 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 65, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 65, 8;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.24, 4;
T_16.26 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 65, 8;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.28, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000273a880_0;
    %parti/s 23, 42, 7;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_16.28;
    %flag_set/vec4 8;
    %jmp/0xz T_16.27, 8;
    %load/vec4 v0x60000273a880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x60000273a880_0, 0, 67;
    %load/vec4 v0x60000273a6d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x60000273a6d0_0, 0, 8;
    %jmp T_16.26;
T_16.27 ;
T_16.24 ;
T_16.23 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 41, 7;
    %store/vec4 v0x60000273a910_0, 0, 1;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 40, 7;
    %store/vec4 v0x60000273ab50_0, 0, 1;
    %load/vec4 v0x60000273a880_0;
    %parti/s 40, 0, 2;
    %cmpi/u 0, 0, 40;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.29, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000273b0f0_0, 0, 1;
    %jmp T_16.30;
T_16.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000273b0f0_0, 0, 1;
T_16.30 ;
    %load/vec4 v0x60000273a910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.33, 9;
    %load/vec4 v0x60000273a880_0;
    %parti/s 1, 42, 7;
    %load/vec4 v0x60000273ab50_0;
    %or;
    %load/vec4 v0x60000273b0f0_0;
    %or;
    %and;
T_16.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.31, 8;
    %load/vec4 v0x60000273a880_0;
    %pushi/vec4 2147483648, 0, 56;
    %concati/vec4 0, 0, 11;
    %add;
    %store/vec4 v0x60000273a880_0, 0, 67;
T_16.31 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 23, 42, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273aac0_0, 4, 23;
    %load/vec4 v0x60000273a6d0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273aac0_0, 4, 8;
    %load/vec4 v0x60000273af40_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273aac0_0, 4, 1;
    %load/vec4 v0x60000273a880_0;
    %cmpi/e 0, 0, 67;
    %jmp/0xz  T_16.34, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000273aac0_0, 0, 32;
T_16.34 ;
    %load/vec4 v0x60000273a6d0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_16.36, 4;
    %pushi/vec4 0, 0, 67;
    %store/vec4 v0x60000273a880_0, 0, 67;
T_16.36 ;
    %load/vec4 v0x60000273a880_0;
    %parti/s 23, 42, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000273aac0_0, 4, 23;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdcb580e210;
T_17 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002736910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002736490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002736880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002736370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027365b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002736760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002736250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002735cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002735b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002735f80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002736400_0;
    %assign/vec4 v0x600002736490_0, 0;
    %load/vec4 v0x6000027367f0_0;
    %assign/vec4 v0x600002736880_0, 0;
    %load/vec4 v0x6000027362e0_0;
    %assign/vec4 v0x600002736370_0, 0;
    %load/vec4 v0x600002736520_0;
    %assign/vec4 v0x6000027365b0_0, 0;
    %load/vec4 v0x6000027366d0_0;
    %assign/vec4 v0x600002736760_0, 0;
    %load/vec4 v0x6000027360a0_0;
    %assign/vec4 v0x600002736250_0, 0;
    %load/vec4 v0x600002736130_0;
    %assign/vec4 v0x6000027361c0_0, 0;
    %load/vec4 v0x6000027357a0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.5, 4;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x600002735c20_0;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x6000027357a0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.9, 4;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_17.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.8, 10;
    %load/vec4 v0x600002735c20_0;
    %and;
T_17.8;
    %flag_set/vec4 9;
    %jmp/0 T_17.6, 9;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_17.7, 9;
T_17.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_17.7, 9;
 ; End of false expr.
    %blend;
T_17.7;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %assign/vec4 v0x600002735cb0_0, 0;
    %load/vec4 v0x600002736640_0;
    %pad/u 33;
    %load/vec4 v0x600002736010_0;
    %parti/s 1, 15, 5;
    %replicate 15;
    %load/vec4 v0x600002736010_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0x600002735b90_0, 0;
    %load/vec4 v0x600002735ef0_0;
    %assign/vec4 v0x600002735f80_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fdcb580e210;
T_18 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002736910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000027357a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %load/vec4 v0x6000027358c0_0;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.8;
T_18.2 ;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %and;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.8;
T_18.3 ;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %or;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.8;
T_18.4 ;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %add;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.8;
T_18.5 ;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %sub;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v0x600002735950_0;
    %load/vec4 v0x600002735a70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.10, 8;
T_18.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.10, 8;
 ; End of false expr.
    %blend;
T_18.10;
    %assign/vec4 v0x6000027358c0_0, 0;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fdcb580e210;
T_19 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x600002736910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002735830_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000027357a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %load/vec4 v0x600002735830_0;
    %assign/vec4 v0x600002735830_0, 0;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x6000027359e0_0;
    %load/vec4 v0x600002735b00_0;
    %add;
    %assign/vec4 v0x600002735830_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x600002735dd0_0;
    %assign/vec4 v0x600002735830_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x600002735e60_0;
    %assign/vec4 v0x600002735830_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fdcb5839720;
T_20 ;
    %wait E_0x600000018300;
    %load/vec4 v0x600002733a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x600002733840_0;
    %load/vec4 v0x600002733720_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027339f0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002733720_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x6000027339f0, 4;
    %load/vec4 v0x600002733720_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027339f0, 0, 4;
T_20.1 ;
    %load/vec4 v0x600002733960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002733720_0;
    %pad/u 32;
    %assign/vec4 v0x600002733690_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x600002733690_0;
    %assign/vec4 v0x600002733690_0, 0;
T_20.3 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fdcb58395b0;
T_21 ;
    %wait E_0x600000018300;
    %load/vec4 v0x600002733d50_0;
    %assign/vec4 v0x600002733de0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fdcb58395b0;
T_22 ;
    %wait E_0x600000018440;
    %load/vec4 v0x60000272cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x60000272c480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x60000272c090_0;
    %parti/s 11, 2, 3;
    %assign/vec4 v0x60000272c1b0_0, 0;
    %load/vec4 v0x60000272c7e0_0;
    %assign/vec4 v0x60000272c240_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x600002733f00_0;
    %parti/s 11, 2, 3;
    %assign/vec4 v0x60000272c1b0_0, 0;
    %load/vec4 v0x60000272c510_0;
    %assign/vec4 v0x60000272c240_0, 0;
T_22.3 ;
    %load/vec4 v0x60000272cab0_0;
    %assign/vec4 v0x60000272c360_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002733ba0_0;
    %assign/vec4 v0x60000272c1b0_0, 0;
    %load/vec4 v0x600002733c30_0;
    %assign/vec4 v0x60000272c240_0, 0;
    %load/vec4 v0x600002733d50_0;
    %assign/vec4 v0x60000272c360_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fdcb58395b0;
T_23 ;
    %wait E_0x60000001f480;
    %load/vec4 v0x60000272cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000272c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000272cc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000272c750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000272c6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000272c000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002733e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000272cb40_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60000272ca20_0;
    %assign/vec4 v0x60000272c990_0, 0;
    %load/vec4 v0x60000272ccf0_0;
    %assign/vec4 v0x60000272cc60_0, 0;
    %load/vec4 v0x60000272c900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v0x60000272c480_0;
    %nor/r;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0 T_23.2, 8;
    %load/vec4 v0x60000272c2d0_0;
    %jmp/1 T_23.3, 8;
T_23.2 ; End of true expr.
    %load/vec4 v0x60000272c5a0_0;
    %jmp/0 T_23.3, 8;
 ; End of false expr.
    %blend;
T_23.3;
    %assign/vec4 v0x60000272c750_0, 0;
    %load/vec4 v0x60000272c900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.7, 9;
    %load/vec4 v0x60000272c480_0;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0 T_23.5, 8;
    %load/vec4 v0x60000272c2d0_0;
    %jmp/1 T_23.6, 8;
T_23.5 ; End of true expr.
    %load/vec4 v0x60000272c630_0;
    %jmp/0 T_23.6, 8;
 ; End of false expr.
    %blend;
T_23.6;
    %assign/vec4 v0x60000272c6c0_0, 0;
    %load/vec4 v0x60000272c090_0;
    %assign/vec4 v0x60000272c000_0, 0;
    %load/vec4 v0x600002733f00_0;
    %assign/vec4 v0x600002733e70_0, 0;
    %load/vec4 v0x60000272cbd0_0;
    %assign/vec4 v0x60000272cb40_0, 0;
    %load/vec4 v0x60000272c480_0;
    %assign/vec4 v0x60000272c3f0_0, 0;
    %load/vec4 v0x60000272c900_0;
    %assign/vec4 v0x60000272c870_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fdcb583a620;
T_24 ;
    %wait E_0x60000001f440;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073741824, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.2, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073750016, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x600002739e60_0;
    %assign/vec4 v0x600002739f80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073750016, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.5, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758208, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.3, 8;
    %load/vec4 v0x600002739c20_0;
    %assign/vec4 v0x600002739f80_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758208, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_24.8, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758336, 0, 32;
    %flag_get/vec4 5;
    %and;
T_24.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x60000273a1c0_0;
    %assign/vec4 v0x600002739f80_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600002739f80_0;
    %assign/vec4 v0x600002739f80_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fdcb583a620;
T_25 ;
    %wait E_0x60000001f400;
    %load/vec4 v0x60000273a490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000273a400_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002739a70_0;
    %cmpi/e 1073774596, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_25.4, 4;
    %load/vec4 v0x60000273a250_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000273a2e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000273a400_0, 0;
    %jmp T_25.6;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000273a400_0, 0;
T_25.6 ;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x60000273a400_0;
    %assign/vec4 v0x60000273a400_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fdcb583a620;
T_26 ;
    %wait E_0x60000001f3c0;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073741824, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_26.2, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073750016, 0, 32;
    %flag_get/vec4 5;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x600002739a70_0;
    %parti/s 11, 2, 3;
    %assign/vec4 v0x600002739d40_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fdcb583a620;
T_27 ;
    %wait E_0x60000001f340;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073741824, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_27.3, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073750016, 0, 32;
    %flag_get/vec4 5;
    %and;
T_27.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x60000273a250_0;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002739ef0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002739ef0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fdcb583a620;
T_28 ;
    %wait E_0x60000001f380;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073750016, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_28.2, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758208, 0, 32;
    %flag_get/vec4 5;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x600002739a70_0;
    %parti/s 11, 2, 3;
    %assign/vec4 v0x600002739b00_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002739b00_0;
    %assign/vec4 v0x600002739b00_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fdcb583a620;
T_29 ;
    %wait E_0x60000001f340;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073750016, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_29.3, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758208, 0, 32;
    %flag_get/vec4 5;
    %and;
T_29.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x60000273a250_0;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002739cb0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002739cb0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fdcb583a620;
T_30 ;
    %wait E_0x60000001f300;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758208, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_30.2, 5;
    %load/vec4 v0x600002739a70_0;
    %cmpi/u 1073758332, 0, 32;
    %flag_get/vec4 5;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x600002739a70_0;
    %parti/s 5, 2, 3;
    %assign/vec4 v0x60000273a130_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60000273a1c0_0;
    %pad/u 5;
    %assign/vec4 v0x60000273a130_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fdcb5822360;
T_31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000272fcc0_0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v0x60000272fe70_0, 0;
    %pushi/vec4 1073750020, 0, 32;
    %assign/vec4 v0x60000272fd50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002728000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000272fc30_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002728090_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002728090_0, 0;
    %vpi_call 2 71 "$readmemh", "im_data/im.txt", v0x60000272ff00 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000272fde0_0, 0, 32;
T_31.0 ;
    %load/vec4 v0x60000272fde0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_31.1, 5;
    %load/vec4 v0x60000272fe70_0;
    %store/vec4 v0x600002739950_0, 0, 32;
    %ix/getv/s 4, v0x60000272fde0_0;
    %load/vec4a v0x60000272ff00, 4;
    %store/vec4 v0x6000027399e0_0, 0, 32;
    %fork TD_ahb_tb.ahb_write, S_0x7fdcb5835ba0;
    %join;
    %load/vec4 v0x60000272fe70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x60000272fe70_0, 0, 32;
    %load/vec4 v0x60000272fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000272fde0_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %pushi/vec4 1073750016, 0, 32;
    %store/vec4 v0x600002739950_0, 0, 32;
    %pushi/vec4 8184, 0, 32;
    %store/vec4 v0x6000027399e0_0, 0, 32;
    %fork TD_ahb_tb.ahb_write, S_0x7fdcb5835ba0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000272fde0_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x60000272fde0_0;
    %cmpi/s 2047, 0, 32;
    %jmp/0xz T_31.3, 5;
    %load/vec4 v0x60000272fd50_0;
    %store/vec4 v0x600002739950_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000027399e0_0, 0, 32;
    %fork TD_ahb_tb.ahb_write, S_0x7fdcb5835ba0;
    %join;
    %load/vec4 v0x60000272fd50_0;
    %addi 4, 0, 32;
    %store/vec4 v0x60000272fd50_0, 0, 32;
    %load/vec4 v0x60000272fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000272fde0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 1073774596, 0, 32;
    %store/vec4 v0x600002739950_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000027399e0_0, 0, 32;
    %fork TD_ahb_tb.ahb_write, S_0x7fdcb5835ba0;
    %join;
T_31.4 ;
    %load/vec4 v0x600002728000_0;
    %cmpi/ne 1234, 0, 32;
    %jmp/0xz T_31.5, 4;
    %pushi/vec4 1073758232, 0, 32;
    %store/vec4 v0x600002739830_0, 0, 32;
    %fork TD_ahb_tb.ahb_read, S_0x7fdcb5837410;
    %join;
    %load/vec4 v0x6000027398c0_0;
    %store/vec4 v0x600002728000_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %fork TD_ahb_tb.memory_dump, S_0x7fdcb582c700;
    %join;
    %pushi/vec4 1073774596, 0, 32;
    %store/vec4 v0x600002739950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027399e0_0, 0, 32;
    %fork TD_ahb_tb.ahb_write, S_0x7fdcb5835ba0;
    %join;
    %pushi/vec4 1073758204, 0, 32;
    %store/vec4 v0x600002739830_0, 0, 32;
    %fork TD_ahb_tb.ahb_read, S_0x7fdcb5837410;
    %join;
    %load/vec4 v0x6000027398c0_0;
    %store/vec4 v0x60000272fc30_0, 0, 32;
    %pushi/vec4 1073758204, 0, 32;
    %store/vec4 v0x600002739830_0, 0, 32;
    %fork TD_ahb_tb.ahb_read, S_0x7fdcb5837410;
    %join;
    %load/vec4 v0x6000027398c0_0;
    %store/vec4 v0x60000272fc30_0, 0, 32;
    %vpi_call 2 100 "$display", "ans: %h", v0x60000272fc30_0 {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x7fdcb5822360;
T_32 ;
    %delay 5000, 0;
    %load/vec4 v0x60000272fcc0_0;
    %inv;
    %store/vec4 v0x60000272fcc0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fdcb5822360;
T_33 ;
    %vpi_call 2 108 "$dumpfile", "cpu_hw.vcd" {0 0 0};
    %vpi_call 2 109 "$dumpvars" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "ahb_tb.v";
    "./cpu_ahb_if.v";
    "./ahb_ctrl.v";
    "./cpu_top.v";
    "./ex_pipe.v";
    "./simulation_model/fp_add.v";
    "./simulation_model/fp_mul.v";
    "./id_pipe.v";
    "./fp_rf.v";
    "./id_dcu.v";
    "./rf.v";
    "./if_pipe.v";
    "./sram.v";
    "./mem_pipe.v";
