// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_data_AWVALID,
        m_axi_data_AWREADY,
        m_axi_data_AWADDR,
        m_axi_data_AWID,
        m_axi_data_AWLEN,
        m_axi_data_AWSIZE,
        m_axi_data_AWBURST,
        m_axi_data_AWLOCK,
        m_axi_data_AWCACHE,
        m_axi_data_AWPROT,
        m_axi_data_AWQOS,
        m_axi_data_AWREGION,
        m_axi_data_AWUSER,
        m_axi_data_WVALID,
        m_axi_data_WREADY,
        m_axi_data_WDATA,
        m_axi_data_WSTRB,
        m_axi_data_WLAST,
        m_axi_data_WID,
        m_axi_data_WUSER,
        m_axi_data_ARVALID,
        m_axi_data_ARREADY,
        m_axi_data_ARADDR,
        m_axi_data_ARID,
        m_axi_data_ARLEN,
        m_axi_data_ARSIZE,
        m_axi_data_ARBURST,
        m_axi_data_ARLOCK,
        m_axi_data_ARCACHE,
        m_axi_data_ARPROT,
        m_axi_data_ARQOS,
        m_axi_data_ARREGION,
        m_axi_data_ARUSER,
        m_axi_data_RVALID,
        m_axi_data_RREADY,
        m_axi_data_RDATA,
        m_axi_data_RLAST,
        m_axi_data_RID,
        m_axi_data_RFIFONUM,
        m_axi_data_RUSER,
        m_axi_data_RRESP,
        m_axi_data_BVALID,
        m_axi_data_BREADY,
        m_axi_data_BRESP,
        m_axi_data_BID,
        m_axi_data_BUSER,
        sext_ln40,
        reg_file_0_1_address0,
        reg_file_0_1_ce0,
        reg_file_0_1_we0,
        reg_file_0_1_d0,
        reg_file_0_1_address1,
        reg_file_0_1_ce1,
        reg_file_0_1_we1,
        reg_file_0_1_d1,
        reg_file_0_0_address0,
        reg_file_0_0_ce0,
        reg_file_0_0_we0,
        reg_file_0_0_d0,
        reg_file_0_0_address1,
        reg_file_0_0_ce1,
        reg_file_0_0_we1,
        reg_file_0_0_d1,
        reg_file_7_1_address0,
        reg_file_7_1_ce0,
        reg_file_7_1_we0,
        reg_file_7_1_d0,
        reg_file_7_1_address1,
        reg_file_7_1_ce1,
        reg_file_7_1_we1,
        reg_file_7_1_d1,
        reg_file_7_0_address0,
        reg_file_7_0_ce0,
        reg_file_7_0_we0,
        reg_file_7_0_d0,
        reg_file_7_0_address1,
        reg_file_7_0_ce1,
        reg_file_7_0_we1,
        reg_file_7_0_d1,
        reg_file_6_1_address0,
        reg_file_6_1_ce0,
        reg_file_6_1_we0,
        reg_file_6_1_d0,
        reg_file_6_1_address1,
        reg_file_6_1_ce1,
        reg_file_6_1_we1,
        reg_file_6_1_d1,
        reg_file_6_0_address0,
        reg_file_6_0_ce0,
        reg_file_6_0_we0,
        reg_file_6_0_d0,
        reg_file_6_0_address1,
        reg_file_6_0_ce1,
        reg_file_6_0_we1,
        reg_file_6_0_d1,
        reg_file_5_1_address0,
        reg_file_5_1_ce0,
        reg_file_5_1_we0,
        reg_file_5_1_d0,
        reg_file_5_1_address1,
        reg_file_5_1_ce1,
        reg_file_5_1_we1,
        reg_file_5_1_d1,
        reg_file_5_0_address0,
        reg_file_5_0_ce0,
        reg_file_5_0_we0,
        reg_file_5_0_d0,
        reg_file_5_0_address1,
        reg_file_5_0_ce1,
        reg_file_5_0_we1,
        reg_file_5_0_d1,
        reg_file_4_1_address0,
        reg_file_4_1_ce0,
        reg_file_4_1_we0,
        reg_file_4_1_d0,
        reg_file_4_1_address1,
        reg_file_4_1_ce1,
        reg_file_4_1_we1,
        reg_file_4_1_d1,
        reg_file_4_0_address0,
        reg_file_4_0_ce0,
        reg_file_4_0_we0,
        reg_file_4_0_d0,
        reg_file_4_0_address1,
        reg_file_4_0_ce1,
        reg_file_4_0_we1,
        reg_file_4_0_d1,
        reg_file_3_1_address0,
        reg_file_3_1_ce0,
        reg_file_3_1_we0,
        reg_file_3_1_d0,
        reg_file_3_1_address1,
        reg_file_3_1_ce1,
        reg_file_3_1_we1,
        reg_file_3_1_d1,
        reg_file_3_0_address0,
        reg_file_3_0_ce0,
        reg_file_3_0_we0,
        reg_file_3_0_d0,
        reg_file_3_0_address1,
        reg_file_3_0_ce1,
        reg_file_3_0_we1,
        reg_file_3_0_d1,
        reg_file_2_1_address0,
        reg_file_2_1_ce0,
        reg_file_2_1_we0,
        reg_file_2_1_d0,
        reg_file_2_1_address1,
        reg_file_2_1_ce1,
        reg_file_2_1_we1,
        reg_file_2_1_d1,
        reg_file_2_0_address0,
        reg_file_2_0_ce0,
        reg_file_2_0_we0,
        reg_file_2_0_d0,
        reg_file_2_0_address1,
        reg_file_2_0_ce1,
        reg_file_2_0_we1,
        reg_file_2_0_d1,
        reg_file_1_1_address0,
        reg_file_1_1_ce0,
        reg_file_1_1_we0,
        reg_file_1_1_d0,
        reg_file_1_1_address1,
        reg_file_1_1_ce1,
        reg_file_1_1_we1,
        reg_file_1_1_d1,
        reg_file_1_0_address0,
        reg_file_1_0_ce0,
        reg_file_1_0_we0,
        reg_file_1_0_d0,
        reg_file_1_0_address1,
        reg_file_1_0_ce1,
        reg_file_1_0_we1,
        reg_file_1_0_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_data_AWVALID;
input   m_axi_data_AWREADY;
output  [63:0] m_axi_data_AWADDR;
output  [0:0] m_axi_data_AWID;
output  [31:0] m_axi_data_AWLEN;
output  [2:0] m_axi_data_AWSIZE;
output  [1:0] m_axi_data_AWBURST;
output  [1:0] m_axi_data_AWLOCK;
output  [3:0] m_axi_data_AWCACHE;
output  [2:0] m_axi_data_AWPROT;
output  [3:0] m_axi_data_AWQOS;
output  [3:0] m_axi_data_AWREGION;
output  [0:0] m_axi_data_AWUSER;
output   m_axi_data_WVALID;
input   m_axi_data_WREADY;
output  [63:0] m_axi_data_WDATA;
output  [7:0] m_axi_data_WSTRB;
output   m_axi_data_WLAST;
output  [0:0] m_axi_data_WID;
output  [0:0] m_axi_data_WUSER;
output   m_axi_data_ARVALID;
input   m_axi_data_ARREADY;
output  [63:0] m_axi_data_ARADDR;
output  [0:0] m_axi_data_ARID;
output  [31:0] m_axi_data_ARLEN;
output  [2:0] m_axi_data_ARSIZE;
output  [1:0] m_axi_data_ARBURST;
output  [1:0] m_axi_data_ARLOCK;
output  [3:0] m_axi_data_ARCACHE;
output  [2:0] m_axi_data_ARPROT;
output  [3:0] m_axi_data_ARQOS;
output  [3:0] m_axi_data_ARREGION;
output  [0:0] m_axi_data_ARUSER;
input   m_axi_data_RVALID;
output   m_axi_data_RREADY;
input  [63:0] m_axi_data_RDATA;
input   m_axi_data_RLAST;
input  [0:0] m_axi_data_RID;
input  [8:0] m_axi_data_RFIFONUM;
input  [0:0] m_axi_data_RUSER;
input  [1:0] m_axi_data_RRESP;
input   m_axi_data_BVALID;
output   m_axi_data_BREADY;
input  [1:0] m_axi_data_BRESP;
input  [0:0] m_axi_data_BID;
input  [0:0] m_axi_data_BUSER;
input  [60:0] sext_ln40;
output  [10:0] reg_file_0_1_address0;
output   reg_file_0_1_ce0;
output   reg_file_0_1_we0;
output  [15:0] reg_file_0_1_d0;
output  [10:0] reg_file_0_1_address1;
output   reg_file_0_1_ce1;
output   reg_file_0_1_we1;
output  [15:0] reg_file_0_1_d1;
output  [10:0] reg_file_0_0_address0;
output   reg_file_0_0_ce0;
output   reg_file_0_0_we0;
output  [15:0] reg_file_0_0_d0;
output  [10:0] reg_file_0_0_address1;
output   reg_file_0_0_ce1;
output   reg_file_0_0_we1;
output  [15:0] reg_file_0_0_d1;
output  [10:0] reg_file_7_1_address0;
output   reg_file_7_1_ce0;
output   reg_file_7_1_we0;
output  [15:0] reg_file_7_1_d0;
output  [10:0] reg_file_7_1_address1;
output   reg_file_7_1_ce1;
output   reg_file_7_1_we1;
output  [15:0] reg_file_7_1_d1;
output  [10:0] reg_file_7_0_address0;
output   reg_file_7_0_ce0;
output   reg_file_7_0_we0;
output  [15:0] reg_file_7_0_d0;
output  [10:0] reg_file_7_0_address1;
output   reg_file_7_0_ce1;
output   reg_file_7_0_we1;
output  [15:0] reg_file_7_0_d1;
output  [10:0] reg_file_6_1_address0;
output   reg_file_6_1_ce0;
output   reg_file_6_1_we0;
output  [15:0] reg_file_6_1_d0;
output  [10:0] reg_file_6_1_address1;
output   reg_file_6_1_ce1;
output   reg_file_6_1_we1;
output  [15:0] reg_file_6_1_d1;
output  [10:0] reg_file_6_0_address0;
output   reg_file_6_0_ce0;
output   reg_file_6_0_we0;
output  [15:0] reg_file_6_0_d0;
output  [10:0] reg_file_6_0_address1;
output   reg_file_6_0_ce1;
output   reg_file_6_0_we1;
output  [15:0] reg_file_6_0_d1;
output  [10:0] reg_file_5_1_address0;
output   reg_file_5_1_ce0;
output   reg_file_5_1_we0;
output  [15:0] reg_file_5_1_d0;
output  [10:0] reg_file_5_1_address1;
output   reg_file_5_1_ce1;
output   reg_file_5_1_we1;
output  [15:0] reg_file_5_1_d1;
output  [10:0] reg_file_5_0_address0;
output   reg_file_5_0_ce0;
output   reg_file_5_0_we0;
output  [15:0] reg_file_5_0_d0;
output  [10:0] reg_file_5_0_address1;
output   reg_file_5_0_ce1;
output   reg_file_5_0_we1;
output  [15:0] reg_file_5_0_d1;
output  [10:0] reg_file_4_1_address0;
output   reg_file_4_1_ce0;
output   reg_file_4_1_we0;
output  [15:0] reg_file_4_1_d0;
output  [10:0] reg_file_4_1_address1;
output   reg_file_4_1_ce1;
output   reg_file_4_1_we1;
output  [15:0] reg_file_4_1_d1;
output  [10:0] reg_file_4_0_address0;
output   reg_file_4_0_ce0;
output   reg_file_4_0_we0;
output  [15:0] reg_file_4_0_d0;
output  [10:0] reg_file_4_0_address1;
output   reg_file_4_0_ce1;
output   reg_file_4_0_we1;
output  [15:0] reg_file_4_0_d1;
output  [10:0] reg_file_3_1_address0;
output   reg_file_3_1_ce0;
output   reg_file_3_1_we0;
output  [15:0] reg_file_3_1_d0;
output  [10:0] reg_file_3_1_address1;
output   reg_file_3_1_ce1;
output   reg_file_3_1_we1;
output  [15:0] reg_file_3_1_d1;
output  [10:0] reg_file_3_0_address0;
output   reg_file_3_0_ce0;
output   reg_file_3_0_we0;
output  [15:0] reg_file_3_0_d0;
output  [10:0] reg_file_3_0_address1;
output   reg_file_3_0_ce1;
output   reg_file_3_0_we1;
output  [15:0] reg_file_3_0_d1;
output  [10:0] reg_file_2_1_address0;
output   reg_file_2_1_ce0;
output   reg_file_2_1_we0;
output  [15:0] reg_file_2_1_d0;
output  [10:0] reg_file_2_1_address1;
output   reg_file_2_1_ce1;
output   reg_file_2_1_we1;
output  [15:0] reg_file_2_1_d1;
output  [10:0] reg_file_2_0_address0;
output   reg_file_2_0_ce0;
output   reg_file_2_0_we0;
output  [15:0] reg_file_2_0_d0;
output  [10:0] reg_file_2_0_address1;
output   reg_file_2_0_ce1;
output   reg_file_2_0_we1;
output  [15:0] reg_file_2_0_d1;
output  [10:0] reg_file_1_1_address0;
output   reg_file_1_1_ce0;
output   reg_file_1_1_we0;
output  [15:0] reg_file_1_1_d0;
output  [10:0] reg_file_1_1_address1;
output   reg_file_1_1_ce1;
output   reg_file_1_1_we1;
output  [15:0] reg_file_1_1_d1;
output  [10:0] reg_file_1_0_address0;
output   reg_file_1_0_ce0;
output   reg_file_1_0_we0;
output  [15:0] reg_file_1_0_d0;
output  [10:0] reg_file_1_0_address1;
output   reg_file_1_0_ce1;
output   reg_file_1_0_we1;
output  [15:0] reg_file_1_0_d1;

reg ap_idle;
reg m_axi_data_RREADY;
reg[10:0] reg_file_0_1_address0;
reg reg_file_0_1_ce0;
reg reg_file_0_1_we0;
reg[15:0] reg_file_0_1_d0;
reg[10:0] reg_file_0_1_address1;
reg reg_file_0_1_ce1;
reg reg_file_0_1_we1;
reg[15:0] reg_file_0_1_d1;
reg[10:0] reg_file_0_0_address0;
reg reg_file_0_0_ce0;
reg reg_file_0_0_we0;
reg[15:0] reg_file_0_0_d0;
reg[10:0] reg_file_0_0_address1;
reg reg_file_0_0_ce1;
reg reg_file_0_0_we1;
reg[15:0] reg_file_0_0_d1;
reg[10:0] reg_file_7_1_address0;
reg reg_file_7_1_ce0;
reg reg_file_7_1_we0;
reg[15:0] reg_file_7_1_d0;
reg[10:0] reg_file_7_1_address1;
reg reg_file_7_1_ce1;
reg reg_file_7_1_we1;
reg[15:0] reg_file_7_1_d1;
reg[10:0] reg_file_7_0_address0;
reg reg_file_7_0_ce0;
reg reg_file_7_0_we0;
reg[15:0] reg_file_7_0_d0;
reg[10:0] reg_file_7_0_address1;
reg reg_file_7_0_ce1;
reg reg_file_7_0_we1;
reg[15:0] reg_file_7_0_d1;
reg[10:0] reg_file_6_1_address0;
reg reg_file_6_1_ce0;
reg reg_file_6_1_we0;
reg[15:0] reg_file_6_1_d0;
reg[10:0] reg_file_6_1_address1;
reg reg_file_6_1_ce1;
reg reg_file_6_1_we1;
reg[15:0] reg_file_6_1_d1;
reg[10:0] reg_file_6_0_address0;
reg reg_file_6_0_ce0;
reg reg_file_6_0_we0;
reg[15:0] reg_file_6_0_d0;
reg[10:0] reg_file_6_0_address1;
reg reg_file_6_0_ce1;
reg reg_file_6_0_we1;
reg[15:0] reg_file_6_0_d1;
reg[10:0] reg_file_5_1_address0;
reg reg_file_5_1_ce0;
reg reg_file_5_1_we0;
reg[15:0] reg_file_5_1_d0;
reg[10:0] reg_file_5_1_address1;
reg reg_file_5_1_ce1;
reg reg_file_5_1_we1;
reg[15:0] reg_file_5_1_d1;
reg[10:0] reg_file_5_0_address0;
reg reg_file_5_0_ce0;
reg reg_file_5_0_we0;
reg[15:0] reg_file_5_0_d0;
reg[10:0] reg_file_5_0_address1;
reg reg_file_5_0_ce1;
reg reg_file_5_0_we1;
reg[15:0] reg_file_5_0_d1;
reg[10:0] reg_file_4_1_address0;
reg reg_file_4_1_ce0;
reg reg_file_4_1_we0;
reg[15:0] reg_file_4_1_d0;
reg[10:0] reg_file_4_1_address1;
reg reg_file_4_1_ce1;
reg reg_file_4_1_we1;
reg[15:0] reg_file_4_1_d1;
reg[10:0] reg_file_4_0_address0;
reg reg_file_4_0_ce0;
reg reg_file_4_0_we0;
reg[15:0] reg_file_4_0_d0;
reg[10:0] reg_file_4_0_address1;
reg reg_file_4_0_ce1;
reg reg_file_4_0_we1;
reg[15:0] reg_file_4_0_d1;
reg[10:0] reg_file_3_1_address0;
reg reg_file_3_1_ce0;
reg reg_file_3_1_we0;
reg[15:0] reg_file_3_1_d0;
reg[10:0] reg_file_3_1_address1;
reg reg_file_3_1_ce1;
reg reg_file_3_1_we1;
reg[15:0] reg_file_3_1_d1;
reg[10:0] reg_file_3_0_address0;
reg reg_file_3_0_ce0;
reg reg_file_3_0_we0;
reg[15:0] reg_file_3_0_d0;
reg[10:0] reg_file_3_0_address1;
reg reg_file_3_0_ce1;
reg reg_file_3_0_we1;
reg[15:0] reg_file_3_0_d1;
reg[10:0] reg_file_2_1_address0;
reg reg_file_2_1_ce0;
reg reg_file_2_1_we0;
reg[15:0] reg_file_2_1_d0;
reg[10:0] reg_file_2_1_address1;
reg reg_file_2_1_ce1;
reg reg_file_2_1_we1;
reg[15:0] reg_file_2_1_d1;
reg[10:0] reg_file_2_0_address0;
reg reg_file_2_0_ce0;
reg reg_file_2_0_we0;
reg[15:0] reg_file_2_0_d0;
reg[10:0] reg_file_2_0_address1;
reg reg_file_2_0_ce1;
reg reg_file_2_0_we1;
reg[15:0] reg_file_2_0_d1;
reg[10:0] reg_file_1_1_address0;
reg reg_file_1_1_ce0;
reg reg_file_1_1_we0;
reg[15:0] reg_file_1_1_d0;
reg[10:0] reg_file_1_1_address1;
reg reg_file_1_1_ce1;
reg reg_file_1_1_we1;
reg[15:0] reg_file_1_1_d1;
reg[10:0] reg_file_1_0_address0;
reg reg_file_1_0_ce0;
reg reg_file_1_0_we0;
reg[15:0] reg_file_1_0_d0;
reg[10:0] reg_file_1_0_address1;
reg reg_file_1_0_ce1;
reg reg_file_1_0_we1;
reg[15:0] reg_file_1_0_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln40_reg_1268;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln40_fu_838_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [11:0] trunc_ln40_fu_870_p1;
reg   [11:0] trunc_ln40_reg_1272;
wire   [5:0] trunc_ln11_fu_874_p1;
reg   [5:0] trunc_ln11_reg_1277;
wire   [0:0] trunc_ln11_2_fu_878_p1;
reg   [0:0] trunc_ln11_2_reg_1282;
wire   [15:0] trunc_ln16_fu_882_p1;
reg   [15:0] trunc_ln16_reg_1286;
wire   [2:0] trunc_ln47_fu_886_p1;
reg   [2:0] trunc_ln47_reg_1291;
reg   [15:0] trunc_ln16_1_reg_1295;
reg   [15:0] trunc_ln16_2_reg_1300;
reg   [15:0] trunc_ln16_3_reg_1305;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln47_fu_1049_p1;
wire   [63:0] zext_ln1669_fu_1104_p1;
wire   [63:0] zext_ln1669_1_fu_1159_p1;
wire   [63:0] zext_ln47_1_fu_1214_p1;
reg   [31:0] i_4_fu_128;
wire   [31:0] i_6_fu_969_p3;
wire    ap_loop_init;
reg   [31:0] reg_id_fu_132;
wire   [31:0] reg_id_7_fu_977_p3;
reg   [31:0] j_3_fu_136;
wire   [31:0] j_6_fu_985_p3;
reg   [13:0] idx_fu_140;
wire   [13:0] add_ln40_fu_844_p2;
reg   [13:0] ap_sig_allocacmp_idx_2;
wire   [15:0] bitcast_ln16_fu_1020_p1;
wire   [15:0] bitcast_ln16_2_fu_1124_p1;
wire   [15:0] bitcast_ln16_1_fu_1069_p1;
wire   [15:0] bitcast_ln16_3_fu_1179_p1;
wire   [31:0] j_fu_923_p2;
wire   [31:0] i_fu_935_p2;
wire   [0:0] icmp_ln66_fu_941_p2;
wire   [31:0] add_ln68_fu_947_p2;
wire   [0:0] icmp_ln63_fu_929_p2;
wire   [31:0] i_5_fu_953_p3;
wire   [31:0] reg_id_6_fu_961_p3;
wire   [11:0] shl_ln_fu_1008_p3;
wire   [11:0] addr_fu_1015_p2;
wire   [10:0] lshr_ln_fu_1039_p4;
wire   [11:0] add_ln48_fu_1088_p2;
wire   [10:0] lshr_ln2_fu_1094_p4;
wire   [11:0] add_ln49_fu_1143_p2;
wire   [10:0] lshr_ln3_fu_1149_p4;
wire   [11:0] add_ln50_fu_1198_p2;
wire   [10:0] lshr_ln4_fu_1204_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op128_store_state3;
reg    ap_enable_operation_128;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op137_store_state3;
reg    ap_enable_operation_137;
reg    ap_predicate_op140_store_state3;
reg    ap_enable_operation_140;
reg    ap_predicate_op144_store_state3;
reg    ap_enable_operation_144;
reg    ap_predicate_op130_store_state3;
reg    ap_enable_operation_130;
reg    ap_predicate_op136_store_state3;
reg    ap_enable_operation_136;
reg    ap_predicate_op138_store_state3;
reg    ap_enable_operation_138;
reg    ap_predicate_op142_store_state3;
reg    ap_enable_operation_142;
reg    ap_predicate_op146_store_state3;
reg    ap_enable_operation_146;
reg    ap_predicate_op155_store_state3;
reg    ap_enable_operation_155;
reg    ap_predicate_op158_store_state3;
reg    ap_enable_operation_158;
reg    ap_predicate_op162_store_state3;
reg    ap_enable_operation_162;
reg    ap_predicate_op148_store_state3;
reg    ap_enable_operation_148;
reg    ap_predicate_op154_store_state3;
reg    ap_enable_operation_154;
reg    ap_predicate_op156_store_state3;
reg    ap_enable_operation_156;
reg    ap_predicate_op160_store_state3;
reg    ap_enable_operation_160;
reg    ap_predicate_op164_store_state3;
reg    ap_enable_operation_164;
reg    ap_predicate_op173_store_state3;
reg    ap_enable_operation_173;
reg    ap_predicate_op176_store_state3;
reg    ap_enable_operation_176;
reg    ap_predicate_op180_store_state3;
reg    ap_enable_operation_180;
reg    ap_predicate_op166_store_state3;
reg    ap_enable_operation_166;
reg    ap_predicate_op172_store_state3;
reg    ap_enable_operation_172;
reg    ap_predicate_op174_store_state3;
reg    ap_enable_operation_174;
reg    ap_predicate_op178_store_state3;
reg    ap_enable_operation_178;
reg    ap_predicate_op182_store_state3;
reg    ap_enable_operation_182;
reg    ap_predicate_op191_store_state3;
reg    ap_enable_operation_191;
reg    ap_predicate_op194_store_state3;
reg    ap_enable_operation_194;
reg    ap_predicate_op198_store_state3;
reg    ap_enable_operation_198;
reg    ap_predicate_op184_store_state3;
reg    ap_enable_operation_184;
reg    ap_predicate_op190_store_state3;
reg    ap_enable_operation_190;
reg    ap_predicate_op192_store_state3;
reg    ap_enable_operation_192;
reg    ap_predicate_op196_store_state3;
reg    ap_enable_operation_196;
reg    ap_predicate_op200_store_state3;
reg    ap_enable_operation_200;
reg    ap_predicate_op209_store_state3;
reg    ap_enable_operation_209;
reg    ap_predicate_op212_store_state3;
reg    ap_enable_operation_212;
reg    ap_predicate_op216_store_state3;
reg    ap_enable_operation_216;
reg    ap_predicate_op202_store_state3;
reg    ap_enable_operation_202;
reg    ap_predicate_op208_store_state3;
reg    ap_enable_operation_208;
reg    ap_predicate_op210_store_state3;
reg    ap_enable_operation_210;
reg    ap_predicate_op214_store_state3;
reg    ap_enable_operation_214;
reg    ap_predicate_op218_store_state3;
reg    ap_enable_operation_218;
reg    ap_predicate_op227_store_state3;
reg    ap_enable_operation_227;
reg    ap_predicate_op230_store_state3;
reg    ap_enable_operation_230;
reg    ap_predicate_op234_store_state3;
reg    ap_enable_operation_234;
reg    ap_predicate_op220_store_state3;
reg    ap_enable_operation_220;
reg    ap_predicate_op226_store_state3;
reg    ap_enable_operation_226;
reg    ap_predicate_op228_store_state3;
reg    ap_enable_operation_228;
reg    ap_predicate_op232_store_state3;
reg    ap_enable_operation_232;
reg    ap_predicate_op236_store_state3;
reg    ap_enable_operation_236;
reg    ap_predicate_op245_store_state3;
reg    ap_enable_operation_245;
reg    ap_predicate_op248_store_state3;
reg    ap_enable_operation_248;
reg    ap_predicate_op252_store_state3;
reg    ap_enable_operation_252;
reg    ap_predicate_op238_store_state3;
reg    ap_enable_operation_238;
reg    ap_predicate_op244_store_state3;
reg    ap_enable_operation_244;
reg    ap_predicate_op246_store_state3;
reg    ap_enable_operation_246;
reg    ap_predicate_op250_store_state3;
reg    ap_enable_operation_250;
reg    ap_predicate_op254_store_state3;
reg    ap_enable_operation_254;
reg    ap_predicate_op263_store_state3;
reg    ap_enable_operation_263;
reg    ap_predicate_op266_store_state3;
reg    ap_enable_operation_266;
reg    ap_predicate_op270_store_state3;
reg    ap_enable_operation_270;
reg    ap_predicate_op256_store_state3;
reg    ap_enable_operation_256;
reg    ap_predicate_op262_store_state3;
reg    ap_enable_operation_262;
reg    ap_predicate_op264_store_state3;
reg    ap_enable_operation_264;
reg    ap_predicate_op268_store_state3;
reg    ap_enable_operation_268;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_416;
reg    ap_condition_406;
reg    ap_condition_395;
reg    ap_condition_384;
reg    ap_condition_373;
reg    ap_condition_362;
reg    ap_condition_348;
reg    ap_condition_427;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

corr_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_4_fu_128 <= 32'd0;
        end else if (((icmp_ln40_reg_1268 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_4_fu_128 <= i_6_fu_969_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln40_fu_838_p2 == 1'd0))) begin
            idx_fu_140 <= add_ln40_fu_844_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_140 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_3_fu_136 <= 32'd0;
        end else if (((icmp_ln40_reg_1268 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_3_fu_136 <= j_6_fu_985_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            reg_id_fu_132 <= 32'd0;
        end else if (((icmp_ln40_reg_1268 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            reg_id_fu_132 <= reg_id_7_fu_977_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln40_reg_1268 <= icmp_ln40_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln40_reg_1268 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln11_2_reg_1282 <= trunc_ln11_2_fu_878_p1;
        trunc_ln11_reg_1277 <= trunc_ln11_fu_874_p1;
        trunc_ln16_1_reg_1295 <= {{m_axi_data_RDATA[31:16]}};
        trunc_ln16_2_reg_1300 <= {{m_axi_data_RDATA[47:32]}};
        trunc_ln16_3_reg_1305 <= {{m_axi_data_RDATA[63:48]}};
        trunc_ln16_reg_1286 <= trunc_ln16_fu_882_p1;
        trunc_ln40_reg_1272 <= trunc_ln40_fu_870_p1;
        trunc_ln47_reg_1291 <= trunc_ln47_fu_886_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_838_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln40_reg_1268 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_idx_2 = 14'd0;
    end else begin
        ap_sig_allocacmp_idx_2 = idx_fu_140;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln40_reg_1268 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_blk_n_R = m_axi_data_RVALID;
    end else begin
        data_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln40_reg_1268 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_data_RREADY = 1'b1;
    end else begin
        m_axi_data_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_0_0_address0 = 'bx;
        end
    end else begin
        reg_file_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_0_0_address1 = 'bx;
        end
    end else begin
        reg_file_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_0_ce0 = 1'b1;
    end else begin
        reg_file_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_0_ce1 = 1'b1;
    end else begin
        reg_file_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_0_0_d0 = 'bx;
        end
    end else begin
        reg_file_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_0_0_d1 = 'bx;
        end
    end else begin
        reg_file_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_0_we0 = 1'b1;
    end else begin
        reg_file_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_0_we1 = 1'b1;
    end else begin
        reg_file_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_0_1_address0 = 'bx;
        end
    end else begin
        reg_file_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_0_1_address1 = 'bx;
        end
    end else begin
        reg_file_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_1_ce0 = 1'b1;
    end else begin
        reg_file_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_1_ce1 = 1'b1;
    end else begin
        reg_file_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_0_1_d0 = 'bx;
        end
    end else begin
        reg_file_0_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_416)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_0_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_0_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_0_1_d1 = 'bx;
        end
    end else begin
        reg_file_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_1_we0 = 1'b1;
    end else begin
        reg_file_0_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_0_1_we1 = 1'b1;
    end else begin
        reg_file_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_1_0_address0 = 'bx;
        end
    end else begin
        reg_file_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_1_0_address1 = 'bx;
        end
    end else begin
        reg_file_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_0_ce0 = 1'b1;
    end else begin
        reg_file_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_0_ce1 = 1'b1;
    end else begin
        reg_file_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_1_0_d0 = 'bx;
        end
    end else begin
        reg_file_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_1_0_d1 = 'bx;
        end
    end else begin
        reg_file_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_0_we0 = 1'b1;
    end else begin
        reg_file_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_0_we1 = 1'b1;
    end else begin
        reg_file_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_1_1_address0 = 'bx;
        end
    end else begin
        reg_file_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_1_1_address1 = 'bx;
        end
    end else begin
        reg_file_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_1_ce0 = 1'b1;
    end else begin
        reg_file_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_1_ce1 = 1'b1;
    end else begin
        reg_file_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_1_1_d0 = 'bx;
        end
    end else begin
        reg_file_1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_406)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_1_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_1_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_1_1_d1 = 'bx;
        end
    end else begin
        reg_file_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_1_we0 = 1'b1;
    end else begin
        reg_file_1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_1_1_we1 = 1'b1;
    end else begin
        reg_file_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_2_0_address0 = 'bx;
        end
    end else begin
        reg_file_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_2_0_address1 = 'bx;
        end
    end else begin
        reg_file_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_0_ce0 = 1'b1;
    end else begin
        reg_file_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_0_ce1 = 1'b1;
    end else begin
        reg_file_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_2_0_d0 = 'bx;
        end
    end else begin
        reg_file_2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_2_0_d1 = 'bx;
        end
    end else begin
        reg_file_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_0_we0 = 1'b1;
    end else begin
        reg_file_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_0_we1 = 1'b1;
    end else begin
        reg_file_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_2_1_address0 = 'bx;
        end
    end else begin
        reg_file_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_2_1_address1 = 'bx;
        end
    end else begin
        reg_file_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_1_ce0 = 1'b1;
    end else begin
        reg_file_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_1_ce1 = 1'b1;
    end else begin
        reg_file_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_2_1_d0 = 'bx;
        end
    end else begin
        reg_file_2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_395)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_2_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_2_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_2_1_d1 = 'bx;
        end
    end else begin
        reg_file_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_1_we0 = 1'b1;
    end else begin
        reg_file_2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_2_1_we1 = 1'b1;
    end else begin
        reg_file_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_3_0_address0 = 'bx;
        end
    end else begin
        reg_file_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_3_0_address1 = 'bx;
        end
    end else begin
        reg_file_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_0_ce0 = 1'b1;
    end else begin
        reg_file_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_0_ce1 = 1'b1;
    end else begin
        reg_file_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_3_0_d0 = 'bx;
        end
    end else begin
        reg_file_3_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_3_0_d1 = 'bx;
        end
    end else begin
        reg_file_3_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_0_we0 = 1'b1;
    end else begin
        reg_file_3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_0_we1 = 1'b1;
    end else begin
        reg_file_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_3_1_address0 = 'bx;
        end
    end else begin
        reg_file_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_3_1_address1 = 'bx;
        end
    end else begin
        reg_file_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_1_ce0 = 1'b1;
    end else begin
        reg_file_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_1_ce1 = 1'b1;
    end else begin
        reg_file_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_3_1_d0 = 'bx;
        end
    end else begin
        reg_file_3_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_384)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_3_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_3_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_3_1_d1 = 'bx;
        end
    end else begin
        reg_file_3_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_1_we0 = 1'b1;
    end else begin
        reg_file_3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_3_1_we1 = 1'b1;
    end else begin
        reg_file_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_4_0_address0 = 'bx;
        end
    end else begin
        reg_file_4_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_4_0_address1 = 'bx;
        end
    end else begin
        reg_file_4_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_0_ce0 = 1'b1;
    end else begin
        reg_file_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_0_ce1 = 1'b1;
    end else begin
        reg_file_4_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_4_0_d0 = 'bx;
        end
    end else begin
        reg_file_4_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_4_0_d1 = 'bx;
        end
    end else begin
        reg_file_4_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_0_we0 = 1'b1;
    end else begin
        reg_file_4_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_0_we1 = 1'b1;
    end else begin
        reg_file_4_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_4_1_address0 = 'bx;
        end
    end else begin
        reg_file_4_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_4_1_address1 = 'bx;
        end
    end else begin
        reg_file_4_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_1_ce0 = 1'b1;
    end else begin
        reg_file_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_1_ce1 = 1'b1;
    end else begin
        reg_file_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_4_1_d0 = 'bx;
        end
    end else begin
        reg_file_4_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_4_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_4_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_4_1_d1 = 'bx;
        end
    end else begin
        reg_file_4_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_1_we0 = 1'b1;
    end else begin
        reg_file_4_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_4_1_we1 = 1'b1;
    end else begin
        reg_file_4_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_5_0_address0 = 'bx;
        end
    end else begin
        reg_file_5_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_5_0_address1 = 'bx;
        end
    end else begin
        reg_file_5_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_0_ce0 = 1'b1;
    end else begin
        reg_file_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_0_ce1 = 1'b1;
    end else begin
        reg_file_5_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_5_0_d0 = 'bx;
        end
    end else begin
        reg_file_5_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_5_0_d1 = 'bx;
        end
    end else begin
        reg_file_5_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_0_we0 = 1'b1;
    end else begin
        reg_file_5_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_0_we1 = 1'b1;
    end else begin
        reg_file_5_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_5_1_address0 = 'bx;
        end
    end else begin
        reg_file_5_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_5_1_address1 = 'bx;
        end
    end else begin
        reg_file_5_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_1_ce0 = 1'b1;
    end else begin
        reg_file_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_1_ce1 = 1'b1;
    end else begin
        reg_file_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_5_1_d0 = 'bx;
        end
    end else begin
        reg_file_5_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_5_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_5_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_5_1_d1 = 'bx;
        end
    end else begin
        reg_file_5_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_1_we0 = 1'b1;
    end else begin
        reg_file_5_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_5_1_we1 = 1'b1;
    end else begin
        reg_file_5_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_6_0_address0 = 'bx;
        end
    end else begin
        reg_file_6_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_6_0_address1 = 'bx;
        end
    end else begin
        reg_file_6_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_0_ce0 = 1'b1;
    end else begin
        reg_file_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_0_ce1 = 1'b1;
    end else begin
        reg_file_6_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_6_0_d0 = 'bx;
        end
    end else begin
        reg_file_6_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_6_0_d1 = 'bx;
        end
    end else begin
        reg_file_6_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_0_we0 = 1'b1;
    end else begin
        reg_file_6_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_0_we1 = 1'b1;
    end else begin
        reg_file_6_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_6_1_address0 = 'bx;
        end
    end else begin
        reg_file_6_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_6_1_address1 = 'bx;
        end
    end else begin
        reg_file_6_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_1_ce0 = 1'b1;
    end else begin
        reg_file_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_1_ce1 = 1'b1;
    end else begin
        reg_file_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_6_1_d0 = 'bx;
        end
    end else begin
        reg_file_6_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_348)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_6_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_6_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_6_1_d1 = 'bx;
        end
    end else begin
        reg_file_6_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_1_we0 = 1'b1;
    end else begin
        reg_file_6_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_6_1_we1 = 1'b1;
    end else begin
        reg_file_6_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_0_address0 = zext_ln47_1_fu_1214_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_0_address0 = zext_ln1669_1_fu_1159_p1;
        end else begin
            reg_file_7_0_address0 = 'bx;
        end
    end else begin
        reg_file_7_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_0_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_0_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_7_0_address1 = 'bx;
        end
    end else begin
        reg_file_7_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_0_ce0 = 1'b1;
    end else begin
        reg_file_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_0_ce1 = 1'b1;
    end else begin
        reg_file_7_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_0_d0 = bitcast_ln16_3_fu_1179_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_0_d0 = bitcast_ln16_2_fu_1124_p1;
        end else begin
            reg_file_7_0_d0 = 'bx;
        end
    end else begin
        reg_file_7_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_0_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_0_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_7_0_d1 = 'bx;
        end
    end else begin
        reg_file_7_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_0_we0 = 1'b1;
    end else begin
        reg_file_7_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_0_we1 = 1'b1;
    end else begin
        reg_file_7_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_1_address0 = zext_ln1669_1_fu_1159_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_1_address0 = zext_ln47_1_fu_1214_p1;
        end else begin
            reg_file_7_1_address0 = 'bx;
        end
    end else begin
        reg_file_7_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_1_address1 = zext_ln1669_fu_1104_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_1_address1 = zext_ln47_fu_1049_p1;
        end else begin
            reg_file_7_1_address1 = 'bx;
        end
    end else begin
        reg_file_7_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_1_ce0 = 1'b1;
    end else begin
        reg_file_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_1_ce1 = 1'b1;
    end else begin
        reg_file_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_1_d0 = bitcast_ln16_2_fu_1124_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_1_d0 = bitcast_ln16_3_fu_1179_p1;
        end else begin
            reg_file_7_1_d0 = 'bx;
        end
    end else begin
        reg_file_7_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_427)) begin
        if ((trunc_ln11_2_reg_1282 == 1'd0)) begin
            reg_file_7_1_d1 = bitcast_ln16_1_fu_1069_p1;
        end else if ((trunc_ln11_2_reg_1282 == 1'd1)) begin
            reg_file_7_1_d1 = bitcast_ln16_fu_1020_p1;
        end else begin
            reg_file_7_1_d1 = 'bx;
        end
    end else begin
        reg_file_7_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_1_we0 = 1'b1;
    end else begin
        reg_file_7_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_file_7_1_we1 = 1'b1;
    end else begin
        reg_file_7_1_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln40_fu_844_p2 = (ap_sig_allocacmp_idx_2 + 14'd1);

assign add_ln48_fu_1088_p2 = (addr_fu_1015_p2 + 12'd1);

assign add_ln49_fu_1143_p2 = (addr_fu_1015_p2 + 12'd2);

assign add_ln50_fu_1198_p2 = (addr_fu_1015_p2 + 12'd3);

assign add_ln68_fu_947_p2 = (reg_id_fu_132 + 32'd1);

assign addr_fu_1015_p2 = (shl_ln_fu_1008_p3 + trunc_ln40_reg_1272);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln40_reg_1268 == 1'd0) & (m_axi_data_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln40_reg_1268 == 1'd0) & (m_axi_data_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln40_reg_1268 == 1'd0) & (m_axi_data_RVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_348 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_362 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_373 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_384 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_395 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_406 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_416 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_427 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln47_reg_1291 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_128 = (ap_predicate_op128_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_130 = (ap_predicate_op130_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_136 = (ap_predicate_op136_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_137 = (ap_predicate_op137_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_138 = (ap_predicate_op138_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_140 = (ap_predicate_op140_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_142 = (ap_predicate_op142_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_144 = (ap_predicate_op144_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_146 = (ap_predicate_op146_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_154 = (ap_predicate_op154_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_155 = (ap_predicate_op155_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_156 = (ap_predicate_op156_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_158 = (ap_predicate_op158_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_160 = (ap_predicate_op160_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_162 = (ap_predicate_op162_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_164 = (ap_predicate_op164_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_166 = (ap_predicate_op166_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_172 = (ap_predicate_op172_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_173 = (ap_predicate_op173_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_174 = (ap_predicate_op174_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_176 = (ap_predicate_op176_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_178 = (ap_predicate_op178_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_180 = (ap_predicate_op180_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_182 = (ap_predicate_op182_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_184 = (ap_predicate_op184_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_190 = (ap_predicate_op190_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_191 = (ap_predicate_op191_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_192 = (ap_predicate_op192_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_194 = (ap_predicate_op194_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_196 = (ap_predicate_op196_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_198 = (ap_predicate_op198_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_200 = (ap_predicate_op200_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_202 = (ap_predicate_op202_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_208 = (ap_predicate_op208_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_209 = (ap_predicate_op209_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_210 = (ap_predicate_op210_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_214 = (ap_predicate_op214_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_216 = (ap_predicate_op216_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_218 = (ap_predicate_op218_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_226 = (ap_predicate_op226_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_227 = (ap_predicate_op227_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_230 = (ap_predicate_op230_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_232 = (ap_predicate_op232_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_234 = (ap_predicate_op234_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_236 = (ap_predicate_op236_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_238 = (ap_predicate_op238_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_244 = (ap_predicate_op244_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_245 = (ap_predicate_op245_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_246 = (ap_predicate_op246_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_248 = (ap_predicate_op248_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_250 = (ap_predicate_op250_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_252 = (ap_predicate_op252_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_254 = (ap_predicate_op254_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_256 = (ap_predicate_op256_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_262 = (ap_predicate_op262_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_263 = (ap_predicate_op263_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_264 = (ap_predicate_op264_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_266 = (ap_predicate_op266_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_268 = (ap_predicate_op268_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op128_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op130_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op136_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op138_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op140_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op142_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op144_store_state3 = ((trunc_ln47_reg_1291 == 3'd6) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op146_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op154_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op155_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op158_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op160_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op162_store_state3 = ((trunc_ln47_reg_1291 == 3'd5) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op164_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op166_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op172_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op176_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op178_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op180_store_state3 = ((trunc_ln47_reg_1291 == 3'd4) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op182_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op184_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op190_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op191_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op192_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op194_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op196_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op198_store_state3 = ((trunc_ln47_reg_1291 == 3'd3) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op200_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op202_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op208_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op210_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op214_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op216_store_state3 = ((trunc_ln47_reg_1291 == 3'd2) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op218_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op220_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op226_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op227_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op228_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op230_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op232_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op234_store_state3 = ((trunc_ln47_reg_1291 == 3'd1) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op236_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op238_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op244_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op245_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op246_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op248_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op250_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op252_store_state3 = ((trunc_ln47_reg_1291 == 3'd0) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op254_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op256_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op262_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op263_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op264_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd0));
end

always @ (*) begin
    ap_predicate_op266_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op268_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1));
end

always @ (*) begin
    ap_predicate_op270_store_state3 = ((trunc_ln47_reg_1291 == 3'd7) & (trunc_ln11_2_reg_1282 == 1'd1));
end

assign bitcast_ln16_1_fu_1069_p1 = trunc_ln16_1_reg_1295;

assign bitcast_ln16_2_fu_1124_p1 = trunc_ln16_2_reg_1300;

assign bitcast_ln16_3_fu_1179_p1 = trunc_ln16_3_reg_1305;

assign bitcast_ln16_fu_1020_p1 = trunc_ln16_reg_1286;

assign i_5_fu_953_p3 = ((icmp_ln66_fu_941_p2[0:0] == 1'b1) ? 32'd0 : i_fu_935_p2);

assign i_6_fu_969_p3 = ((icmp_ln63_fu_929_p2[0:0] == 1'b1) ? i_5_fu_953_p3 : i_4_fu_128);

assign i_fu_935_p2 = (i_4_fu_128 + 32'd1);

assign icmp_ln40_fu_838_p2 = ((ap_sig_allocacmp_idx_2 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_929_p2 = ((j_fu_923_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_941_p2 = ((i_fu_935_p2 == 32'd64) ? 1'b1 : 1'b0);

assign j_6_fu_985_p3 = ((icmp_ln63_fu_929_p2[0:0] == 1'b1) ? 32'd0 : j_fu_923_p2);

assign j_fu_923_p2 = (j_3_fu_136 + 32'd4);

assign lshr_ln2_fu_1094_p4 = {{add_ln48_fu_1088_p2[11:1]}};

assign lshr_ln3_fu_1149_p4 = {{add_ln49_fu_1143_p2[11:1]}};

assign lshr_ln4_fu_1204_p4 = {{add_ln50_fu_1198_p2[11:1]}};

assign lshr_ln_fu_1039_p4 = {{addr_fu_1015_p2[11:1]}};

assign m_axi_data_ARADDR = 64'd0;

assign m_axi_data_ARBURST = 2'd0;

assign m_axi_data_ARCACHE = 4'd0;

assign m_axi_data_ARID = 1'd0;

assign m_axi_data_ARLEN = 32'd0;

assign m_axi_data_ARLOCK = 2'd0;

assign m_axi_data_ARPROT = 3'd0;

assign m_axi_data_ARQOS = 4'd0;

assign m_axi_data_ARREGION = 4'd0;

assign m_axi_data_ARSIZE = 3'd0;

assign m_axi_data_ARUSER = 1'd0;

assign m_axi_data_ARVALID = 1'b0;

assign m_axi_data_AWADDR = 64'd0;

assign m_axi_data_AWBURST = 2'd0;

assign m_axi_data_AWCACHE = 4'd0;

assign m_axi_data_AWID = 1'd0;

assign m_axi_data_AWLEN = 32'd0;

assign m_axi_data_AWLOCK = 2'd0;

assign m_axi_data_AWPROT = 3'd0;

assign m_axi_data_AWQOS = 4'd0;

assign m_axi_data_AWREGION = 4'd0;

assign m_axi_data_AWSIZE = 3'd0;

assign m_axi_data_AWUSER = 1'd0;

assign m_axi_data_AWVALID = 1'b0;

assign m_axi_data_BREADY = 1'b0;

assign m_axi_data_WDATA = 64'd0;

assign m_axi_data_WID = 1'd0;

assign m_axi_data_WLAST = 1'b0;

assign m_axi_data_WSTRB = 8'd0;

assign m_axi_data_WUSER = 1'd0;

assign m_axi_data_WVALID = 1'b0;

assign reg_id_6_fu_961_p3 = ((icmp_ln66_fu_941_p2[0:0] == 1'b1) ? add_ln68_fu_947_p2 : reg_id_fu_132);

assign reg_id_7_fu_977_p3 = ((icmp_ln63_fu_929_p2[0:0] == 1'b1) ? reg_id_6_fu_961_p3 : reg_id_fu_132);

assign shl_ln_fu_1008_p3 = {{trunc_ln11_reg_1277}, {6'd0}};

assign trunc_ln11_2_fu_878_p1 = j_3_fu_136[0:0];

assign trunc_ln11_fu_874_p1 = i_4_fu_128[5:0];

assign trunc_ln16_fu_882_p1 = m_axi_data_RDATA[15:0];

assign trunc_ln40_fu_870_p1 = j_3_fu_136[11:0];

assign trunc_ln47_fu_886_p1 = reg_id_fu_132[2:0];

assign zext_ln1669_1_fu_1159_p1 = lshr_ln3_fu_1149_p4;

assign zext_ln1669_fu_1104_p1 = lshr_ln2_fu_1094_p4;

assign zext_ln47_1_fu_1214_p1 = lshr_ln4_fu_1204_p4;

assign zext_ln47_fu_1049_p1 = lshr_ln_fu_1039_p4;

endmodule //corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1
