timestamp 1488315962
version 8.1
tech scmos
style AMI0.5um(amic5)from:T24H
scale 1000 1 30
resistclasses 82200 105200 808000 808000 1 22000 40300 40300 90 90 50
use alu_ctl alu_ctl_0 1 0 0 0 1 983
use alt_alu_8 alt_alu_8_0 1 0 0 0 1 1
node "result0" 0 157.8 343 43 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result1" 0 157.8 343 154 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result2" 0 157.8 342 263 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result3" 0 157.8 342 373 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result4" 0 157.8 343 483 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result5" 0 157.8 347 581 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result6" 0 157.8 352 703 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "result7" 0 157.8 367 812 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14
node "alu_op1" 0 182.4 23 1040 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "alu_op0" 0 182.4 23 1060 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "funct5" 0 182.4 24 1081 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "funct4" 0 182.4 24 1111 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "funct3" 0 182.4 24 1151 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "funct2" 0 182.4 24 1180 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "funct1" 0 182.4 24 1210 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "funct0" 0 182.4 25 1251 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16
node "a0" 0 444 6 48 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b0" 0 444 6 61 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a1" 0 444 6 160 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b1" 0 444 6 173 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a2" 0 444 6 268 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b2" 0 444 6 281 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a3" 0 444 6 378 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b3" 0 444 6 391 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a4" 0 444 6 488 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b4" 0 444 6 501 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a5" 0 444 6 598 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b5" 0 444 6 611 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a6" 0 444 6 708 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b6" 0 444 6 721 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "a7" 0 444 6 818 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "b7" 0 444 6 831 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16
node "m2_306_983#" 1 2582.4 306 983 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 264 140 0 0
node "m2_267_983#" 1 2545.2 267 983 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 260 138 0 0
node "op2" 2 4182 186 983 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0
equiv "op2" "op2"
node "op3" 2 4182 106 983 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0
equiv "op3" "op3"
node "op4" 2 4182 90 983 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 436 226 0 0
equiv "op4" "op4"
node "op5" 2 4070.4 62 881 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 424 220 0 0
equiv "op5" "op5"
node "op6" 3 4741.2 47 879 v2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 440 236 78 38
equiv "op6" "op6"
node "op1" 0 238.8 306 994 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "op0" 0 238.8 266 994 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0
node "m1_366_368#" 0 628.8 366 368 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 16 16 0 0
node "Gnd!" 0 374.4 122 773 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "Vdd!" 0 374.4 122 863 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "Vdd!" 0 898.2 142 1027 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 34 0 0 0 0
node "Gnd!" 0 898.2 147 1052 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 34 0 0 0 0
cap "op0" "alt_alu_8_0/invbuf_4x_0/Vdd!" 516.24
cap "alt_alu_8_0/invbuf_4x_1/Vdd!" "op1" 516.24
merge "alu_ctl_0/funct[1]" "funct1" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_8_0/b6" "b6" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/b5" "b5" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/result2" "result2" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alu_ctl_0/funct[2]" "funct2" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_8_0/b7" "b7" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/result3" "result3" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alu_ctl_0/funct[4]" "funct4" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alu_ctl_0/funct[3]" "funct3" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alu_ctl_0/op[3]" "alt_alu_8_0/op3" -370.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -24 0 0
merge "alt_alu_8_0/op3" "op3"
merge "alt_alu_8_0/result4" "result4" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alu_ctl_0/funct[5]" "funct5" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_8_0/result6" "result6" -152.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6 -14
merge "alt_alu_8_0/result5" "result5" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alt_alu_8_0/result0" "result0" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alt_alu_8_0/op0" "alu_ctl_0/op[0]" -1017.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27 -42 0 0
merge "alu_ctl_0/op[0]" "op0"
merge "op0" "m2_267_983#"
merge "alt_alu_8_0/op1" "alu_ctl_0/op[1]" -1014.15 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1 -44 0 0
merge "alu_ctl_0/op[1]" "op1"
merge "op1" "m2_306_983#"
merge "alt_alu_8_0/result7" "result7" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alt_alu_8_0/result1" "result1" -157.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14
merge "alu_ctl_0/op[2]" "alt_alu_8_0/op2" -395.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 -24 0 0
merge "alt_alu_8_0/op2" "op2"
merge "alu_ctl_0/op[4]" "alt_alu_8_0/op4" -362.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 -24 0 0
merge "alt_alu_8_0/op4" "op4"
merge "alu_ctl_0/op[5]" "alt_alu_8_0/op5" -328.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 -20 0 0
merge "alt_alu_8_0/op5" "op5"
merge "alu_ctl_0/op[6]" "alt_alu_8_0/op6" -481.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -28 0 0
merge "alt_alu_8_0/op6" "op6"
merge "alt_alu_8_0/a0" "a0" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/a1" "a1" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/a2" "a2" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alu_ctl_0/funct[0]" "funct0" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_8_0/a4" "a4" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/zero" "m1_366_368#" -628.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16 0 0
merge "alt_alu_8_0/a3" "a3" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/a5" "a5" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/a6" "a6" -381 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 -16 12 -16
merge "alt_alu_8_0/a7" "a7" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alu_ctl_0/alu_op[0]" "alu_op0" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alu_ctl_0/m1_30_40#" "alt_alu_8_0/alt_alu_slice_less_5/fulladder_0/Vdd!" -1272.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -88 -50 0 0 0 0
merge "alt_alu_8_0/alt_alu_slice_less_5/fulladder_0/Vdd!" "Vdd!"
merge "alt_alu_8_0/b0" "b0" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alu_ctl_0/m1_55_65#" "alt_alu_8_0/alt_alu_slice_less_5/mux4_dp_1x_0/Gnd!" -1272.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -88 -50 0 0 0 0
merge "alt_alu_8_0/alt_alu_slice_less_5/mux4_dp_1x_0/Gnd!" "Gnd!"
merge "alt_alu_8_0/b1" "b1" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alt_alu_8_0/b3" "b3" -390 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 -16 8 -16
merge "alt_alu_8_0/b2" "b2" -444 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16 -16 -16
merge "alu_ctl_0/alu_op[1]" "alu_op1" -182.4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -16
merge "alt_alu_8_0/b4" "b4" -549.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16 -20 -16 -20
