# First-In-First-Out
Design and Verification of FIFO using Verilog HDL
