Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\reg_stanga_dreapta.vhd" into library work
Parsing entity <reg_4>.
Parsing architecture <reg_4x> of entity <reg_4>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\reg_litera_cu_litera.vhd" into library work
Parsing entity <reg_3>.
Parsing architecture <reg_3x> of entity <reg_3>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\Reg_Afisare.vhd" into library work
Parsing entity <reg_1>.
Parsing architecture <reg_1x> of entity <reg_1>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\reg_2.vhd" into library work
Parsing entity <reg_2>.
Parsing architecture <reg_2x> of entity <reg_2>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\numarator_alegere.vhd" into library work
Parsing entity <numarator_alegere>.
Parsing architecture <Behavioral> of entity <numarator_alegere>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\mux_iesire.vhd" into library work
Parsing entity <mux_iesire>.
Parsing architecture <Behavioral> of entity <mux_iesire>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\Divizor.vhd" into library work
Parsing entity <Divizor>.
Parsing architecture <Behavioral> of entity <divizor>.
Parsing VHDL file "C:\Users\Adina\Desktop\Proiect PSN\Proiect\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <Divizor> (architecture <Behavioral>) from library <work>.

Elaborating entity <numarator_alegere> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_1> (architecture <reg_1x>) from library <work>.

Elaborating entity <reg_2> (architecture <reg_2x>) from library <work>.

Elaborating entity <reg_3> (architecture <reg_3x>) from library <work>.

Elaborating entity <reg_4> (architecture <reg_4x>) from library <work>.

Elaborating entity <mux_iesire> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\top.vhd".
    Found 2-bit register for signal <stare>.
    Found finite state machine <FSM_0> for signal <stare>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <Divizor>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\Divizor.vhd".
    Found 30-bit register for signal <clkdiv>.
    Found 30-bit adder for signal <clkdiv[29]_GND_6_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <Divizor> synthesized.

Synthesizing Unit <numarator_alegere>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\numarator_alegere.vhd".
    Found 2-bit register for signal <num>.
    Found 2-bit adder for signal <num[1]_GND_7_o_add_0_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <numarator_alegere> synthesized.

Synthesizing Unit <reg_1>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\Reg_Afisare.vhd".
    Found 2-bit register for signal <cx>.
    Found 2-bit adder for signal <cx[1]_GND_8_o_add_0_OUT> created at line 43.
    Found 4x11-bit Read Only RAM for signal <_n0017>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <reg_1> synthesized.

Synthesizing Unit <reg_2>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\reg_2.vhd".
    Found 2-bit register for signal <cx>.
    Found 1-bit register for signal <i<30>>.
    Found 1-bit register for signal <i<29>>.
    Found 1-bit register for signal <i<28>>.
    Found 1-bit register for signal <i<27>>.
    Found 1-bit register for signal <i<26>>.
    Found 1-bit register for signal <i<25>>.
    Found 1-bit register for signal <i<24>>.
    Found 1-bit register for signal <i<23>>.
    Found 1-bit register for signal <i<22>>.
    Found 1-bit register for signal <i<21>>.
    Found 1-bit register for signal <i<20>>.
    Found 1-bit register for signal <i<19>>.
    Found 1-bit register for signal <i<18>>.
    Found 1-bit register for signal <i<17>>.
    Found 1-bit register for signal <i<16>>.
    Found 1-bit register for signal <i<15>>.
    Found 1-bit register for signal <i<14>>.
    Found 1-bit register for signal <i<13>>.
    Found 1-bit register for signal <i<12>>.
    Found 1-bit register for signal <i<11>>.
    Found 1-bit register for signal <i<10>>.
    Found 1-bit register for signal <i<9>>.
    Found 1-bit register for signal <i<8>>.
    Found 1-bit register for signal <i<7>>.
    Found 1-bit register for signal <i<6>>.
    Found 1-bit register for signal <i<5>>.
    Found 1-bit register for signal <i<4>>.
    Found 1-bit register for signal <i<3>>.
    Found 1-bit register for signal <i<2>>.
    Found 1-bit register for signal <i<1>>.
    Found 1-bit register for signal <i<0>>.
    Found 2-bit adder for signal <cx[1]_GND_9_o_add_0_OUT> created at line 44.
    Found 31-bit adder for signal <i[30]_GND_9_o_add_2_OUT> created at line 46.
    Found 4x4-bit Read Only RAM for signal <anod2>
    Found 4x7-bit Read Only RAM for signal <cx[1]_GND_9_o_wide_mux_7_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <reg_2> synthesized.

Synthesizing Unit <reg_3>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\reg_litera_cu_litera.vhd".
    Found 2-bit register for signal <cx>.
    Found 1-bit register for signal <i<31>>.
    Found 1-bit register for signal <i<30>>.
    Found 1-bit register for signal <i<29>>.
    Found 1-bit register for signal <i<28>>.
    Found 1-bit register for signal <i<27>>.
    Found 1-bit register for signal <i<26>>.
    Found 1-bit register for signal <i<25>>.
    Found 1-bit register for signal <i<24>>.
    Found 1-bit register for signal <i<23>>.
    Found 1-bit register for signal <i<22>>.
    Found 1-bit register for signal <i<21>>.
    Found 1-bit register for signal <i<20>>.
    Found 1-bit register for signal <i<19>>.
    Found 1-bit register for signal <i<18>>.
    Found 1-bit register for signal <i<17>>.
    Found 1-bit register for signal <i<16>>.
    Found 1-bit register for signal <i<15>>.
    Found 1-bit register for signal <i<14>>.
    Found 1-bit register for signal <i<13>>.
    Found 1-bit register for signal <i<12>>.
    Found 1-bit register for signal <i<11>>.
    Found 1-bit register for signal <i<10>>.
    Found 1-bit register for signal <i<9>>.
    Found 1-bit register for signal <i<8>>.
    Found 1-bit register for signal <i<7>>.
    Found 1-bit register for signal <i<6>>.
    Found 1-bit register for signal <i<5>>.
    Found 1-bit register for signal <i<4>>.
    Found 1-bit register for signal <i<3>>.
    Found 1-bit register for signal <i<2>>.
    Found 1-bit register for signal <i<1>>.
    Found 1-bit register for signal <i<0>>.
    Found 2-bit adder for signal <cx[1]_GND_10_o_add_0_OUT> created at line 42.
    Found 32-bit adder for signal <i[31]_GND_10_o_add_2_OUT> created at line 44.
    Found 4x7-bit Read Only RAM for signal <cx[1]_PWR_10_o_wide_mux_6_OUT>
    Found 4x4-bit Read Only RAM for signal <cx[1]_PWR_10_o_wide_mux_7_OUT>
    Found 4x7-bit Read Only RAM for signal <cx[1]_PWR_10_o_wide_mux_8_OUT>
    Found 4x7-bit Read Only RAM for signal <cx[1]_PWR_10_o_wide_mux_10_OUT>
    Found 4x7-bit Read Only RAM for signal <cx[1]_GND_10_o_wide_mux_12_OUT>
    Found 4x4-bit Read Only RAM for signal <cx[1]_PWR_10_o_wide_mux_13_OUT>
    Found 7-bit 4-to-1 multiplexer for signal <_n0177> created at line 30.
    Summary:
	inferred   6 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <reg_3> synthesized.

Synthesizing Unit <reg_4>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\reg_stanga_dreapta.vhd".
    Found 7-bit register for signal <n1>.
    Found 7-bit register for signal <n2>.
    Found 7-bit register for signal <n3>.
    Found 7-bit register for signal <n0>.
    Found 2-bit register for signal <cx>.
    Found 2-bit adder for signal <cx[1]_GND_11_o_add_0_OUT> created at line 45.
    Found 4x4-bit Read Only RAM for signal <anod4>
    Found 7-bit 4-to-1 multiplexer for signal <catod4> created at line 60.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <reg_4> synthesized.

Synthesizing Unit <mux_iesire>.
    Related source file is "C:\Users\Adina\Desktop\Proiect PSN\Proiect\mux_iesire.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <anod> created at line 52.
    Found 7-bit 4-to-1 multiplexer for signal <catod> created at line 52.
    Summary:
	inferred   2 Multiplexer(s).
Unit <mux_iesire> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 4x11-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 4
 4x7-bit single-port Read Only RAM                     : 5
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 5
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 73
 1-bit register                                        : 63
 2-bit register                                        : 5
 30-bit register                                       : 1
 7-bit register                                        : 4
# Multiplexers                                         : 71
 1-bit 2-to-1 multiplexer                              : 63
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divizor>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <Divizor> synthesized (advanced).

Synthesizing (advanced) Unit <numarator_alegere>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <numarator_alegere> synthesized (advanced).

Synthesizing (advanced) Unit <reg_1>.
The following registers are absorbed into counter <cx>: 1 register on signal <cx>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0017> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 11-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reg_1> synthesized (advanced).

Synthesizing (advanced) Unit <reg_2>.
The following registers are absorbed into counter <cx>: 1 register on signal <cx>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anod2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anod2>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_GND_9_o_wide_mux_7_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reg_2> synthesized (advanced).

Synthesizing (advanced) Unit <reg_3>.
The following registers are absorbed into counter <cx>: 1 register on signal <cx>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_PWR_10_o_wide_mux_6_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_PWR_10_o_wide_mux_7_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_PWR_10_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_PWR_10_o_wide_mux_10_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_GND_10_o_wide_mux_12_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cx[1]_PWR_10_o_wide_mux_13_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reg_3> synthesized (advanced).

Synthesizing (advanced) Unit <reg_4>.
The following registers are absorbed into counter <cx>: 1 register on signal <cx>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anod4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cx>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anod4>         |          |
    -----------------------------------------------------------------------
Unit <reg_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 4x11-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 4
 4x7-bit single-port distributed Read Only RAM         : 5
# Adders/Subtractors                                   : 2
 31-bit adder                                          : 1
 32-bit adder                                          : 1
# Counters                                             : 6
 2-bit up counter                                      : 5
 30-bit up counter                                     : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 63
 1-bit 4-to-1 multiplexer                              : 7
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stare[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 a     | 00
 b     | 01
 c     | 11
-------------------
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    i_31 in unit <reg_3>
    i_0 in unit <reg_3>
    i_1 in unit <reg_3>
    i_2 in unit <reg_3>
    i_3 in unit <reg_3>
    i_5 in unit <reg_3>
    i_6 in unit <reg_3>
    i_4 in unit <reg_3>
    i_7 in unit <reg_3>
    i_8 in unit <reg_3>
    i_9 in unit <reg_3>
    i_10 in unit <reg_3>
    i_11 in unit <reg_3>
    i_12 in unit <reg_3>
    i_14 in unit <reg_3>
    i_15 in unit <reg_3>
    i_13 in unit <reg_3>
    i_16 in unit <reg_3>
    i_17 in unit <reg_3>
    i_19 in unit <reg_3>
    i_20 in unit <reg_3>
    i_18 in unit <reg_3>
    i_21 in unit <reg_3>
    i_22 in unit <reg_3>
    i_24 in unit <reg_3>
    i_25 in unit <reg_3>
    i_23 in unit <reg_3>
    i_26 in unit <reg_3>
    i_27 in unit <reg_3>
    i_28 in unit <reg_3>
    i_29 in unit <reg_3>
    i_30 in unit <reg_3>
    i_30 in unit <reg_2>
    i_0 in unit <reg_2>
    i_1 in unit <reg_2>
    i_2 in unit <reg_2>
    i_3 in unit <reg_2>
    i_4 in unit <reg_2>
    i_5 in unit <reg_2>
    i_6 in unit <reg_2>
    i_7 in unit <reg_2>
    i_8 in unit <reg_2>
    i_9 in unit <reg_2>
    i_10 in unit <reg_2>
    i_11 in unit <reg_2>
    i_12 in unit <reg_2>
    i_13 in unit <reg_2>
    i_14 in unit <reg_2>
    i_15 in unit <reg_2>
    i_16 in unit <reg_2>
    i_17 in unit <reg_2>
    i_18 in unit <reg_2>
    i_19 in unit <reg_2>
    i_20 in unit <reg_2>
    i_21 in unit <reg_2>
    i_22 in unit <reg_2>
    i_23 in unit <reg_2>
    i_24 in unit <reg_2>
    i_26 in unit <reg_2>
    i_27 in unit <reg_2>
    i_25 in unit <reg_2>
    i_28 in unit <reg_2>
    i_29 in unit <reg_2>


Optimizing unit <top> ...

Optimizing unit <reg_2> ...

Optimizing unit <reg_3> ...

Optimizing unit <reg_4> ...
WARNING:Xst:1293 - FF/Latch <reg4/n1_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg4/n1_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg4/n2_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg4/n2_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg4/n3_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg4/n3_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg4/n0_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg4/n0_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <reg4/n0_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <reg4/n2_1> <reg4/n2_0> 
INFO:Xst:2261 - The FF/Latch <reg4/n0_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <reg4/n0_2> 
INFO:Xst:2261 - The FF/Latch <reg4/n1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <reg4/n1_0> 
INFO:Xst:2261 - The FF/Latch <reg4/n1_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <reg4/n1_2> 
INFO:Xst:2261 - The FF/Latch <reg4/n2_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <reg4/n2_2> 
INFO:Xst:2261 - The FF/Latch <reg4/n3_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <reg4/n3_2> 
INFO:Xst:3203 - The FF/Latch <reg4/n0_3> in Unit <top> is the opposite to the following 3 FFs/Latches, which will be removed : <reg4/n0_1> <reg4/n0_0> <reg4/n2_3> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <reg4/n1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <reg4/n3_3> 
INFO:Xst:2261 - The FF/Latch <reg4/n1_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <reg4/n3_1> <reg4/n3_0> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 175
 Flip-Flops                                            : 175

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 529
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 90
#      LUT2                        : 9
#      LUT3                        : 66
#      LUT4                        : 1
#      LUT5                        : 82
#      LUT6                        : 87
#      MUXCY                       : 90
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 238
#      FD                          : 2
#      FDC                         : 105
#      FDCE                        : 2
#      FDP                         : 66
#      LDC                         : 63
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             238  out of  126800     0%  
 Number of Slice LUTs:                  342  out of  63400     0%  
    Number used as Logic:               342  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    438
   Number with an unused Flip Flop:     200  out of    438    45%  
   Number with an unused LUT:            96  out of    438    21%  
   Number of fully used LUT-FF pairs:   142  out of    438    32%  
   Number of unique control sets:       194

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
clk                                                            | BUFGP                  | 32    |
div/clkdiv_15                                                  | NONE(reg1/cx_0)        | 8     |
div/clkdiv_29                                                  | NONE(numarator/num_0)  | 2     |
div/clkdiv_24                                                  | BUFG                   | 133   |
reg2/GND_9_o_i[30]_AND_1_o(reg2/GND_9_o_i[30]_AND_1_o1:O)      | NONE(*)(reg2/i_30_LDC) | 1     |
reg2/GND_9_o_i[0]_AND_61_o(reg2/GND_9_o_i[0]_AND_61_o1:O)      | NONE(*)(reg2/i_0_LDC)  | 1     |
reg2/GND_9_o_i[1]_AND_59_o(reg2/GND_9_o_i[1]_AND_59_o1:O)      | NONE(*)(reg2/i_1_LDC)  | 1     |
reg2/GND_9_o_i[2]_AND_57_o(reg2/GND_9_o_i[2]_AND_57_o1:O)      | NONE(*)(reg2/i_2_LDC)  | 1     |
reg2/GND_9_o_i[3]_AND_55_o(reg2/GND_9_o_i[3]_AND_55_o1:O)      | NONE(*)(reg2/i_3_LDC)  | 1     |
reg2/GND_9_o_i[4]_AND_53_o(reg2/GND_9_o_i[4]_AND_53_o1:O)      | NONE(*)(reg2/i_4_LDC)  | 1     |
reg2/GND_9_o_i[5]_AND_51_o(reg2/GND_9_o_i[5]_AND_51_o1:O)      | NONE(*)(reg2/i_5_LDC)  | 1     |
reg2/GND_9_o_i[6]_AND_49_o(reg2/GND_9_o_i[6]_AND_49_o1:O)      | NONE(*)(reg2/i_6_LDC)  | 1     |
reg2/GND_9_o_i[7]_AND_47_o(reg2/GND_9_o_i[7]_AND_47_o1:O)      | NONE(*)(reg2/i_7_LDC)  | 1     |
reg2/GND_9_o_i[8]_AND_45_o(reg2/GND_9_o_i[8]_AND_45_o1:O)      | NONE(*)(reg2/i_8_LDC)  | 1     |
reg2/GND_9_o_i[9]_AND_43_o(reg2/GND_9_o_i[9]_AND_43_o1:O)      | NONE(*)(reg2/i_9_LDC)  | 1     |
reg2/GND_9_o_i[10]_AND_41_o(reg2/GND_9_o_i[10]_AND_41_o1:O)    | NONE(*)(reg2/i_10_LDC) | 1     |
reg2/GND_9_o_i[11]_AND_39_o(reg2/GND_9_o_i[11]_AND_39_o1:O)    | NONE(*)(reg2/i_11_LDC) | 1     |
reg2/GND_9_o_i[12]_AND_37_o(reg2/GND_9_o_i[12]_AND_37_o1:O)    | NONE(*)(reg2/i_12_LDC) | 1     |
reg2/GND_9_o_i[13]_AND_35_o(reg2/GND_9_o_i[13]_AND_35_o1:O)    | NONE(*)(reg2/i_13_LDC) | 1     |
reg2/GND_9_o_i[14]_AND_33_o(reg2/GND_9_o_i[14]_AND_33_o1:O)    | NONE(*)(reg2/i_14_LDC) | 1     |
reg2/GND_9_o_i[15]_AND_31_o(reg2/GND_9_o_i[15]_AND_31_o1:O)    | NONE(*)(reg2/i_15_LDC) | 1     |
reg2/GND_9_o_i[16]_AND_29_o(reg2/GND_9_o_i[16]_AND_29_o1:O)    | NONE(*)(reg2/i_16_LDC) | 1     |
reg2/GND_9_o_i[17]_AND_27_o(reg2/GND_9_o_i[17]_AND_27_o1:O)    | NONE(*)(reg2/i_17_LDC) | 1     |
reg2/GND_9_o_i[18]_AND_25_o(reg2/GND_9_o_i[18]_AND_25_o1:O)    | NONE(*)(reg2/i_18_LDC) | 1     |
reg2/GND_9_o_i[19]_AND_23_o(reg2/GND_9_o_i[19]_AND_23_o1:O)    | NONE(*)(reg2/i_19_LDC) | 1     |
reg2/GND_9_o_i[20]_AND_21_o(reg2/GND_9_o_i[20]_AND_21_o1:O)    | NONE(*)(reg2/i_20_LDC) | 1     |
reg2/GND_9_o_i[21]_AND_19_o(reg2/GND_9_o_i[21]_AND_19_o1:O)    | NONE(*)(reg2/i_21_LDC) | 1     |
reg2/GND_9_o_i[22]_AND_17_o(reg2/GND_9_o_i[22]_AND_17_o1:O)    | NONE(*)(reg2/i_22_LDC) | 1     |
reg2/GND_9_o_i[23]_AND_15_o(reg2/GND_9_o_i[23]_AND_15_o1:O)    | NONE(*)(reg2/i_23_LDC) | 1     |
reg2/GND_9_o_i[24]_AND_13_o(reg2/GND_9_o_i[24]_AND_13_o1:O)    | NONE(*)(reg2/i_24_LDC) | 1     |
reg2/GND_9_o_i[26]_AND_9_o(reg2/GND_9_o_i[26]_AND_9_o1:O)      | NONE(*)(reg2/i_26_LDC) | 1     |
reg2/GND_9_o_i[27]_AND_7_o(reg2/GND_9_o_i[27]_AND_7_o1:O)      | NONE(*)(reg2/i_27_LDC) | 1     |
reg2/GND_9_o_i[25]_AND_11_o(reg2/GND_9_o_i[25]_AND_11_o1:O)    | NONE(*)(reg2/i_25_LDC) | 1     |
reg2/GND_9_o_i[28]_AND_5_o(reg2/GND_9_o_i[28]_AND_5_o1:O)      | NONE(*)(reg2/i_28_LDC) | 1     |
reg2/GND_9_o_i[29]_AND_3_o(reg2/GND_9_o_i[29]_AND_3_o1:O)      | NONE(*)(reg2/i_29_LDC) | 1     |
reg3/GND_10_o_i[31]_AND_68_o(reg3/GND_10_o_i[31]_AND_68_o1:O)  | NONE(*)(reg3/i_31_LDC) | 1     |
reg3/GND_10_o_i[0]_AND_130_o(reg3/GND_10_o_i[0]_AND_130_o1:O)  | NONE(*)(reg3/i_0_LDC)  | 1     |
reg3/GND_10_o_i[1]_AND_128_o(reg3/GND_10_o_i[1]_AND_128_o1:O)  | NONE(*)(reg3/i_1_LDC)  | 1     |
reg3/GND_10_o_i[2]_AND_126_o(reg3/GND_10_o_i[2]_AND_126_o1:O)  | NONE(*)(reg3/i_2_LDC)  | 1     |
reg3/GND_10_o_i[3]_AND_124_o(reg3/GND_10_o_i[3]_AND_124_o1:O)  | NONE(*)(reg3/i_3_LDC)  | 1     |
reg3/GND_10_o_i[5]_AND_120_o(reg3/GND_10_o_i[5]_AND_120_o1:O)  | NONE(*)(reg3/i_5_LDC)  | 1     |
reg3/GND_10_o_i[6]_AND_118_o(reg3/GND_10_o_i[6]_AND_118_o1:O)  | NONE(*)(reg3/i_6_LDC)  | 1     |
reg3/GND_10_o_i[4]_AND_122_o(reg3/GND_10_o_i[4]_AND_122_o1:O)  | NONE(*)(reg3/i_4_LDC)  | 1     |
reg3/GND_10_o_i[7]_AND_116_o(reg3/GND_10_o_i[7]_AND_116_o1:O)  | NONE(*)(reg3/i_7_LDC)  | 1     |
reg3/GND_10_o_i[8]_AND_114_o(reg3/GND_10_o_i[8]_AND_114_o1:O)  | NONE(*)(reg3/i_8_LDC)  | 1     |
reg3/GND_10_o_i[9]_AND_112_o(reg3/GND_10_o_i[9]_AND_112_o1:O)  | NONE(*)(reg3/i_9_LDC)  | 1     |
reg3/GND_10_o_i[10]_AND_110_o(reg3/GND_10_o_i[10]_AND_110_o1:O)| NONE(*)(reg3/i_10_LDC) | 1     |
reg3/GND_10_o_i[11]_AND_108_o(reg3/GND_10_o_i[11]_AND_108_o1:O)| NONE(*)(reg3/i_11_LDC) | 1     |
reg3/GND_10_o_i[12]_AND_106_o(reg3/GND_10_o_i[12]_AND_106_o1:O)| NONE(*)(reg3/i_12_LDC) | 1     |
reg3/GND_10_o_i[14]_AND_102_o(reg3/GND_10_o_i[14]_AND_102_o1:O)| NONE(*)(reg3/i_14_LDC) | 1     |
reg3/GND_10_o_i[15]_AND_100_o(reg3/GND_10_o_i[15]_AND_100_o1:O)| NONE(*)(reg3/i_15_LDC) | 1     |
reg3/GND_10_o_i[13]_AND_104_o(reg3/GND_10_o_i[13]_AND_104_o1:O)| NONE(*)(reg3/i_13_LDC) | 1     |
reg3/GND_10_o_i[16]_AND_98_o(reg3/GND_10_o_i[16]_AND_98_o1:O)  | NONE(*)(reg3/i_16_LDC) | 1     |
reg3/GND_10_o_i[17]_AND_96_o(reg3/GND_10_o_i[17]_AND_96_o1:O)  | NONE(*)(reg3/i_17_LDC) | 1     |
reg3/GND_10_o_i[19]_AND_92_o(reg3/GND_10_o_i[19]_AND_92_o1:O)  | NONE(*)(reg3/i_19_LDC) | 1     |
reg3/GND_10_o_i[20]_AND_90_o(reg3/GND_10_o_i[20]_AND_90_o1:O)  | NONE(*)(reg3/i_20_LDC) | 1     |
reg3/GND_10_o_i[18]_AND_94_o(reg3/GND_10_o_i[18]_AND_94_o1:O)  | NONE(*)(reg3/i_18_LDC) | 1     |
reg3/GND_10_o_i[21]_AND_88_o(reg3/GND_10_o_i[21]_AND_88_o1:O)  | NONE(*)(reg3/i_21_LDC) | 1     |
reg3/GND_10_o_i[22]_AND_86_o(reg3/GND_10_o_i[22]_AND_86_o1:O)  | NONE(*)(reg3/i_22_LDC) | 1     |
reg3/GND_10_o_i[24]_AND_82_o(reg3/GND_10_o_i[24]_AND_82_o1:O)  | NONE(*)(reg3/i_24_LDC) | 1     |
reg3/GND_10_o_i[25]_AND_80_o(reg3/GND_10_o_i[25]_AND_80_o1:O)  | NONE(*)(reg3/i_25_LDC) | 1     |
reg3/GND_10_o_i[23]_AND_84_o(reg3/GND_10_o_i[23]_AND_84_o1:O)  | NONE(*)(reg3/i_23_LDC) | 1     |
reg3/GND_10_o_i[26]_AND_78_o(reg3/GND_10_o_i[26]_AND_78_o1:O)  | NONE(*)(reg3/i_26_LDC) | 1     |
reg3/GND_10_o_i[27]_AND_76_o(reg3/GND_10_o_i[27]_AND_76_o1:O)  | NONE(*)(reg3/i_27_LDC) | 1     |
reg3/GND_10_o_i[28]_AND_74_o(reg3/GND_10_o_i[28]_AND_74_o1:O)  | NONE(*)(reg3/i_28_LDC) | 1     |
reg3/GND_10_o_i[29]_AND_72_o(reg3/GND_10_o_i[29]_AND_72_o1:O)  | NONE(*)(reg3/i_29_LDC) | 1     |
reg3/GND_10_o_i[30]_AND_70_o(reg3/GND_10_o_i[30]_AND_70_o1:O)  | NONE(*)(reg3/i_30_LDC) | 1     |
---------------------------------------------------------------+------------------------+-------+
(*) These 63 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.694ns (Maximum Frequency: 270.683MHz)
   Minimum input arrival time before clock: 0.643ns
   Maximum output required time after clock: 4.128ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.128ns (frequency: 469.859MHz)
  Total number of paths / destination ports: 527 / 62
-------------------------------------------------------------------------
Delay:               2.128ns (Levels of Logic = 31)
  Source:            div/clkdiv_0 (FF)
  Destination:       div/clkdiv_29 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: div/clkdiv_0 to div/clkdiv_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.279  div/clkdiv_0 (div/clkdiv_0)
     INV:I->O              1   0.113   0.000  div/Mcount_clkdiv_lut<0>_INV_0 (div/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.353   0.000  div/Mcount_clkdiv_cy<0> (div/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<1> (div/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<2> (div/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<3> (div/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<4> (div/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<5> (div/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<6> (div/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<7> (div/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<8> (div/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<9> (div/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<10> (div/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<11> (div/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<12> (div/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<13> (div/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<14> (div/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<15> (div/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<16> (div/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<17> (div/Mcount_clkdiv_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<18> (div/Mcount_clkdiv_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<19> (div/Mcount_clkdiv_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<20> (div/Mcount_clkdiv_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<21> (div/Mcount_clkdiv_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<22> (div/Mcount_clkdiv_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<23> (div/Mcount_clkdiv_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<24> (div/Mcount_clkdiv_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<25> (div/Mcount_clkdiv_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<26> (div/Mcount_clkdiv_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  div/Mcount_clkdiv_cy<27> (div/Mcount_clkdiv_cy<27>)
     MUXCY:CI->O           0   0.023   0.000  div/Mcount_clkdiv_cy<28> (div/Mcount_clkdiv_cy<28>)
     XORCY:CI->O           1   0.370   0.000  div/Mcount_clkdiv_xor<29> (Result<29>)
     FDC:D                     0.008          div/clkdiv_29
    ----------------------------------------
    Total                      2.128ns (1.849ns logic, 0.279ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div/clkdiv_15'
  Clock period: 1.082ns (frequency: 924.300MHz)
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Delay:               1.082ns (Levels of Logic = 1)
  Source:            reg3/cx_0 (FF)
  Destination:       reg3/cx_0 (FF)
  Source Clock:      div/clkdiv_15 rising
  Destination Clock: div/clkdiv_15 rising

  Data Path: reg3/cx_0 to reg3/cx_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.321  reg3/cx_0 (reg3/cx_0)
     INV:I->O              1   0.113   0.279  reg3/Mcount_cx_xor<0>11_INV_0 (reg3/Result<0>)
     FDC:D                     0.008          reg3/cx_0
    ----------------------------------------
    Total                      1.082ns (0.482ns logic, 0.600ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div/clkdiv_29'
  Clock period: 1.097ns (frequency: 911.910MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.097ns (Levels of Logic = 1)
  Source:            numarator/num_0 (FF)
  Destination:       numarator/num_0 (FF)
  Source Clock:      div/clkdiv_29 rising
  Destination Clock: div/clkdiv_29 rising

  Data Path: numarator/num_0 to numarator/num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.361   0.335  numarator/num_0 (numarator/num_0)
     INV:I->O              1   0.113   0.279  numarator/Mcount_num_xor<0>11_INV_0 (Result<0>1)
     FDCE:D                    0.008          numarator/num_0
    ----------------------------------------
    Total                      1.097ns (0.482ns logic, 0.615ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'div/clkdiv_24'
  Clock period: 3.694ns (frequency: 270.683MHz)
  Total number of paths / destination ports: 8323 / 259
-------------------------------------------------------------------------
Delay:               3.694ns (Levels of Logic = 4)
  Source:            reg3/i_19_C_19 (FF)
  Destination:       reg3/i_31_C_31 (FF)
  Source Clock:      div/clkdiv_24 rising
  Destination Clock: div/clkdiv_24 rising

  Data Path: reg3/i_19_C_19 to reg3/i_31_C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.521  reg3/i_19_C_19 (reg3/i_19_C_19)
     LUT3:I0->O            3   0.097   0.703  reg3/i_191 (reg3/i_19)
     LUT6:I0->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[0]_AND_131_o1 (reg3/GND_10_o_i[0]_AND_131_o)
     FDC:CLR                   0.349          reg3/i_0_C_0
    ----------------------------------------
    Total                      3.694ns (1.098ns logic, 2.596ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[30]_AND_1_o'
  Clock period: 3.409ns (frequency: 293.347MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.409ns (Levels of Logic = 4)
  Source:            reg2/i_30_LDC (LATCH)
  Destination:       reg2/i_30_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[30]_AND_1_o falling
  Destination Clock: reg2/GND_9_o_i[30]_AND_1_o falling

  Data Path: reg2/i_30_LDC to reg2/i_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_30_LDC (reg2/i_30_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_301 (reg2/i_30)
     LUT6:I0->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[30]_AND_2_o1 (reg2/GND_9_o_i[30]_AND_2_o)
     LDC:CLR                   0.349          reg2/i_30_LDC
    ----------------------------------------
    Total                      3.409ns (1.209ns logic, 2.200ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[0]_AND_61_o'
  Clock period: 3.399ns (frequency: 294.210MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.399ns (Levels of Logic = 4)
  Source:            reg2/i_0_LDC (LATCH)
  Destination:       reg2/i_0_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[0]_AND_61_o falling
  Destination Clock: reg2/GND_9_o_i[0]_AND_61_o falling

  Data Path: reg2/i_0_LDC to reg2/i_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg2/i_0_LDC (reg2/i_0_LDC)
     LUT3:I2->O            2   0.097   0.688  reg2/i_01 (reg2/i_0)
     LUT6:I1->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[0]_AND_62_o1 (reg2/GND_9_o_i[0]_AND_62_o)
     LDC:CLR                   0.349          reg2/i_0_LDC
    ----------------------------------------
    Total                      3.399ns (1.209ns logic, 2.190ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[1]_AND_59_o'
  Clock period: 2.002ns (frequency: 499.531MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.002ns (Levels of Logic = 1)
  Source:            reg2/i_1_LDC (LATCH)
  Destination:       reg2/i_1_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[1]_AND_59_o falling
  Destination Clock: reg2/GND_9_o_i[1]_AND_59_o falling

  Data Path: reg2/i_1_LDC to reg2/i_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             34   0.472   0.800  reg2/i_1_LDC (reg2/i_1_LDC)
     LUT6:I0->O            2   0.097   0.283  reg2/GND_9_o_i[1]_AND_60_o1 (reg2/GND_9_o_i[1]_AND_60_o)
     LDC:CLR                   0.349          reg2/i_1_LDC
    ----------------------------------------
    Total                      2.002ns (0.918ns logic, 1.084ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[2]_AND_57_o'
  Clock period: 3.272ns (frequency: 305.630MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.272ns (Levels of Logic = 4)
  Source:            reg2/i_2_LDC (LATCH)
  Destination:       reg2/i_2_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[2]_AND_57_o falling
  Destination Clock: reg2/GND_9_o_i[2]_AND_57_o falling

  Data Path: reg2/i_2_LDC to reg2/i_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_2_LDC (reg2/i_2_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_210 (reg2/i_2)
     LUT6:I2->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[2]_AND_58_o1 (reg2/GND_9_o_i[2]_AND_58_o)
     LDC:CLR                   0.349          reg2/i_2_LDC
    ----------------------------------------
    Total                      3.272ns (1.209ns logic, 2.063ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[3]_AND_55_o'
  Clock period: 3.227ns (frequency: 309.892MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.227ns (Levels of Logic = 4)
  Source:            reg2/i_3_LDC (LATCH)
  Destination:       reg2/i_3_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[3]_AND_55_o falling
  Destination Clock: reg2/GND_9_o_i[3]_AND_55_o falling

  Data Path: reg2/i_3_LDC to reg2/i_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_3_LDC (reg2/i_3_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_31 (reg2/i_3)
     LUT6:I3->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[3]_AND_56_o1 (reg2/GND_9_o_i[3]_AND_56_o)
     LDC:CLR                   0.349          reg2/i_3_LDC
    ----------------------------------------
    Total                      3.227ns (1.209ns logic, 2.018ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[4]_AND_53_o'
  Clock period: 3.095ns (frequency: 323.109MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.095ns (Levels of Logic = 4)
  Source:            reg2/i_4_LDC (LATCH)
  Destination:       reg2/i_4_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[4]_AND_53_o falling
  Destination Clock: reg2/GND_9_o_i[4]_AND_53_o falling

  Data Path: reg2/i_4_LDC to reg2/i_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_4_LDC (reg2/i_4_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_41 (reg2/i_4)
     LUT6:I4->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[4]_AND_54_o1 (reg2/GND_9_o_i[4]_AND_54_o)
     LDC:CLR                   0.349          reg2/i_4_LDC
    ----------------------------------------
    Total                      3.095ns (1.209ns logic, 1.886ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[5]_AND_51_o'
  Clock period: 3.571ns (frequency: 280.039MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.571ns (Levels of Logic = 4)
  Source:            reg2/i_5_LDC (LATCH)
  Destination:       reg2/i_5_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[5]_AND_51_o falling
  Destination Clock: reg2/GND_9_o_i[5]_AND_51_o falling

  Data Path: reg2/i_5_LDC to reg2/i_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_5_LDC (reg2/i_5_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_51 (reg2/i_5)
     LUT6:I1->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[5]_AND_52_o1 (reg2/GND_9_o_i[5]_AND_52_o)
     LDC:CLR                   0.349          reg2/i_5_LDC
    ----------------------------------------
    Total                      3.571ns (1.209ns logic, 2.362ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[6]_AND_49_o'
  Clock period: 3.011ns (frequency: 332.123MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.011ns (Levels of Logic = 4)
  Source:            reg2/i_6_LDC (LATCH)
  Destination:       reg2/i_6_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[6]_AND_49_o falling
  Destination Clock: reg2/GND_9_o_i[6]_AND_49_o falling

  Data Path: reg2/i_6_LDC to reg2/i_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_6_LDC (reg2/i_6_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_61 (reg2/i_6)
     LUT6:I5->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[6]_AND_50_o1 (reg2/GND_9_o_i[6]_AND_50_o)
     LDC:CLR                   0.349          reg2/i_6_LDC
    ----------------------------------------
    Total                      3.011ns (1.209ns logic, 1.802ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[7]_AND_47_o'
  Clock period: 3.581ns (frequency: 279.257MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.581ns (Levels of Logic = 4)
  Source:            reg2/i_7_LDC (LATCH)
  Destination:       reg2/i_7_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[7]_AND_47_o falling
  Destination Clock: reg2/GND_9_o_i[7]_AND_47_o falling

  Data Path: reg2/i_7_LDC to reg2/i_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_7_LDC (reg2/i_7_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_71 (reg2/i_7)
     LUT6:I0->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[7]_AND_48_o1 (reg2/GND_9_o_i[7]_AND_48_o)
     LDC:CLR                   0.349          reg2/i_7_LDC
    ----------------------------------------
    Total                      3.581ns (1.209ns logic, 2.372ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[8]_AND_45_o'
  Clock period: 3.444ns (frequency: 290.366MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.444ns (Levels of Logic = 4)
  Source:            reg2/i_8_LDC (LATCH)
  Destination:       reg2/i_8_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[8]_AND_45_o falling
  Destination Clock: reg2/GND_9_o_i[8]_AND_45_o falling

  Data Path: reg2/i_8_LDC to reg2/i_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_8_LDC (reg2/i_8_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_81 (reg2/i_8)
     LUT6:I2->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[8]_AND_46_o1 (reg2/GND_9_o_i[8]_AND_46_o)
     LDC:CLR                   0.349          reg2/i_8_LDC
    ----------------------------------------
    Total                      3.444ns (1.209ns logic, 2.235ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[9]_AND_43_o'
  Clock period: 3.399ns (frequency: 294.210MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.399ns (Levels of Logic = 4)
  Source:            reg2/i_9_LDC (LATCH)
  Destination:       reg2/i_9_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[9]_AND_43_o falling
  Destination Clock: reg2/GND_9_o_i[9]_AND_43_o falling

  Data Path: reg2/i_9_LDC to reg2/i_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_9_LDC (reg2/i_9_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_91 (reg2/i_9)
     LUT6:I3->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[9]_AND_44_o1 (reg2/GND_9_o_i[9]_AND_44_o)
     LDC:CLR                   0.349          reg2/i_9_LDC
    ----------------------------------------
    Total                      3.399ns (1.209ns logic, 2.190ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[10]_AND_41_o'
  Clock period: 3.183ns (frequency: 314.176MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.183ns (Levels of Logic = 4)
  Source:            reg2/i_10_LDC (LATCH)
  Destination:       reg2/i_10_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[10]_AND_41_o falling
  Destination Clock: reg2/GND_9_o_i[10]_AND_41_o falling

  Data Path: reg2/i_10_LDC to reg2/i_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_10_LDC (reg2/i_10_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_101 (reg2/i_10)
     LUT6:I5->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[10]_AND_42_o1 (reg2/GND_9_o_i[10]_AND_42_o)
     LDC:CLR                   0.349          reg2/i_10_LDC
    ----------------------------------------
    Total                      3.183ns (1.209ns logic, 1.974ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[11]_AND_39_o'
  Clock period: 3.267ns (frequency: 306.098MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.267ns (Levels of Logic = 4)
  Source:            reg2/i_11_LDC (LATCH)
  Destination:       reg2/i_11_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[11]_AND_39_o falling
  Destination Clock: reg2/GND_9_o_i[11]_AND_39_o falling

  Data Path: reg2/i_11_LDC to reg2/i_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_11_LDC (reg2/i_11_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_111 (reg2/i_11)
     LUT6:I4->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[11]_AND_40_o1 (reg2/GND_9_o_i[11]_AND_40_o)
     LDC:CLR                   0.349          reg2/i_11_LDC
    ----------------------------------------
    Total                      3.267ns (1.209ns logic, 2.058ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[12]_AND_37_o'
  Clock period: 3.444ns (frequency: 290.366MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.444ns (Levels of Logic = 4)
  Source:            reg2/i_12_LDC (LATCH)
  Destination:       reg2/i_12_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[12]_AND_37_o falling
  Destination Clock: reg2/GND_9_o_i[12]_AND_37_o falling

  Data Path: reg2/i_12_LDC to reg2/i_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_12_LDC (reg2/i_12_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_121 (reg2/i_12)
     LUT6:I1->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[12]_AND_38_o1 (reg2/GND_9_o_i[12]_AND_38_o)
     LDC:CLR                   0.349          reg2/i_12_LDC
    ----------------------------------------
    Total                      3.444ns (1.209ns logic, 2.235ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[13]_AND_35_o'
  Clock period: 3.454ns (frequency: 289.525MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.454ns (Levels of Logic = 4)
  Source:            reg2/i_13_LDC (LATCH)
  Destination:       reg2/i_13_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[13]_AND_35_o falling
  Destination Clock: reg2/GND_9_o_i[13]_AND_35_o falling

  Data Path: reg2/i_13_LDC to reg2/i_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_13_LDC (reg2/i_13_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_131 (reg2/i_13)
     LUT6:I0->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[13]_AND_36_o1 (reg2/GND_9_o_i[13]_AND_36_o)
     LDC:CLR                   0.349          reg2/i_13_LDC
    ----------------------------------------
    Total                      3.454ns (1.209ns logic, 2.245ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[14]_AND_33_o'
  Clock period: 3.317ns (frequency: 301.483MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.317ns (Levels of Logic = 4)
  Source:            reg2/i_14_LDC (LATCH)
  Destination:       reg2/i_14_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[14]_AND_33_o falling
  Destination Clock: reg2/GND_9_o_i[14]_AND_33_o falling

  Data Path: reg2/i_14_LDC to reg2/i_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_14_LDC (reg2/i_14_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_141 (reg2/i_14)
     LUT6:I2->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[14]_AND_34_o1 (reg2/GND_9_o_i[14]_AND_34_o)
     LDC:CLR                   0.349          reg2/i_14_LDC
    ----------------------------------------
    Total                      3.317ns (1.209ns logic, 2.108ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[15]_AND_31_o'
  Clock period: 3.140ns (frequency: 318.478MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.140ns (Levels of Logic = 4)
  Source:            reg2/i_15_LDC (LATCH)
  Destination:       reg2/i_15_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[15]_AND_31_o falling
  Destination Clock: reg2/GND_9_o_i[15]_AND_31_o falling

  Data Path: reg2/i_15_LDC to reg2/i_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_15_LDC (reg2/i_15_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_151 (reg2/i_15)
     LUT6:I4->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[15]_AND_32_o1 (reg2/GND_9_o_i[15]_AND_32_o)
     LDC:CLR                   0.349          reg2/i_15_LDC
    ----------------------------------------
    Total                      3.140ns (1.209ns logic, 1.931ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[16]_AND_29_o'
  Clock period: 3.272ns (frequency: 305.630MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.272ns (Levels of Logic = 4)
  Source:            reg2/i_16_LDC (LATCH)
  Destination:       reg2/i_16_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[16]_AND_29_o falling
  Destination Clock: reg2/GND_9_o_i[16]_AND_29_o falling

  Data Path: reg2/i_16_LDC to reg2/i_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_16_LDC (reg2/i_16_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_161 (reg2/i_16)
     LUT6:I3->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[16]_AND_30_o1 (reg2/GND_9_o_i[16]_AND_30_o)
     LDC:CLR                   0.349          reg2/i_16_LDC
    ----------------------------------------
    Total                      3.272ns (1.209ns logic, 2.063ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[17]_AND_27_o'
  Clock period: 3.056ns (frequency: 327.232MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.056ns (Levels of Logic = 4)
  Source:            reg2/i_17_LDC (LATCH)
  Destination:       reg2/i_17_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[17]_AND_27_o falling
  Destination Clock: reg2/GND_9_o_i[17]_AND_27_o falling

  Data Path: reg2/i_17_LDC to reg2/i_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_17_LDC (reg2/i_17_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_171 (reg2/i_17)
     LUT6:I5->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[17]_AND_28_o1 (reg2/GND_9_o_i[17]_AND_28_o)
     LDC:CLR                   0.349          reg2/i_17_LDC
    ----------------------------------------
    Total                      3.056ns (1.209ns logic, 1.847ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[18]_AND_25_o'
  Clock period: 3.267ns (frequency: 306.098MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.267ns (Levels of Logic = 4)
  Source:            reg2/i_18_LDC (LATCH)
  Destination:       reg2/i_18_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[18]_AND_25_o falling
  Destination Clock: reg2/GND_9_o_i[18]_AND_25_o falling

  Data Path: reg2/i_18_LDC to reg2/i_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_18_LDC (reg2/i_18_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_181 (reg2/i_18)
     LUT6:I1->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[18]_AND_26_o1 (reg2/GND_9_o_i[18]_AND_26_o)
     LDC:CLR                   0.349          reg2/i_18_LDC
    ----------------------------------------
    Total                      3.267ns (1.209ns logic, 2.058ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[19]_AND_23_o'
  Clock period: 3.277ns (frequency: 305.163MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.277ns (Levels of Logic = 4)
  Source:            reg2/i_19_LDC (LATCH)
  Destination:       reg2/i_19_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[19]_AND_23_o falling
  Destination Clock: reg2/GND_9_o_i[19]_AND_23_o falling

  Data Path: reg2/i_19_LDC to reg2/i_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_19_LDC (reg2/i_19_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_191 (reg2/i_19)
     LUT6:I0->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[19]_AND_24_o1 (reg2/GND_9_o_i[19]_AND_24_o)
     LDC:CLR                   0.349          reg2/i_19_LDC
    ----------------------------------------
    Total                      3.277ns (1.209ns logic, 2.068ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[20]_AND_21_o'
  Clock period: 3.095ns (frequency: 323.109MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.095ns (Levels of Logic = 4)
  Source:            reg2/i_20_LDC (LATCH)
  Destination:       reg2/i_20_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[20]_AND_21_o falling
  Destination Clock: reg2/GND_9_o_i[20]_AND_21_o falling

  Data Path: reg2/i_20_LDC to reg2/i_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_20_LDC (reg2/i_20_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_201 (reg2/i_20)
     LUT6:I3->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[20]_AND_22_o1 (reg2/GND_9_o_i[20]_AND_22_o)
     LDC:CLR                   0.349          reg2/i_20_LDC
    ----------------------------------------
    Total                      3.095ns (1.209ns logic, 1.886ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[21]_AND_19_o'
  Clock period: 3.140ns (frequency: 318.478MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.140ns (Levels of Logic = 4)
  Source:            reg2/i_21_LDC (LATCH)
  Destination:       reg2/i_21_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[21]_AND_19_o falling
  Destination Clock: reg2/GND_9_o_i[21]_AND_19_o falling

  Data Path: reg2/i_21_LDC to reg2/i_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_21_LDC (reg2/i_21_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_211 (reg2/i_21)
     LUT6:I2->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[21]_AND_20_o1 (reg2/GND_9_o_i[21]_AND_20_o)
     LDC:CLR                   0.349          reg2/i_21_LDC
    ----------------------------------------
    Total                      3.140ns (1.209ns logic, 1.931ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[22]_AND_17_o'
  Clock period: 2.963ns (frequency: 337.503MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.963ns (Levels of Logic = 4)
  Source:            reg2/i_22_LDC (LATCH)
  Destination:       reg2/i_22_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[22]_AND_17_o falling
  Destination Clock: reg2/GND_9_o_i[22]_AND_17_o falling

  Data Path: reg2/i_22_LDC to reg2/i_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_22_LDC (reg2/i_22_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_221 (reg2/i_22)
     LUT6:I4->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[22]_AND_18_o1 (reg2/GND_9_o_i[22]_AND_18_o)
     LDC:CLR                   0.349          reg2/i_22_LDC
    ----------------------------------------
    Total                      2.963ns (1.209ns logic, 1.754ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[23]_AND_15_o'
  Clock period: 2.879ns (frequency: 347.351MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.879ns (Levels of Logic = 4)
  Source:            reg2/i_23_LDC (LATCH)
  Destination:       reg2/i_23_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[23]_AND_15_o falling
  Destination Clock: reg2/GND_9_o_i[23]_AND_15_o falling

  Data Path: reg2/i_23_LDC to reg2/i_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_23_LDC (reg2/i_23_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_231 (reg2/i_23)
     LUT6:I5->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[23]_AND_16_o1 (reg2/GND_9_o_i[23]_AND_16_o)
     LDC:CLR                   0.349          reg2/i_23_LDC
    ----------------------------------------
    Total                      2.879ns (1.209ns logic, 1.670ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[24]_AND_13_o'
  Clock period: 3.183ns (frequency: 314.176MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.183ns (Levels of Logic = 4)
  Source:            reg2/i_24_LDC (LATCH)
  Destination:       reg2/i_24_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[24]_AND_13_o falling
  Destination Clock: reg2/GND_9_o_i[24]_AND_13_o falling

  Data Path: reg2/i_24_LDC to reg2/i_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_24_LDC (reg2/i_24_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_241 (reg2/i_24)
     LUT6:I1->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[24]_AND_14_o1 (reg2/GND_9_o_i[24]_AND_14_o)
     LDC:CLR                   0.349          reg2/i_24_LDC
    ----------------------------------------
    Total                      3.183ns (1.209ns logic, 1.974ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[26]_AND_9_o'
  Clock period: 3.193ns (frequency: 313.192MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.193ns (Levels of Logic = 4)
  Source:            reg2/i_26_LDC (LATCH)
  Destination:       reg2/i_26_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[26]_AND_9_o falling
  Destination Clock: reg2/GND_9_o_i[26]_AND_9_o falling

  Data Path: reg2/i_26_LDC to reg2/i_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_26_LDC (reg2/i_26_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_261 (reg2/i_26)
     LUT6:I0->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[26]_AND_10_o1 (reg2/GND_9_o_i[26]_AND_10_o)
     LDC:CLR                   0.349          reg2/i_26_LDC
    ----------------------------------------
    Total                      3.193ns (1.209ns logic, 1.984ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[27]_AND_7_o'
  Clock period: 3.011ns (frequency: 332.123MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.011ns (Levels of Logic = 4)
  Source:            reg2/i_27_LDC (LATCH)
  Destination:       reg2/i_27_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[27]_AND_7_o falling
  Destination Clock: reg2/GND_9_o_i[27]_AND_7_o falling

  Data Path: reg2/i_27_LDC to reg2/i_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_27_LDC (reg2/i_27_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_271 (reg2/i_27)
     LUT6:I3->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[27]_AND_8_o1 (reg2/GND_9_o_i[27]_AND_8_o)
     LDC:CLR                   0.349          reg2/i_27_LDC
    ----------------------------------------
    Total                      3.011ns (1.209ns logic, 1.802ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[25]_AND_11_o'
  Clock period: 3.056ns (frequency: 327.232MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.056ns (Levels of Logic = 4)
  Source:            reg2/i_25_LDC (LATCH)
  Destination:       reg2/i_25_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[25]_AND_11_o falling
  Destination Clock: reg2/GND_9_o_i[25]_AND_11_o falling

  Data Path: reg2/i_25_LDC to reg2/i_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_25_LDC (reg2/i_25_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_251 (reg2/i_25)
     LUT6:I2->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[25]_AND_12_o1 (reg2/GND_9_o_i[25]_AND_12_o)
     LDC:CLR                   0.349          reg2/i_25_LDC
    ----------------------------------------
    Total                      3.056ns (1.209ns logic, 1.847ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[28]_AND_5_o'
  Clock period: 2.879ns (frequency: 347.351MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.879ns (Levels of Logic = 4)
  Source:            reg2/i_28_LDC (LATCH)
  Destination:       reg2/i_28_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[28]_AND_5_o falling
  Destination Clock: reg2/GND_9_o_i[28]_AND_5_o falling

  Data Path: reg2/i_28_LDC to reg2/i_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_28_LDC (reg2/i_28_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_281 (reg2/i_28)
     LUT6:I4->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[28]_AND_6_o1 (reg2/GND_9_o_i[28]_AND_6_o)
     LDC:CLR                   0.349          reg2/i_28_LDC
    ----------------------------------------
    Total                      2.879ns (1.209ns logic, 1.670ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg2/GND_9_o_i[29]_AND_3_o'
  Clock period: 2.795ns (frequency: 357.790MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.795ns (Levels of Logic = 4)
  Source:            reg2/i_29_LDC (LATCH)
  Destination:       reg2/i_29_LDC (LATCH)
  Source Clock:      reg2/GND_9_o_i[29]_AND_3_o falling
  Destination Clock: reg2/GND_9_o_i[29]_AND_3_o falling

  Data Path: reg2/i_29_LDC to reg2/i_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_29_LDC (reg2/i_29_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_291 (reg2/i_29)
     LUT6:I5->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.403  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I5->O            2   0.097   0.283  reg2/GND_9_o_i[29]_AND_4_o1 (reg2/GND_9_o_i[29]_AND_4_o)
     LDC:CLR                   0.349          reg2/i_29_LDC
    ----------------------------------------
    Total                      2.795ns (1.209ns logic, 1.586ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[31]_AND_68_o'
  Clock period: 2.645ns (frequency: 378.036MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.645ns (Levels of Logic = 3)
  Source:            reg3/i_31_LDC (LATCH)
  Destination:       reg3/i_31_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[31]_AND_68_o falling
  Destination Clock: reg3/GND_10_o_i[31]_AND_68_o falling

  Data Path: reg3/i_31_LDC to reg3/i_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  reg3/i_31_LDC (reg3/i_31_LDC)
     LUT5:I2->O            7   0.097   0.323  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT6:I5->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[31]_AND_69_o1 (reg3/GND_10_o_i[31]_AND_69_o)
     LDC:CLR                   0.349          reg3/i_31_LDC
    ----------------------------------------
    Total                      2.645ns (1.112ns logic, 1.533ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[0]_AND_130_o'
  Clock period: 3.126ns (frequency: 319.923MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.126ns (Levels of Logic = 4)
  Source:            reg3/i_0_LDC (LATCH)
  Destination:       reg3/i_0_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[0]_AND_130_o falling
  Destination Clock: reg3/GND_10_o_i[0]_AND_130_o falling

  Data Path: reg3/i_0_LDC to reg3/i_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.309  reg3/i_0_LDC (reg3/i_0_LDC)
     LUT3:I2->O            7   0.097   0.539  reg3/i_01 (reg3/i_0)
     LUT6:I3->O            2   0.097   0.383  reg3/GND_10_o_PWR_10_o_OR_93_o3 (reg3/GND_10_o_PWR_10_o_OR_93_o3)
     LUT6:I4->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[0]_AND_131_o1 (reg3/GND_10_o_i[0]_AND_131_o)
     LDC:CLR                   0.349          reg3/i_0_LDC
    ----------------------------------------
    Total                      3.126ns (1.209ns logic, 1.917ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[1]_AND_128_o'
  Clock period: 2.910ns (frequency: 343.672MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.910ns (Levels of Logic = 4)
  Source:            reg3/i_1_LDC (LATCH)
  Destination:       reg3/i_1_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[1]_AND_128_o falling
  Destination Clock: reg3/GND_10_o_i[1]_AND_128_o falling

  Data Path: reg3/i_1_LDC to reg3/i_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.309  reg3/i_1_LDC (reg3/i_1_LDC)
     LUT3:I2->O            7   0.097   0.323  reg3/i_110 (reg3/i_1)
     LUT6:I5->O            2   0.097   0.383  reg3/GND_10_o_PWR_10_o_OR_93_o3 (reg3/GND_10_o_PWR_10_o_OR_93_o3)
     LUT6:I4->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[1]_AND_129_o1 (reg3/GND_10_o_i[1]_AND_129_o)
     LDC:CLR                   0.349          reg3/i_1_LDC
    ----------------------------------------
    Total                      2.910ns (1.209ns logic, 1.701ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[2]_AND_126_o'
  Clock period: 3.148ns (frequency: 317.626MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.148ns (Levels of Logic = 4)
  Source:            reg3/i_2_LDC (LATCH)
  Destination:       reg3/i_2_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[2]_AND_126_o falling
  Destination Clock: reg3/GND_10_o_i[2]_AND_126_o falling

  Data Path: reg3/i_2_LDC to reg3/i_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_2_LDC (reg3/i_2_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_210 (reg3/i_2)
     LUT6:I2->O            2   0.097   0.383  reg3/GND_10_o_PWR_10_o_OR_93_o3 (reg3/GND_10_o_PWR_10_o_OR_93_o3)
     LUT6:I4->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[2]_AND_127_o1 (reg3/GND_10_o_i[2]_AND_127_o)
     LDC:CLR                   0.349          reg3/i_2_LDC
    ----------------------------------------
    Total                      3.148ns (1.209ns logic, 1.939ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[3]_AND_124_o'
  Clock period: 2.971ns (frequency: 336.547MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.971ns (Levels of Logic = 4)
  Source:            reg3/i_3_LDC (LATCH)
  Destination:       reg3/i_3_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[3]_AND_124_o falling
  Destination Clock: reg3/GND_10_o_i[3]_AND_124_o falling

  Data Path: reg3/i_3_LDC to reg3/i_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_3_LDC (reg3/i_3_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_31 (reg3/i_3)
     LUT6:I4->O            2   0.097   0.383  reg3/GND_10_o_PWR_10_o_OR_93_o3 (reg3/GND_10_o_PWR_10_o_OR_93_o3)
     LUT6:I4->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[3]_AND_125_o1 (reg3/GND_10_o_i[3]_AND_125_o)
     LDC:CLR                   0.349          reg3/i_3_LDC
    ----------------------------------------
    Total                      2.971ns (1.209ns logic, 1.762ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[5]_AND_120_o'
  Clock period: 3.285ns (frequency: 304.381MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.285ns (Levels of Logic = 4)
  Source:            reg3/i_5_LDC (LATCH)
  Destination:       reg3/i_5_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[5]_AND_120_o falling
  Destination Clock: reg3/GND_10_o_i[5]_AND_120_o falling

  Data Path: reg3/i_5_LDC to reg3/i_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_5_LDC (reg3/i_5_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_51 (reg3/i_5)
     LUT6:I0->O            2   0.097   0.383  reg3/GND_10_o_PWR_10_o_OR_93_o3 (reg3/GND_10_o_PWR_10_o_OR_93_o3)
     LUT6:I4->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[5]_AND_121_o1 (reg3/GND_10_o_i[5]_AND_121_o)
     LDC:CLR                   0.349          reg3/i_5_LDC
    ----------------------------------------
    Total                      3.285ns (1.209ns logic, 2.076ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[6]_AND_118_o'
  Clock period: 3.407ns (frequency: 293.483MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.407ns (Levels of Logic = 4)
  Source:            reg3/i_6_LDC (LATCH)
  Destination:       reg3/i_6_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[6]_AND_118_o falling
  Destination Clock: reg3/GND_10_o_i[6]_AND_118_o falling

  Data Path: reg3/i_6_LDC to reg3/i_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_6_LDC (reg3/i_6_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_61 (reg3/i_6)
     LUT6:I1->O            2   0.097   0.515  reg3/GND_10_o_PWR_10_o_OR_93_o4 (reg3/GND_10_o_PWR_10_o_OR_93_o4)
     LUT6:I3->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[6]_AND_119_o1 (reg3/GND_10_o_i[6]_AND_119_o)
     LDC:CLR                   0.349          reg3/i_6_LDC
    ----------------------------------------
    Total                      3.407ns (1.209ns logic, 2.198ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[4]_AND_122_o'
  Clock period: 3.275ns (frequency: 305.311MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.275ns (Levels of Logic = 4)
  Source:            reg3/i_4_LDC (LATCH)
  Destination:       reg3/i_4_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[4]_AND_122_o falling
  Destination Clock: reg3/GND_10_o_i[4]_AND_122_o falling

  Data Path: reg3/i_4_LDC to reg3/i_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_4_LDC (reg3/i_4_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_41 (reg3/i_4)
     LUT6:I1->O            2   0.097   0.383  reg3/GND_10_o_PWR_10_o_OR_93_o3 (reg3/GND_10_o_PWR_10_o_OR_93_o3)
     LUT6:I4->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[4]_AND_123_o1 (reg3/GND_10_o_i[4]_AND_123_o)
     LDC:CLR                   0.349          reg3/i_4_LDC
    ----------------------------------------
    Total                      3.275ns (1.209ns logic, 2.066ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[7]_AND_116_o'
  Clock period: 3.417ns (frequency: 292.624MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.417ns (Levels of Logic = 4)
  Source:            reg3/i_7_LDC (LATCH)
  Destination:       reg3/i_7_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[7]_AND_116_o falling
  Destination Clock: reg3/GND_10_o_i[7]_AND_116_o falling

  Data Path: reg3/i_7_LDC to reg3/i_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_7_LDC (reg3/i_7_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_71 (reg3/i_7)
     LUT6:I0->O            2   0.097   0.515  reg3/GND_10_o_PWR_10_o_OR_93_o4 (reg3/GND_10_o_PWR_10_o_OR_93_o4)
     LUT6:I3->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[7]_AND_117_o1 (reg3/GND_10_o_i[7]_AND_117_o)
     LDC:CLR                   0.349          reg3/i_7_LDC
    ----------------------------------------
    Total                      3.417ns (1.209ns logic, 2.208ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[8]_AND_114_o'
  Clock period: 3.280ns (frequency: 304.845MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.280ns (Levels of Logic = 4)
  Source:            reg3/i_8_LDC (LATCH)
  Destination:       reg3/i_8_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[8]_AND_114_o falling
  Destination Clock: reg3/GND_10_o_i[8]_AND_114_o falling

  Data Path: reg3/i_8_LDC to reg3/i_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_8_LDC (reg3/i_8_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_81 (reg3/i_8)
     LUT6:I2->O            2   0.097   0.515  reg3/GND_10_o_PWR_10_o_OR_93_o4 (reg3/GND_10_o_PWR_10_o_OR_93_o4)
     LUT6:I3->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[8]_AND_115_o1 (reg3/GND_10_o_i[8]_AND_115_o)
     LDC:CLR                   0.349          reg3/i_8_LDC
    ----------------------------------------
    Total                      3.280ns (1.209ns logic, 2.071ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[9]_AND_112_o'
  Clock period: 3.235ns (frequency: 309.085MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.235ns (Levels of Logic = 4)
  Source:            reg3/i_9_LDC (LATCH)
  Destination:       reg3/i_9_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[9]_AND_112_o falling
  Destination Clock: reg3/GND_10_o_i[9]_AND_112_o falling

  Data Path: reg3/i_9_LDC to reg3/i_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_9_LDC (reg3/i_9_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_91 (reg3/i_9)
     LUT6:I3->O            2   0.097   0.515  reg3/GND_10_o_PWR_10_o_OR_93_o4 (reg3/GND_10_o_PWR_10_o_OR_93_o4)
     LUT6:I3->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[9]_AND_113_o1 (reg3/GND_10_o_i[9]_AND_113_o)
     LDC:CLR                   0.349          reg3/i_9_LDC
    ----------------------------------------
    Total                      3.235ns (1.209ns logic, 2.026ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[10]_AND_110_o'
  Clock period: 3.103ns (frequency: 322.232MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.103ns (Levels of Logic = 4)
  Source:            reg3/i_10_LDC (LATCH)
  Destination:       reg3/i_10_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[10]_AND_110_o falling
  Destination Clock: reg3/GND_10_o_i[10]_AND_110_o falling

  Data Path: reg3/i_10_LDC to reg3/i_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_10_LDC (reg3/i_10_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_101 (reg3/i_10)
     LUT6:I4->O            2   0.097   0.515  reg3/GND_10_o_PWR_10_o_OR_93_o4 (reg3/GND_10_o_PWR_10_o_OR_93_o4)
     LUT6:I3->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[10]_AND_111_o1 (reg3/GND_10_o_i[10]_AND_111_o)
     LDC:CLR                   0.349          reg3/i_10_LDC
    ----------------------------------------
    Total                      3.103ns (1.209ns logic, 1.894ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[11]_AND_108_o'
  Clock period: 3.019ns (frequency: 331.197MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.019ns (Levels of Logic = 4)
  Source:            reg3/i_11_LDC (LATCH)
  Destination:       reg3/i_11_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[11]_AND_108_o falling
  Destination Clock: reg3/GND_10_o_i[11]_AND_108_o falling

  Data Path: reg3/i_11_LDC to reg3/i_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_11_LDC (reg3/i_11_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_111 (reg3/i_11)
     LUT6:I5->O            2   0.097   0.515  reg3/GND_10_o_PWR_10_o_OR_93_o4 (reg3/GND_10_o_PWR_10_o_OR_93_o4)
     LUT6:I3->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[11]_AND_109_o1 (reg3/GND_10_o_i[11]_AND_109_o)
     LDC:CLR                   0.349          reg3/i_11_LDC
    ----------------------------------------
    Total                      3.019ns (1.209ns logic, 1.810ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[12]_AND_106_o'
  Clock period: 3.452ns (frequency: 289.658MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.452ns (Levels of Logic = 4)
  Source:            reg3/i_12_LDC (LATCH)
  Destination:       reg3/i_12_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[12]_AND_106_o falling
  Destination Clock: reg3/GND_10_o_i[12]_AND_106_o falling

  Data Path: reg3/i_12_LDC to reg3/i_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_12_LDC (reg3/i_12_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_121 (reg3/i_12)
     LUT6:I1->O            2   0.097   0.561  reg3/GND_10_o_PWR_10_o_OR_93_o5 (reg3/GND_10_o_PWR_10_o_OR_93_o5)
     LUT6:I2->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[12]_AND_107_o1 (reg3/GND_10_o_i[12]_AND_107_o)
     LDC:CLR                   0.349          reg3/i_12_LDC
    ----------------------------------------
    Total                      3.452ns (1.209ns logic, 2.243ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[14]_AND_102_o'
  Clock period: 3.325ns (frequency: 300.720MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.325ns (Levels of Logic = 4)
  Source:            reg3/i_14_LDC (LATCH)
  Destination:       reg3/i_14_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[14]_AND_102_o falling
  Destination Clock: reg3/GND_10_o_i[14]_AND_102_o falling

  Data Path: reg3/i_14_LDC to reg3/i_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_14_LDC (reg3/i_14_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_141 (reg3/i_14)
     LUT6:I2->O            2   0.097   0.561  reg3/GND_10_o_PWR_10_o_OR_93_o5 (reg3/GND_10_o_PWR_10_o_OR_93_o5)
     LUT6:I2->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[14]_AND_103_o1 (reg3/GND_10_o_i[14]_AND_103_o)
     LDC:CLR                   0.349          reg3/i_14_LDC
    ----------------------------------------
    Total                      3.325ns (1.209ns logic, 2.116ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[15]_AND_100_o'
  Clock period: 3.280ns (frequency: 304.845MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.280ns (Levels of Logic = 4)
  Source:            reg3/i_15_LDC (LATCH)
  Destination:       reg3/i_15_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[15]_AND_100_o falling
  Destination Clock: reg3/GND_10_o_i[15]_AND_100_o falling

  Data Path: reg3/i_15_LDC to reg3/i_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_15_LDC (reg3/i_15_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_151 (reg3/i_15)
     LUT6:I3->O            2   0.097   0.561  reg3/GND_10_o_PWR_10_o_OR_93_o5 (reg3/GND_10_o_PWR_10_o_OR_93_o5)
     LUT6:I2->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[15]_AND_101_o1 (reg3/GND_10_o_i[15]_AND_101_o)
     LDC:CLR                   0.349          reg3/i_15_LDC
    ----------------------------------------
    Total                      3.280ns (1.209ns logic, 2.071ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[13]_AND_104_o'
  Clock period: 3.462ns (frequency: 288.821MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.462ns (Levels of Logic = 4)
  Source:            reg3/i_13_LDC (LATCH)
  Destination:       reg3/i_13_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[13]_AND_104_o falling
  Destination Clock: reg3/GND_10_o_i[13]_AND_104_o falling

  Data Path: reg3/i_13_LDC to reg3/i_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_13_LDC (reg3/i_13_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_131 (reg3/i_13)
     LUT6:I0->O            2   0.097   0.561  reg3/GND_10_o_PWR_10_o_OR_93_o5 (reg3/GND_10_o_PWR_10_o_OR_93_o5)
     LUT6:I2->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[13]_AND_105_o1 (reg3/GND_10_o_i[13]_AND_105_o)
     LDC:CLR                   0.349          reg3/i_13_LDC
    ----------------------------------------
    Total                      3.462ns (1.209ns logic, 2.253ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[16]_AND_98_o'
  Clock period: 3.148ns (frequency: 317.626MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.148ns (Levels of Logic = 4)
  Source:            reg3/i_16_LDC (LATCH)
  Destination:       reg3/i_16_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[16]_AND_98_o falling
  Destination Clock: reg3/GND_10_o_i[16]_AND_98_o falling

  Data Path: reg3/i_16_LDC to reg3/i_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_16_LDC (reg3/i_16_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_161 (reg3/i_16)
     LUT6:I4->O            2   0.097   0.561  reg3/GND_10_o_PWR_10_o_OR_93_o5 (reg3/GND_10_o_PWR_10_o_OR_93_o5)
     LUT6:I2->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[16]_AND_99_o1 (reg3/GND_10_o_i[16]_AND_99_o)
     LDC:CLR                   0.349          reg3/i_16_LDC
    ----------------------------------------
    Total                      3.148ns (1.209ns logic, 1.939ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[17]_AND_96_o'
  Clock period: 3.064ns (frequency: 326.333MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.064ns (Levels of Logic = 4)
  Source:            reg3/i_17_LDC (LATCH)
  Destination:       reg3/i_17_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[17]_AND_96_o falling
  Destination Clock: reg3/GND_10_o_i[17]_AND_96_o falling

  Data Path: reg3/i_17_LDC to reg3/i_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_17_LDC (reg3/i_17_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_171 (reg3/i_17)
     LUT6:I5->O            2   0.097   0.561  reg3/GND_10_o_PWR_10_o_OR_93_o5 (reg3/GND_10_o_PWR_10_o_OR_93_o5)
     LUT6:I2->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[17]_AND_97_o1 (reg3/GND_10_o_i[17]_AND_97_o)
     LDC:CLR                   0.349          reg3/i_17_LDC
    ----------------------------------------
    Total                      3.064ns (1.209ns logic, 1.855ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[19]_AND_92_o'
  Clock period: 3.589ns (frequency: 278.602MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.589ns (Levels of Logic = 4)
  Source:            reg3/i_19_LDC (LATCH)
  Destination:       reg3/i_19_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[19]_AND_92_o falling
  Destination Clock: reg3/GND_10_o_i[19]_AND_92_o falling

  Data Path: reg3/i_19_LDC to reg3/i_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_19_LDC (reg3/i_19_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_191 (reg3/i_19)
     LUT6:I0->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[19]_AND_93_o1 (reg3/GND_10_o_i[19]_AND_93_o)
     LDC:CLR                   0.349          reg3/i_19_LDC
    ----------------------------------------
    Total                      3.589ns (1.209ns logic, 2.380ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[20]_AND_90_o'
  Clock period: 3.452ns (frequency: 289.658MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.452ns (Levels of Logic = 4)
  Source:            reg3/i_20_LDC (LATCH)
  Destination:       reg3/i_20_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[20]_AND_90_o falling
  Destination Clock: reg3/GND_10_o_i[20]_AND_90_o falling

  Data Path: reg3/i_20_LDC to reg3/i_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_20_LDC (reg3/i_20_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_201 (reg3/i_20)
     LUT6:I2->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[20]_AND_91_o1 (reg3/GND_10_o_i[20]_AND_91_o)
     LDC:CLR                   0.349          reg3/i_20_LDC
    ----------------------------------------
    Total                      3.452ns (1.209ns logic, 2.243ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[18]_AND_94_o'
  Clock period: 3.579ns (frequency: 279.380MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.579ns (Levels of Logic = 4)
  Source:            reg3/i_18_LDC (LATCH)
  Destination:       reg3/i_18_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[18]_AND_94_o falling
  Destination Clock: reg3/GND_10_o_i[18]_AND_94_o falling

  Data Path: reg3/i_18_LDC to reg3/i_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_18_LDC (reg3/i_18_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_181 (reg3/i_18)
     LUT6:I1->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[18]_AND_95_o1 (reg3/GND_10_o_i[18]_AND_95_o)
     LDC:CLR                   0.349          reg3/i_18_LDC
    ----------------------------------------
    Total                      3.579ns (1.209ns logic, 2.370ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[21]_AND_88_o'
  Clock period: 3.407ns (frequency: 293.483MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.407ns (Levels of Logic = 4)
  Source:            reg3/i_21_LDC (LATCH)
  Destination:       reg3/i_21_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[21]_AND_88_o falling
  Destination Clock: reg3/GND_10_o_i[21]_AND_88_o falling

  Data Path: reg3/i_21_LDC to reg3/i_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_21_LDC (reg3/i_21_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_211 (reg3/i_21)
     LUT6:I3->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[21]_AND_89_o1 (reg3/GND_10_o_i[21]_AND_89_o)
     LDC:CLR                   0.349          reg3/i_21_LDC
    ----------------------------------------
    Total                      3.407ns (1.209ns logic, 2.198ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[22]_AND_86_o'
  Clock period: 3.275ns (frequency: 305.311MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.275ns (Levels of Logic = 4)
  Source:            reg3/i_22_LDC (LATCH)
  Destination:       reg3/i_22_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[22]_AND_86_o falling
  Destination Clock: reg3/GND_10_o_i[22]_AND_86_o falling

  Data Path: reg3/i_22_LDC to reg3/i_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_22_LDC (reg3/i_22_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_221 (reg3/i_22)
     LUT6:I4->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[22]_AND_87_o1 (reg3/GND_10_o_i[22]_AND_87_o)
     LDC:CLR                   0.349          reg3/i_22_LDC
    ----------------------------------------
    Total                      3.275ns (1.209ns logic, 2.066ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[24]_AND_82_o'
  Clock period: 3.408ns (frequency: 293.436MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.408ns (Levels of Logic = 4)
  Source:            reg3/i_24_LDC (LATCH)
  Destination:       reg3/i_24_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[24]_AND_82_o falling
  Destination Clock: reg3/GND_10_o_i[24]_AND_82_o falling

  Data Path: reg3/i_24_LDC to reg3/i_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_24_LDC (reg3/i_24_LDC)
     LUT3:I0->O            4   0.097   0.697  reg3/i_241 (reg3/i_24)
     LUT6:I1->O            1   0.097   0.295  reg3/GND_10_o_PWR_10_o_OR_93_o1 (reg3/GND_10_o_PWR_10_o_OR_93_o1)
     LUT5:I4->O            7   0.097   0.407  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT5:I3->O            2   0.097   0.283  reg3/GND_10_o_i[24]_AND_83_o1 (reg3/GND_10_o_i[24]_AND_83_o)
     LDC:CLR                   0.349          reg3/i_24_LDC
    ----------------------------------------
    Total                      3.408ns (1.209ns logic, 2.199ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[25]_AND_80_o'
  Clock period: 3.418ns (frequency: 292.577MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.418ns (Levels of Logic = 4)
  Source:            reg3/i_25_LDC (LATCH)
  Destination:       reg3/i_25_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[25]_AND_80_o falling
  Destination Clock: reg3/GND_10_o_i[25]_AND_80_o falling

  Data Path: reg3/i_25_LDC to reg3/i_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_25_LDC (reg3/i_25_LDC)
     LUT3:I0->O            4   0.097   0.707  reg3/i_251 (reg3/i_25)
     LUT6:I0->O            1   0.097   0.295  reg3/GND_10_o_PWR_10_o_OR_93_o1 (reg3/GND_10_o_PWR_10_o_OR_93_o1)
     LUT5:I4->O            7   0.097   0.407  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT5:I3->O            2   0.097   0.283  reg3/GND_10_o_i[25]_AND_81_o1 (reg3/GND_10_o_i[25]_AND_81_o)
     LDC:CLR                   0.349          reg3/i_25_LDC
    ----------------------------------------
    Total                      3.418ns (1.209ns logic, 2.209ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[23]_AND_84_o'
  Clock period: 3.191ns (frequency: 313.347MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.191ns (Levels of Logic = 4)
  Source:            reg3/i_23_LDC (LATCH)
  Destination:       reg3/i_23_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[23]_AND_84_o falling
  Destination Clock: reg3/GND_10_o_i[23]_AND_84_o falling

  Data Path: reg3/i_23_LDC to reg3/i_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_23_LDC (reg3/i_23_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_231 (reg3/i_23)
     LUT6:I5->O            2   0.097   0.688  reg3/GND_10_o_PWR_10_o_OR_93_o6 (reg3/GND_10_o_PWR_10_o_OR_93_o6)
     LUT6:I1->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[23]_AND_85_o1 (reg3/GND_10_o_i[23]_AND_85_o)
     LDC:CLR                   0.349          reg3/i_23_LDC
    ----------------------------------------
    Total                      3.191ns (1.209ns logic, 1.982ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[26]_AND_78_o'
  Clock period: 3.281ns (frequency: 304.794MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.281ns (Levels of Logic = 4)
  Source:            reg3/i_26_LDC (LATCH)
  Destination:       reg3/i_26_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[26]_AND_78_o falling
  Destination Clock: reg3/GND_10_o_i[26]_AND_78_o falling

  Data Path: reg3/i_26_LDC to reg3/i_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_26_LDC (reg3/i_26_LDC)
     LUT3:I0->O            4   0.097   0.570  reg3/i_261 (reg3/i_26)
     LUT6:I2->O            1   0.097   0.295  reg3/GND_10_o_PWR_10_o_OR_93_o1 (reg3/GND_10_o_PWR_10_o_OR_93_o1)
     LUT5:I4->O            7   0.097   0.407  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT5:I3->O            2   0.097   0.283  reg3/GND_10_o_i[26]_AND_79_o1 (reg3/GND_10_o_i[26]_AND_79_o)
     LDC:CLR                   0.349          reg3/i_26_LDC
    ----------------------------------------
    Total                      3.281ns (1.209ns logic, 2.072ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[27]_AND_76_o'
  Clock period: 3.236ns (frequency: 309.033MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.236ns (Levels of Logic = 4)
  Source:            reg3/i_27_LDC (LATCH)
  Destination:       reg3/i_27_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[27]_AND_76_o falling
  Destination Clock: reg3/GND_10_o_i[27]_AND_76_o falling

  Data Path: reg3/i_27_LDC to reg3/i_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_27_LDC (reg3/i_27_LDC)
     LUT3:I0->O            4   0.097   0.525  reg3/i_271 (reg3/i_27)
     LUT6:I3->O            1   0.097   0.295  reg3/GND_10_o_PWR_10_o_OR_93_o1 (reg3/GND_10_o_PWR_10_o_OR_93_o1)
     LUT5:I4->O            7   0.097   0.407  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT5:I3->O            2   0.097   0.283  reg3/GND_10_o_i[27]_AND_77_o1 (reg3/GND_10_o_i[27]_AND_77_o)
     LDC:CLR                   0.349          reg3/i_27_LDC
    ----------------------------------------
    Total                      3.236ns (1.209ns logic, 2.027ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[28]_AND_74_o'
  Clock period: 3.104ns (frequency: 322.175MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.104ns (Levels of Logic = 4)
  Source:            reg3/i_28_LDC (LATCH)
  Destination:       reg3/i_28_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[28]_AND_74_o falling
  Destination Clock: reg3/GND_10_o_i[28]_AND_74_o falling

  Data Path: reg3/i_28_LDC to reg3/i_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_28_LDC (reg3/i_28_LDC)
     LUT3:I0->O            4   0.097   0.393  reg3/i_281 (reg3/i_28)
     LUT6:I4->O            1   0.097   0.295  reg3/GND_10_o_PWR_10_o_OR_93_o1 (reg3/GND_10_o_PWR_10_o_OR_93_o1)
     LUT5:I4->O            7   0.097   0.407  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT5:I3->O            2   0.097   0.283  reg3/GND_10_o_i[28]_AND_75_o1 (reg3/GND_10_o_i[28]_AND_75_o)
     LDC:CLR                   0.349          reg3/i_28_LDC
    ----------------------------------------
    Total                      3.104ns (1.209ns logic, 1.895ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[29]_AND_72_o'
  Clock period: 3.020ns (frequency: 331.137MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               3.020ns (Levels of Logic = 4)
  Source:            reg3/i_29_LDC (LATCH)
  Destination:       reg3/i_29_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[29]_AND_72_o falling
  Destination Clock: reg3/GND_10_o_i[29]_AND_72_o falling

  Data Path: reg3/i_29_LDC to reg3/i_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_29_LDC (reg3/i_29_LDC)
     LUT3:I0->O            4   0.097   0.309  reg3/i_291 (reg3/i_29)
     LUT6:I5->O            1   0.097   0.295  reg3/GND_10_o_PWR_10_o_OR_93_o1 (reg3/GND_10_o_PWR_10_o_OR_93_o1)
     LUT5:I4->O            7   0.097   0.407  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT5:I3->O            2   0.097   0.283  reg3/GND_10_o_i[29]_AND_73_o1 (reg3/GND_10_o_i[29]_AND_73_o)
     LDC:CLR                   0.349          reg3/i_29_LDC
    ----------------------------------------
    Total                      3.020ns (1.209ns logic, 1.811ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reg3/GND_10_o_i[30]_AND_70_o'
  Clock period: 2.911ns (frequency: 343.507MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.911ns (Levels of Logic = 4)
  Source:            reg3/i_30_LDC (LATCH)
  Destination:       reg3/i_30_LDC (LATCH)
  Source Clock:      reg3/GND_10_o_i[30]_AND_70_o falling
  Destination Clock: reg3/GND_10_o_i[30]_AND_70_o falling

  Data Path: reg3/i_30_LDC to reg3/i_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_30_LDC (reg3/i_30_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_301 (reg3/i_30)
     LUT5:I3->O            7   0.097   0.323  reg3/GND_10_o_PWR_10_o_OR_93_o2 (reg3/GND_10_o_PWR_10_o_OR_93_o2)
     LUT6:I5->O           26   0.097   0.401  reg3/GND_10_o_PWR_10_o_OR_93_o7 (reg3/GND_10_o_PWR_10_o_OR_93_o)
     LUT6:I5->O            2   0.097   0.283  reg3/GND_10_o_i[30]_AND_71_o1 (reg3/GND_10_o_i[30]_AND_71_o)
     LDC:CLR                   0.349          reg3/i_30_LDC
    ----------------------------------------
    Total                      2.911ns (1.209ns logic, 1.702ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              0.627ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       stare_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: enable to stare_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  enable_IBUF (enable_IBUF)
     LUT3:I0->O            1   0.097   0.000  stare_FSM_FFd2-In1 (stare_FSM_FFd2-In)
     FD:D                      0.008          stare_FSM_FFd2
    ----------------------------------------
    Total                      0.627ns (0.106ns logic, 0.521ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'div/clkdiv_29'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       numarator/num_0 (FF)
  Destination Clock: div/clkdiv_29 rising

  Data Path: reset to numarator/num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.293  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          numarator/num_0
    ----------------------------------------
    Total                      0.643ns (0.350ns logic, 0.293ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div/clkdiv_29'
  Total number of paths / destination ports: 31 / 11
-------------------------------------------------------------------------
Offset:              1.887ns (Levels of Logic = 3)
  Source:            numarator/num_1 (FF)
  Destination:       catod<6> (PAD)
  Source Clock:      div/clkdiv_29 rising

  Data Path: numarator/num_1 to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.361   0.753  numarator/num_1 (numarator/num_1)
     LUT6:I0->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      1.887ns (0.555ns logic, 1.332ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div/clkdiv_15'
  Total number of paths / destination ports: 76 / 11
-------------------------------------------------------------------------
Offset:              2.252ns (Levels of Logic = 4)
  Source:            reg4/cx_1 (FF)
  Destination:       catod<6> (PAD)
  Source Clock:      div/clkdiv_15 rising

  Data Path: reg4/cx_1 to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.361   0.725  reg4/cx_1 (reg4/cx_1)
     LUT6:I0->O            1   0.097   0.295  mux/Mmux_catod3_SW0 (N9)
     LUT6:I5->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      2.252ns (0.652ns logic, 1.600ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'div/clkdiv_24'
  Total number of paths / destination ports: 1147 / 11
-------------------------------------------------------------------------
Offset:              4.128ns (Levels of Logic = 6)
  Source:            reg3/i_5_C_5 (FF)
  Destination:       anod<1> (PAD)
  Source Clock:      div/clkdiv_24 rising

  Data Path: reg3/i_5_C_5 to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.521  reg3/i_5_C_5 (reg3/i_5_C_5)
     LUT3:I0->O            3   0.097   0.703  reg3/i_51 (reg3/i_5)
     LUT6:I0->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      4.128ns (0.846ns logic, 3.282ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[5]_AND_120_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.023ns (Levels of Logic = 6)
  Source:            reg3/i_5_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[5]_AND_120_o falling

  Data Path: reg3/i_5_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_5_LDC (reg3/i_5_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_51 (reg3/i_5)
     LUT6:I0->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      4.023ns (0.957ns logic, 3.066ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[4]_AND_122_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.013ns (Levels of Logic = 6)
  Source:            reg3/i_4_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[4]_AND_122_o falling

  Data Path: reg3/i_4_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_4_LDC (reg3/i_4_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_41 (reg3/i_4)
     LUT6:I1->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      4.013ns (0.957ns logic, 3.056ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[7]_AND_116_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.886ns (Levels of Logic = 6)
  Source:            reg3/i_7_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[7]_AND_116_o falling

  Data Path: reg3/i_7_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_7_LDC (reg3/i_7_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_71 (reg3/i_7)
     LUT6:I2->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.886ns (0.957ns logic, 2.929ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[6]_AND_118_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.841ns (Levels of Logic = 6)
  Source:            reg3/i_6_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[6]_AND_118_o falling

  Data Path: reg3/i_6_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_6_LDC (reg3/i_6_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_61 (reg3/i_6)
     LUT6:I3->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.841ns (0.957ns logic, 2.884ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[9]_AND_112_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.709ns (Levels of Logic = 6)
  Source:            reg3/i_9_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[9]_AND_112_o falling

  Data Path: reg3/i_9_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_9_LDC (reg3/i_9_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_91 (reg3/i_9)
     LUT6:I4->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.709ns (0.957ns logic, 2.752ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[8]_AND_114_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.625ns (Levels of Logic = 6)
  Source:            reg3/i_8_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[8]_AND_114_o falling

  Data Path: reg3/i_8_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_8_LDC (reg3/i_8_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_81 (reg3/i_8)
     LUT6:I5->O            1   0.097   0.683  reg3/_n0178<31>1 (reg3/_n0178<31>)
     LUT5:I0->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.625ns (0.957ns logic, 2.668ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[29]_AND_72_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.110ns (Levels of Logic = 6)
  Source:            reg3/i_29_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[29]_AND_72_o falling

  Data Path: reg3/i_29_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_29_LDC (reg3/i_29_LDC)
     LUT3:I0->O            4   0.097   0.707  reg3/i_291 (reg3/i_29)
     LUT6:I0->O            1   0.097   0.556  reg3/_n0178<31>2 (reg3/_n0178<31>1)
     LUT5:I1->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      4.110ns (0.957ns logic, 3.153ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[28]_AND_74_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.100ns (Levels of Logic = 6)
  Source:            reg3/i_28_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[28]_AND_74_o falling

  Data Path: reg3/i_28_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_28_LDC (reg3/i_28_LDC)
     LUT3:I0->O            4   0.097   0.697  reg3/i_281 (reg3/i_28)
     LUT6:I1->O            1   0.097   0.556  reg3/_n0178<31>2 (reg3/_n0178<31>1)
     LUT5:I1->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      4.100ns (0.957ns logic, 3.143ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[31]_AND_68_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.973ns (Levels of Logic = 6)
  Source:            reg3/i_31_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[31]_AND_68_o falling

  Data Path: reg3/i_31_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  reg3/i_31_LDC (reg3/i_31_LDC)
     LUT3:I0->O            2   0.097   0.561  reg3/i_311 (reg3/i_31)
     LUT6:I2->O            1   0.097   0.556  reg3/_n0178<31>2 (reg3/_n0178<31>1)
     LUT5:I1->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.973ns (0.957ns logic, 3.016ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[30]_AND_70_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.714ns (Levels of Logic = 6)
  Source:            reg3/i_30_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[30]_AND_70_o falling

  Data Path: reg3/i_30_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_30_LDC (reg3/i_30_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_301 (reg3/i_30)
     LUT6:I3->O            1   0.097   0.556  reg3/_n0178<31>2 (reg3/_n0178<31>1)
     LUT5:I1->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.714ns (0.957ns logic, 2.757ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[3]_AND_124_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.582ns (Levels of Logic = 6)
  Source:            reg3/i_3_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[3]_AND_124_o falling

  Data Path: reg3/i_3_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_3_LDC (reg3/i_3_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_31 (reg3/i_3)
     LUT6:I4->O            1   0.097   0.556  reg3/_n0178<31>2 (reg3/_n0178<31>1)
     LUT5:I1->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.582ns (0.957ns logic, 2.625ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[2]_AND_126_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.498ns (Levels of Logic = 6)
  Source:            reg3/i_2_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[2]_AND_126_o falling

  Data Path: reg3/i_2_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_2_LDC (reg3/i_2_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_210 (reg3/i_2)
     LUT6:I5->O            1   0.097   0.556  reg3/_n0178<31>2 (reg3/_n0178<31>1)
     LUT5:I1->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.498ns (0.957ns logic, 2.541ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[23]_AND_84_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.851ns (Levels of Logic = 6)
  Source:            reg3/i_23_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[23]_AND_84_o falling

  Data Path: reg3/i_23_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_23_LDC (reg3/i_23_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_231 (reg3/i_23)
     LUT6:I0->O            1   0.097   0.511  reg3/_n0178<31>3 (reg3/_n0178<31>2)
     LUT5:I2->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.851ns (0.957ns logic, 2.894ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[22]_AND_86_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.841ns (Levels of Logic = 6)
  Source:            reg3/i_22_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[22]_AND_86_o falling

  Data Path: reg3/i_22_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_22_LDC (reg3/i_22_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_221 (reg3/i_22)
     LUT6:I1->O            1   0.097   0.511  reg3/_n0178<31>3 (reg3/_n0178<31>2)
     LUT5:I2->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.841ns (0.957ns logic, 2.884ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[25]_AND_80_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.928ns (Levels of Logic = 6)
  Source:            reg3/i_25_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[25]_AND_80_o falling

  Data Path: reg3/i_25_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_25_LDC (reg3/i_25_LDC)
     LUT3:I0->O            4   0.097   0.570  reg3/i_251 (reg3/i_25)
     LUT6:I2->O            1   0.097   0.511  reg3/_n0178<31>3 (reg3/_n0178<31>2)
     LUT5:I2->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.928ns (0.957ns logic, 2.971ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[24]_AND_82_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.883ns (Levels of Logic = 6)
  Source:            reg3/i_24_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[24]_AND_82_o falling

  Data Path: reg3/i_24_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_24_LDC (reg3/i_24_LDC)
     LUT3:I0->O            4   0.097   0.525  reg3/i_241 (reg3/i_24)
     LUT6:I3->O            1   0.097   0.511  reg3/_n0178<31>3 (reg3/_n0178<31>2)
     LUT5:I2->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.883ns (0.957ns logic, 2.926ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[27]_AND_76_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.751ns (Levels of Logic = 6)
  Source:            reg3/i_27_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[27]_AND_76_o falling

  Data Path: reg3/i_27_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_27_LDC (reg3/i_27_LDC)
     LUT3:I0->O            4   0.097   0.393  reg3/i_271 (reg3/i_27)
     LUT6:I4->O            1   0.097   0.511  reg3/_n0178<31>3 (reg3/_n0178<31>2)
     LUT5:I2->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.751ns (0.957ns logic, 2.794ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[26]_AND_78_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.667ns (Levels of Logic = 6)
  Source:            reg3/i_26_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[26]_AND_78_o falling

  Data Path: reg3/i_26_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  reg3/i_26_LDC (reg3/i_26_LDC)
     LUT3:I0->O            4   0.097   0.309  reg3/i_261 (reg3/i_26)
     LUT6:I5->O            1   0.097   0.511  reg3/_n0178<31>3 (reg3/_n0178<31>2)
     LUT5:I2->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.667ns (0.957ns logic, 2.710ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[17]_AND_96_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.719ns (Levels of Logic = 6)
  Source:            reg3/i_17_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[17]_AND_96_o falling

  Data Path: reg3/i_17_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_17_LDC (reg3/i_17_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_171 (reg3/i_17)
     LUT6:I0->O            1   0.097   0.379  reg3/_n0178<31>4 (reg3/_n0178<31>3)
     LUT5:I3->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.719ns (0.957ns logic, 2.762ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[16]_AND_98_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.709ns (Levels of Logic = 6)
  Source:            reg3/i_16_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[16]_AND_98_o falling

  Data Path: reg3/i_16_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_16_LDC (reg3/i_16_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_161 (reg3/i_16)
     LUT6:I1->O            1   0.097   0.379  reg3/_n0178<31>4 (reg3/_n0178<31>3)
     LUT5:I3->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.709ns (0.957ns logic, 2.752ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[19]_AND_92_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.582ns (Levels of Logic = 6)
  Source:            reg3/i_19_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[19]_AND_92_o falling

  Data Path: reg3/i_19_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_19_LDC (reg3/i_19_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_191 (reg3/i_19)
     LUT6:I2->O            1   0.097   0.379  reg3/_n0178<31>4 (reg3/_n0178<31>3)
     LUT5:I3->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.582ns (0.957ns logic, 2.625ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[18]_AND_94_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.537ns (Levels of Logic = 6)
  Source:            reg3/i_18_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[18]_AND_94_o falling

  Data Path: reg3/i_18_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_18_LDC (reg3/i_18_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_181 (reg3/i_18)
     LUT6:I3->O            1   0.097   0.379  reg3/_n0178<31>4 (reg3/_n0178<31>3)
     LUT5:I3->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.537ns (0.957ns logic, 2.580ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[21]_AND_88_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.405ns (Levels of Logic = 6)
  Source:            reg3/i_21_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[21]_AND_88_o falling

  Data Path: reg3/i_21_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_21_LDC (reg3/i_21_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_211 (reg3/i_21)
     LUT6:I4->O            1   0.097   0.379  reg3/_n0178<31>4 (reg3/_n0178<31>3)
     LUT5:I3->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.405ns (0.957ns logic, 2.448ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[20]_AND_90_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.321ns (Levels of Logic = 6)
  Source:            reg3/i_20_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[20]_AND_90_o falling

  Data Path: reg3/i_20_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_20_LDC (reg3/i_20_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_201 (reg3/i_20)
     LUT6:I5->O            1   0.097   0.379  reg3/_n0178<31>4 (reg3/_n0178<31>3)
     LUT5:I3->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.321ns (0.957ns logic, 2.364ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[11]_AND_108_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.635ns (Levels of Logic = 6)
  Source:            reg3/i_11_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[11]_AND_108_o falling

  Data Path: reg3/i_11_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_11_LDC (reg3/i_11_LDC)
     LUT3:I2->O            3   0.097   0.703  reg3/i_111 (reg3/i_11)
     LUT6:I0->O            1   0.097   0.295  reg3/_n0178<31>5 (reg3/_n0178<31>4)
     LUT5:I4->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.635ns (0.957ns logic, 2.678ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[10]_AND_110_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.625ns (Levels of Logic = 6)
  Source:            reg3/i_10_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[10]_AND_110_o falling

  Data Path: reg3/i_10_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_10_LDC (reg3/i_10_LDC)
     LUT3:I2->O            3   0.097   0.693  reg3/i_101 (reg3/i_10)
     LUT6:I1->O            1   0.097   0.295  reg3/_n0178<31>5 (reg3/_n0178<31>4)
     LUT5:I4->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.625ns (0.957ns logic, 2.668ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[13]_AND_104_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.498ns (Levels of Logic = 6)
  Source:            reg3/i_13_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[13]_AND_104_o falling

  Data Path: reg3/i_13_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_13_LDC (reg3/i_13_LDC)
     LUT3:I2->O            3   0.097   0.566  reg3/i_131 (reg3/i_13)
     LUT6:I2->O            1   0.097   0.295  reg3/_n0178<31>5 (reg3/_n0178<31>4)
     LUT5:I4->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.498ns (0.957ns logic, 2.541ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[12]_AND_106_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.453ns (Levels of Logic = 6)
  Source:            reg3/i_12_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[12]_AND_106_o falling

  Data Path: reg3/i_12_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_12_LDC (reg3/i_12_LDC)
     LUT3:I2->O            3   0.097   0.521  reg3/i_121 (reg3/i_12)
     LUT6:I3->O            1   0.097   0.295  reg3/_n0178<31>5 (reg3/_n0178<31>4)
     LUT5:I4->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.453ns (0.957ns logic, 2.496ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[15]_AND_100_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.321ns (Levels of Logic = 6)
  Source:            reg3/i_15_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[15]_AND_100_o falling

  Data Path: reg3/i_15_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_15_LDC (reg3/i_15_LDC)
     LUT3:I2->O            3   0.097   0.389  reg3/i_151 (reg3/i_15)
     LUT6:I4->O            1   0.097   0.295  reg3/_n0178<31>5 (reg3/_n0178<31>4)
     LUT5:I4->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.321ns (0.957ns logic, 2.364ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[14]_AND_102_o'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.237ns (Levels of Logic = 6)
  Source:            reg3/i_14_LDC (LATCH)
  Destination:       anod<1> (PAD)
  Source Clock:      reg3/GND_10_o_i[14]_AND_102_o falling

  Data Path: reg3/i_14_LDC to anod<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg3/i_14_LDC (reg3/i_14_LDC)
     LUT3:I2->O            3   0.097   0.305  reg3/i_141 (reg3/i_14)
     LUT6:I5->O            1   0.097   0.295  reg3/_n0178<31>5 (reg3/_n0178<31>4)
     LUT5:I4->O            8   0.097   0.715  reg3/_n0178<31>6 (reg3/_n0178)
     LUT5:I0->O            1   0.097   0.379  mux/Mmux_anod14_SW0 (N25)
     LUT6:I4->O            1   0.097   0.279  mux/Mmux_anod14 (anod_0_OBUF)
     OBUF:I->O                 0.000          anod_0_OBUF (anod<0>)
    ----------------------------------------
    Total                      3.237ns (0.957ns logic, 2.280ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[0]_AND_130_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.623ns (Levels of Logic = 4)
  Source:            reg3/i_0_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg3/GND_10_o_i[0]_AND_130_o falling

  Data Path: reg3/i_0_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.309  reg3/i_0_LDC (reg3/i_0_LDC)
     LUT3:I2->O            7   0.097   0.584  reg3/i_01 (reg3/i_0)
     LUT5:I1->O            1   0.097   0.683  reg3/catod3<6>1 (catod3<2>)
     LUT6:I1->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      2.623ns (0.763ns logic, 1.860ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg3/GND_10_o_i[1]_AND_128_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.446ns (Levels of Logic = 4)
  Source:            reg3/i_1_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg3/GND_10_o_i[1]_AND_128_o falling

  Data Path: reg3/i_1_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.309  reg3/i_1_LDC (reg3/i_1_LDC)
     LUT3:I2->O            7   0.097   0.407  reg3/i_110 (reg3/i_1)
     LUT5:I3->O            1   0.097   0.683  reg3/catod3<6>1 (catod3<2>)
     LUT6:I1->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      2.446ns (0.763ns logic, 1.683ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[7]_AND_47_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.012ns (Levels of Logic = 6)
  Source:            reg2/i_7_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[7]_AND_47_o falling

  Data Path: reg2/i_7_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_7_LDC (reg2/i_7_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_71 (reg2/i_7)
     LUT6:I0->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      4.012ns (0.957ns logic, 3.055ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[5]_AND_51_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.002ns (Levels of Logic = 6)
  Source:            reg2/i_5_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[5]_AND_51_o falling

  Data Path: reg2/i_5_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_5_LDC (reg2/i_5_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_51 (reg2/i_5)
     LUT6:I1->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      4.002ns (0.957ns logic, 3.045ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[8]_AND_45_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 6)
  Source:            reg2/i_8_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[8]_AND_45_o falling

  Data Path: reg2/i_8_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_8_LDC (reg2/i_8_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_81 (reg2/i_8)
     LUT6:I2->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.875ns (0.957ns logic, 2.918ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[9]_AND_43_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.830ns (Levels of Logic = 6)
  Source:            reg2/i_9_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[9]_AND_43_o falling

  Data Path: reg2/i_9_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_9_LDC (reg2/i_9_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_91 (reg2/i_9)
     LUT6:I3->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.830ns (0.957ns logic, 2.873ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[11]_AND_39_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.698ns (Levels of Logic = 6)
  Source:            reg2/i_11_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[11]_AND_39_o falling

  Data Path: reg2/i_11_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_11_LDC (reg2/i_11_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_111 (reg2/i_11)
     LUT6:I4->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.698ns (0.957ns logic, 2.741ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[10]_AND_41_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.614ns (Levels of Logic = 6)
  Source:            reg2/i_10_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[10]_AND_41_o falling

  Data Path: reg2/i_10_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_10_LDC (reg2/i_10_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_101 (reg2/i_10)
     LUT6:I5->O            1   0.097   0.683  reg2/GND_9_o_PWR_9_o_OR_31_o12 (reg2/GND_9_o_PWR_9_o_OR_31_o12)
     LUT5:I0->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.614ns (0.957ns logic, 2.657ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[13]_AND_35_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.885ns (Levels of Logic = 6)
  Source:            reg2/i_13_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[13]_AND_35_o falling

  Data Path: reg2/i_13_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_13_LDC (reg2/i_13_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_131 (reg2/i_13)
     LUT6:I0->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.885ns (0.957ns logic, 2.928ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[12]_AND_37_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.875ns (Levels of Logic = 6)
  Source:            reg2/i_12_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[12]_AND_37_o falling

  Data Path: reg2/i_12_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_12_LDC (reg2/i_12_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_121 (reg2/i_12)
     LUT6:I1->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.875ns (0.957ns logic, 2.918ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[14]_AND_33_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.748ns (Levels of Logic = 6)
  Source:            reg2/i_14_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[14]_AND_33_o falling

  Data Path: reg2/i_14_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_14_LDC (reg2/i_14_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_141 (reg2/i_14)
     LUT6:I2->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.748ns (0.957ns logic, 2.791ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[16]_AND_29_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.703ns (Levels of Logic = 6)
  Source:            reg2/i_16_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[16]_AND_29_o falling

  Data Path: reg2/i_16_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_16_LDC (reg2/i_16_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_161 (reg2/i_16)
     LUT6:I3->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.703ns (0.957ns logic, 2.746ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[15]_AND_31_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.571ns (Levels of Logic = 6)
  Source:            reg2/i_15_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[15]_AND_31_o falling

  Data Path: reg2/i_15_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_15_LDC (reg2/i_15_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_151 (reg2/i_15)
     LUT6:I4->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.571ns (0.957ns logic, 2.614ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[17]_AND_27_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.487ns (Levels of Logic = 6)
  Source:            reg2/i_17_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[17]_AND_27_o falling

  Data Path: reg2/i_17_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_17_LDC (reg2/i_17_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_171 (reg2/i_17)
     LUT6:I5->O            1   0.097   0.556  reg2/GND_9_o_PWR_9_o_OR_31_o13 (reg2/GND_9_o_PWR_9_o_OR_31_o13)
     LUT5:I1->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.487ns (0.957ns logic, 2.530ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[30]_AND_1_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.840ns (Levels of Logic = 6)
  Source:            reg2/i_30_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[30]_AND_1_o falling

  Data Path: reg2/i_30_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_30_LDC (reg2/i_30_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_301 (reg2/i_30)
     LUT6:I0->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.840ns (0.957ns logic, 2.883ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[0]_AND_61_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.830ns (Levels of Logic = 6)
  Source:            reg2/i_0_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[0]_AND_61_o falling

  Data Path: reg2/i_0_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.305  reg2/i_0_LDC (reg2/i_0_LDC)
     LUT3:I2->O            2   0.097   0.688  reg2/i_01 (reg2/i_0)
     LUT6:I1->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.830ns (0.957ns logic, 2.873ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[2]_AND_57_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.703ns (Levels of Logic = 6)
  Source:            reg2/i_2_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[2]_AND_57_o falling

  Data Path: reg2/i_2_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_2_LDC (reg2/i_2_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_210 (reg2/i_2)
     LUT6:I2->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.703ns (0.957ns logic, 2.746ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[3]_AND_55_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.658ns (Levels of Logic = 6)
  Source:            reg2/i_3_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[3]_AND_55_o falling

  Data Path: reg2/i_3_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_3_LDC (reg2/i_3_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_31 (reg2/i_3)
     LUT6:I3->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.658ns (0.957ns logic, 2.701ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[4]_AND_53_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 6)
  Source:            reg2/i_4_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[4]_AND_53_o falling

  Data Path: reg2/i_4_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_4_LDC (reg2/i_4_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_41 (reg2/i_4)
     LUT6:I4->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.526ns (0.957ns logic, 2.569ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[6]_AND_49_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.442ns (Levels of Logic = 6)
  Source:            reg2/i_6_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[6]_AND_49_o falling

  Data Path: reg2/i_6_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_6_LDC (reg2/i_6_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_61 (reg2/i_6)
     LUT6:I5->O            1   0.097   0.511  reg2/GND_9_o_PWR_9_o_OR_31_o11 (reg2/GND_9_o_PWR_9_o_OR_31_o11)
     LUT5:I2->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.442ns (0.957ns logic, 2.485ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[19]_AND_23_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.708ns (Levels of Logic = 6)
  Source:            reg2/i_19_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[19]_AND_23_o falling

  Data Path: reg2/i_19_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_19_LDC (reg2/i_19_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_191 (reg2/i_19)
     LUT6:I0->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.708ns (0.957ns logic, 2.751ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[18]_AND_25_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.698ns (Levels of Logic = 6)
  Source:            reg2/i_18_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[18]_AND_25_o falling

  Data Path: reg2/i_18_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_18_LDC (reg2/i_18_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_181 (reg2/i_18)
     LUT6:I1->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.698ns (0.957ns logic, 2.741ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[21]_AND_19_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.571ns (Levels of Logic = 6)
  Source:            reg2/i_21_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[21]_AND_19_o falling

  Data Path: reg2/i_21_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_21_LDC (reg2/i_21_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_211 (reg2/i_21)
     LUT6:I2->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.571ns (0.957ns logic, 2.614ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[20]_AND_21_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 6)
  Source:            reg2/i_20_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[20]_AND_21_o falling

  Data Path: reg2/i_20_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_20_LDC (reg2/i_20_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_201 (reg2/i_20)
     LUT6:I3->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.526ns (0.957ns logic, 2.569ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[22]_AND_17_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.394ns (Levels of Logic = 6)
  Source:            reg2/i_22_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[22]_AND_17_o falling

  Data Path: reg2/i_22_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_22_LDC (reg2/i_22_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_221 (reg2/i_22)
     LUT6:I4->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.394ns (0.957ns logic, 2.437ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[23]_AND_15_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.310ns (Levels of Logic = 6)
  Source:            reg2/i_23_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[23]_AND_15_o falling

  Data Path: reg2/i_23_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_23_LDC (reg2/i_23_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_231 (reg2/i_23)
     LUT6:I5->O            1   0.097   0.379  reg2/GND_9_o_PWR_9_o_OR_31_o14 (reg2/GND_9_o_PWR_9_o_OR_31_o14)
     LUT5:I3->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.310ns (0.957ns logic, 2.353ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[26]_AND_9_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.624ns (Levels of Logic = 6)
  Source:            reg2/i_26_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[26]_AND_9_o falling

  Data Path: reg2/i_26_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_26_LDC (reg2/i_26_LDC)
     LUT3:I2->O            3   0.097   0.703  reg2/i_261 (reg2/i_26)
     LUT6:I0->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.624ns (0.957ns logic, 2.667ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[24]_AND_13_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.614ns (Levels of Logic = 6)
  Source:            reg2/i_24_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[24]_AND_13_o falling

  Data Path: reg2/i_24_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_24_LDC (reg2/i_24_LDC)
     LUT3:I2->O            3   0.097   0.693  reg2/i_241 (reg2/i_24)
     LUT6:I1->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.614ns (0.957ns logic, 2.657ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[25]_AND_11_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.487ns (Levels of Logic = 6)
  Source:            reg2/i_25_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[25]_AND_11_o falling

  Data Path: reg2/i_25_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_25_LDC (reg2/i_25_LDC)
     LUT3:I2->O            3   0.097   0.566  reg2/i_251 (reg2/i_25)
     LUT6:I2->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.487ns (0.957ns logic, 2.530ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[27]_AND_7_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.442ns (Levels of Logic = 6)
  Source:            reg2/i_27_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[27]_AND_7_o falling

  Data Path: reg2/i_27_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_27_LDC (reg2/i_27_LDC)
     LUT3:I2->O            3   0.097   0.521  reg2/i_271 (reg2/i_27)
     LUT6:I3->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.442ns (0.957ns logic, 2.485ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[28]_AND_5_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.310ns (Levels of Logic = 6)
  Source:            reg2/i_28_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[28]_AND_5_o falling

  Data Path: reg2/i_28_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_28_LDC (reg2/i_28_LDC)
     LUT3:I2->O            3   0.097   0.389  reg2/i_281 (reg2/i_28)
     LUT6:I4->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.310ns (0.957ns logic, 2.353ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[29]_AND_3_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.226ns (Levels of Logic = 6)
  Source:            reg2/i_29_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[29]_AND_3_o falling

  Data Path: reg2/i_29_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.299  reg2/i_29_LDC (reg2/i_29_LDC)
     LUT3:I2->O            3   0.097   0.305  reg2/i_291 (reg2/i_29)
     LUT6:I5->O            1   0.097   0.295  reg2/GND_9_o_PWR_9_o_OR_31_o15 (reg2/GND_9_o_PWR_9_o_OR_31_o15)
     LUT5:I4->O           35   0.097   0.791  reg2/GND_9_o_PWR_9_o_OR_31_o16 (reg2/GND_9_o_PWR_9_o_OR_31_o1)
     LUT6:I1->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      3.226ns (0.957ns logic, 2.269ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reg2/GND_9_o_i[1]_AND_59_o'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.530ns (Levels of Logic = 4)
  Source:            reg2/i_1_LDC (LATCH)
  Destination:       catod<6> (PAD)
  Source Clock:      reg2/GND_9_o_i[1]_AND_59_o falling

  Data Path: reg2/i_1_LDC to catod<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             34   0.472   0.618  reg2/i_1_LDC (reg2/i_1_LDC)
     LUT3:I0->O            4   0.097   0.570  reg2/i_110 (reg2/i_1)
     LUT6:I2->O            1   0.097   0.295  mux/Mmux_catod3_SW1 (N33)
     LUT6:I5->O            2   0.097   0.283  mux/Mmux_catod3 (catod_2_OBUF)
     OBUF:I->O                 0.000          catod_2_OBUF (catod<2>)
    ----------------------------------------
    Total                      2.530ns (0.763ns logic, 1.767ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div/clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.691|         |         |         |
div/clkdiv_15  |    1.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock div/clkdiv_24
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |    2.982|         |         |         |
div/clkdiv_24                |    3.694|         |         |         |
reg2/GND_9_o_i[0]_AND_61_o   |         |    3.399|         |         |
reg2/GND_9_o_i[10]_AND_41_o  |         |    3.183|         |         |
reg2/GND_9_o_i[11]_AND_39_o  |         |    3.267|         |         |
reg2/GND_9_o_i[12]_AND_37_o  |         |    3.444|         |         |
reg2/GND_9_o_i[13]_AND_35_o  |         |    3.454|         |         |
reg2/GND_9_o_i[14]_AND_33_o  |         |    3.317|         |         |
reg2/GND_9_o_i[15]_AND_31_o  |         |    3.140|         |         |
reg2/GND_9_o_i[16]_AND_29_o  |         |    3.272|         |         |
reg2/GND_9_o_i[17]_AND_27_o  |         |    3.056|         |         |
reg2/GND_9_o_i[18]_AND_25_o  |         |    3.267|         |         |
reg2/GND_9_o_i[19]_AND_23_o  |         |    3.277|         |         |
reg2/GND_9_o_i[1]_AND_59_o   |         |    2.969|         |         |
reg2/GND_9_o_i[20]_AND_21_o  |         |    3.095|         |         |
reg2/GND_9_o_i[21]_AND_19_o  |         |    3.140|         |         |
reg2/GND_9_o_i[22]_AND_17_o  |         |    2.963|         |         |
reg2/GND_9_o_i[23]_AND_15_o  |         |    2.879|         |         |
reg2/GND_9_o_i[24]_AND_13_o  |         |    3.183|         |         |
reg2/GND_9_o_i[25]_AND_11_o  |         |    3.056|         |         |
reg2/GND_9_o_i[26]_AND_9_o   |         |    3.193|         |         |
reg2/GND_9_o_i[27]_AND_7_o   |         |    3.011|         |         |
reg2/GND_9_o_i[28]_AND_5_o   |         |    2.879|         |         |
reg2/GND_9_o_i[29]_AND_3_o   |         |    2.795|         |         |
reg2/GND_9_o_i[2]_AND_57_o   |         |    3.272|         |         |
reg2/GND_9_o_i[30]_AND_1_o   |         |    3.409|         |         |
reg2/GND_9_o_i[3]_AND_55_o   |         |    3.227|         |         |
reg2/GND_9_o_i[4]_AND_53_o   |         |    3.095|         |         |
reg2/GND_9_o_i[5]_AND_51_o   |         |    3.571|         |         |
reg2/GND_9_o_i[6]_AND_49_o   |         |    3.011|         |         |
reg2/GND_9_o_i[7]_AND_47_o   |         |    3.581|         |         |
reg2/GND_9_o_i[8]_AND_45_o   |         |    3.444|         |         |
reg2/GND_9_o_i[9]_AND_43_o   |         |    3.399|         |         |
reg3/GND_10_o_i[0]_AND_130_o |         |    3.126|         |         |
reg3/GND_10_o_i[10]_AND_110_o|         |    3.103|         |         |
reg3/GND_10_o_i[11]_AND_108_o|         |    3.019|         |         |
reg3/GND_10_o_i[12]_AND_106_o|         |    3.452|         |         |
reg3/GND_10_o_i[13]_AND_104_o|         |    3.462|         |         |
reg3/GND_10_o_i[14]_AND_102_o|         |    3.325|         |         |
reg3/GND_10_o_i[15]_AND_100_o|         |    3.280|         |         |
reg3/GND_10_o_i[16]_AND_98_o |         |    3.148|         |         |
reg3/GND_10_o_i[17]_AND_96_o |         |    3.064|         |         |
reg3/GND_10_o_i[18]_AND_94_o |         |    3.579|         |         |
reg3/GND_10_o_i[19]_AND_92_o |         |    3.589|         |         |
reg3/GND_10_o_i[1]_AND_128_o |         |    2.910|         |         |
reg3/GND_10_o_i[20]_AND_90_o |         |    3.452|         |         |
reg3/GND_10_o_i[21]_AND_88_o |         |    3.407|         |         |
reg3/GND_10_o_i[22]_AND_86_o |         |    3.275|         |         |
reg3/GND_10_o_i[23]_AND_84_o |         |    3.191|         |         |
reg3/GND_10_o_i[24]_AND_82_o |         |    3.822|         |         |
reg3/GND_10_o_i[25]_AND_80_o |         |    3.832|         |         |
reg3/GND_10_o_i[26]_AND_78_o |         |    3.695|         |         |
reg3/GND_10_o_i[27]_AND_76_o |         |    3.650|         |         |
reg3/GND_10_o_i[28]_AND_74_o |         |    3.518|         |         |
reg3/GND_10_o_i[29]_AND_72_o |         |    3.434|         |         |
reg3/GND_10_o_i[2]_AND_126_o |         |    3.148|         |         |
reg3/GND_10_o_i[30]_AND_70_o |         |    2.911|         |         |
reg3/GND_10_o_i[31]_AND_68_o |         |    2.645|         |         |
reg3/GND_10_o_i[3]_AND_124_o |         |    2.971|         |         |
reg3/GND_10_o_i[4]_AND_122_o |         |    3.275|         |         |
reg3/GND_10_o_i[5]_AND_120_o |         |    3.285|         |         |
reg3/GND_10_o_i[6]_AND_118_o |         |    3.407|         |         |
reg3/GND_10_o_i[7]_AND_116_o |         |    3.417|         |         |
reg3/GND_10_o_i[8]_AND_114_o |         |    3.280|         |         |
reg3/GND_10_o_i[9]_AND_112_o |         |    3.235|         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock div/clkdiv_29
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
div/clkdiv_29  |    1.097|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[0]_AND_61_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[10]_AND_41_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[11]_AND_39_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[12]_AND_37_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[13]_AND_35_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[14]_AND_33_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[15]_AND_31_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[16]_AND_29_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[17]_AND_27_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[18]_AND_25_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[19]_AND_23_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[1]_AND_59_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    1.719|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[20]_AND_21_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[21]_AND_19_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[22]_AND_17_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[23]_AND_15_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[24]_AND_13_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[25]_AND_11_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[26]_AND_9_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[27]_AND_7_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[28]_AND_5_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[29]_AND_3_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[2]_AND_57_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[30]_AND_1_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[3]_AND_55_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[4]_AND_53_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[5]_AND_51_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[6]_AND_49_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[7]_AND_47_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[8]_AND_45_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg2/GND_9_o_i[9]_AND_43_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.474|         |
div/clkdiv_24              |         |         |    3.686|         |
reg2/GND_9_o_i[0]_AND_61_o |         |         |    3.399|         |
reg2/GND_9_o_i[10]_AND_41_o|         |         |    3.183|         |
reg2/GND_9_o_i[11]_AND_39_o|         |         |    3.267|         |
reg2/GND_9_o_i[12]_AND_37_o|         |         |    3.444|         |
reg2/GND_9_o_i[13]_AND_35_o|         |         |    3.454|         |
reg2/GND_9_o_i[14]_AND_33_o|         |         |    3.317|         |
reg2/GND_9_o_i[15]_AND_31_o|         |         |    3.140|         |
reg2/GND_9_o_i[16]_AND_29_o|         |         |    3.272|         |
reg2/GND_9_o_i[17]_AND_27_o|         |         |    3.056|         |
reg2/GND_9_o_i[18]_AND_25_o|         |         |    3.267|         |
reg2/GND_9_o_i[19]_AND_23_o|         |         |    3.277|         |
reg2/GND_9_o_i[1]_AND_59_o |         |         |    2.002|         |
reg2/GND_9_o_i[20]_AND_21_o|         |         |    3.095|         |
reg2/GND_9_o_i[21]_AND_19_o|         |         |    3.140|         |
reg2/GND_9_o_i[22]_AND_17_o|         |         |    2.963|         |
reg2/GND_9_o_i[23]_AND_15_o|         |         |    2.879|         |
reg2/GND_9_o_i[24]_AND_13_o|         |         |    3.183|         |
reg2/GND_9_o_i[25]_AND_11_o|         |         |    3.056|         |
reg2/GND_9_o_i[26]_AND_9_o |         |         |    3.193|         |
reg2/GND_9_o_i[27]_AND_7_o |         |         |    3.011|         |
reg2/GND_9_o_i[28]_AND_5_o |         |         |    2.879|         |
reg2/GND_9_o_i[29]_AND_3_o |         |         |    2.795|         |
reg2/GND_9_o_i[2]_AND_57_o |         |         |    3.272|         |
reg2/GND_9_o_i[30]_AND_1_o |         |         |    3.409|         |
reg2/GND_9_o_i[3]_AND_55_o |         |         |    3.227|         |
reg2/GND_9_o_i[4]_AND_53_o |         |         |    3.095|         |
reg2/GND_9_o_i[5]_AND_51_o |         |         |    3.571|         |
reg2/GND_9_o_i[6]_AND_49_o |         |         |    3.011|         |
reg2/GND_9_o_i[7]_AND_47_o |         |         |    3.581|         |
reg2/GND_9_o_i[8]_AND_45_o |         |         |    3.444|         |
reg2/GND_9_o_i[9]_AND_43_o |         |         |    3.399|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[0]_AND_130_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[10]_AND_110_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[11]_AND_108_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[12]_AND_106_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[13]_AND_104_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[14]_AND_102_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[15]_AND_100_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[16]_AND_98_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[17]_AND_96_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[18]_AND_94_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[19]_AND_92_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[1]_AND_128_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[20]_AND_90_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[21]_AND_88_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[22]_AND_86_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[23]_AND_84_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[24]_AND_82_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.891|         |
div/clkdiv_24                |         |         |    3.485|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    2.959|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    2.889|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    2.805|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.325|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.335|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.198|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.153|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.021|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    2.937|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.370|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.380|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.743|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.243|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.198|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.066|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    2.982|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.408|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.418|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.281|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.236|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.104|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.020|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    2.982|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.497|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.231|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.805|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.109|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.119|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.193|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.203|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.066|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.021|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[25]_AND_80_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.891|         |
div/clkdiv_24                |         |         |    3.485|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    2.959|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    2.889|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    2.805|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.325|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.335|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.198|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.153|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.021|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    2.937|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.370|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.380|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.743|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.243|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.198|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.066|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    2.982|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.408|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.418|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.281|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.236|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.104|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.020|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    2.982|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.497|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.231|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.805|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.109|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.119|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.193|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.203|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.066|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.021|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[26]_AND_78_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.891|         |
div/clkdiv_24                |         |         |    3.485|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    2.959|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    2.889|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    2.805|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.325|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.335|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.198|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.153|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.021|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    2.937|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.370|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.380|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.743|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.243|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.198|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.066|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    2.982|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.408|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.418|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.281|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.236|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.104|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.020|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    2.982|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.497|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.231|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.805|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.109|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.119|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.193|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.203|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.066|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.021|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[27]_AND_76_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.891|         |
div/clkdiv_24                |         |         |    3.485|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    2.959|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    2.889|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    2.805|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.325|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.335|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.198|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.153|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.021|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    2.937|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.370|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.380|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.743|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.243|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.198|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.066|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    2.982|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.408|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.418|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.281|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.236|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.104|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.020|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    2.982|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.497|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.231|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.805|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.109|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.119|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.193|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.203|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.066|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.021|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[28]_AND_74_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.891|         |
div/clkdiv_24                |         |         |    3.485|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    2.959|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    2.889|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    2.805|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.325|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.335|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.198|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.153|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.021|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    2.937|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.370|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.380|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.743|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.243|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.198|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.066|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    2.982|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.408|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.418|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.281|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.236|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.104|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.020|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    2.982|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.497|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.231|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.805|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.109|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.119|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.193|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.203|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.066|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.021|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[29]_AND_72_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    1.891|         |
div/clkdiv_24                |         |         |    3.485|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    2.959|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    2.889|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    2.805|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.325|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.335|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.198|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.153|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.021|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    2.937|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.370|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.380|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.743|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.243|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.198|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.066|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    2.982|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.408|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.418|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.281|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.236|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.104|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.020|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    2.982|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.497|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.231|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.805|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.109|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.119|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.193|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.203|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.066|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.021|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[2]_AND_126_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[30]_AND_70_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[31]_AND_68_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[3]_AND_124_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[4]_AND_122_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[5]_AND_120_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[6]_AND_118_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[7]_AND_116_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[8]_AND_114_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reg3/GND_10_o_i[9]_AND_112_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
clk                          |         |         |    2.982|         |
div/clkdiv_24                |         |         |    3.694|         |
reg3/GND_10_o_i[0]_AND_130_o |         |         |    3.126|         |
reg3/GND_10_o_i[10]_AND_110_o|         |         |    3.103|         |
reg3/GND_10_o_i[11]_AND_108_o|         |         |    3.019|         |
reg3/GND_10_o_i[12]_AND_106_o|         |         |    3.452|         |
reg3/GND_10_o_i[13]_AND_104_o|         |         |    3.462|         |
reg3/GND_10_o_i[14]_AND_102_o|         |         |    3.325|         |
reg3/GND_10_o_i[15]_AND_100_o|         |         |    3.280|         |
reg3/GND_10_o_i[16]_AND_98_o |         |         |    3.148|         |
reg3/GND_10_o_i[17]_AND_96_o |         |         |    3.064|         |
reg3/GND_10_o_i[18]_AND_94_o |         |         |    3.579|         |
reg3/GND_10_o_i[19]_AND_92_o |         |         |    3.589|         |
reg3/GND_10_o_i[1]_AND_128_o |         |         |    2.910|         |
reg3/GND_10_o_i[20]_AND_90_o |         |         |    3.452|         |
reg3/GND_10_o_i[21]_AND_88_o |         |         |    3.407|         |
reg3/GND_10_o_i[22]_AND_86_o |         |         |    3.275|         |
reg3/GND_10_o_i[23]_AND_84_o |         |         |    3.191|         |
reg3/GND_10_o_i[24]_AND_82_o |         |         |    3.822|         |
reg3/GND_10_o_i[25]_AND_80_o |         |         |    3.832|         |
reg3/GND_10_o_i[26]_AND_78_o |         |         |    3.695|         |
reg3/GND_10_o_i[27]_AND_76_o |         |         |    3.650|         |
reg3/GND_10_o_i[28]_AND_74_o |         |         |    3.518|         |
reg3/GND_10_o_i[29]_AND_72_o |         |         |    3.434|         |
reg3/GND_10_o_i[2]_AND_126_o |         |         |    3.148|         |
reg3/GND_10_o_i[30]_AND_70_o |         |         |    2.911|         |
reg3/GND_10_o_i[31]_AND_68_o |         |         |    2.645|         |
reg3/GND_10_o_i[3]_AND_124_o |         |         |    2.971|         |
reg3/GND_10_o_i[4]_AND_122_o |         |         |    3.275|         |
reg3/GND_10_o_i[5]_AND_120_o |         |         |    3.285|         |
reg3/GND_10_o_i[6]_AND_118_o |         |         |    3.407|         |
reg3/GND_10_o_i[7]_AND_116_o |         |         |    3.417|         |
reg3/GND_10_o_i[8]_AND_114_o |         |         |    3.280|         |
reg3/GND_10_o_i[9]_AND_112_o |         |         |    3.235|         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.64 secs
 
--> 

Total memory usage is 4618748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :   20 (   0 filtered)

