# FPGA-resource-visualization
With a FPGA resource information extracted from Xilinx Vivado, the code visualizes resource map.

Three versions are available: __1)main tile types, 2)concise, 3)verbose__.
You can change the setting in the SETTING comment block in the code.

## Resource Visualization for Main Tile Types
<img src="./img/zedboard_main.png" width="600">


## Resource Visualization for Concise Ver.
<img src="./img/zedboard_concise.png" width="600">


## Resource Visualization for Detailed Ver.
<img src="./img/zedboard_verbose.png" width="600">
