OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels -distance_between_buffers 100
[INFO CTS-0050] Root buffer is gf180mcu_fd_sc_mcu9t5v0__clkbuf_4.
[INFO CTS-0051] Sink buffer is gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    gf180mcu_fd_sc_mcu9t5v0__clkbuf_4
                    gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
[INFO CTS-0049] Characterization buffer is gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.
[INFO CTS-0039] Number of created patterns = 11620.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 1120 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11620.
[INFO CTS-0047]     Number of keys in characterization LUT: 308.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4370 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4370.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 50400  dbu (25 um).
[INFO CTS-0021]  Distance between buffers: 1 units (100 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 135.
[INFO CTS-0024]  Normalized sink region: [(2.5685, 1.843), (83.6956, 83.9673)].
[INFO CTS-0025]     Width:  81.1271.
[INFO CTS-0026]     Height: 82.1243.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 68
    Sub-region size: 81.1271 X 41.0622
[INFO CTS-0034]     Segment length (rounded): 20.
    Key: 240 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 2
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 240 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 2
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 30 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 2
      location: 0.5 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 34
    Sub-region size: 40.5635 X 41.0622
[INFO CTS-0034]     Segment length (rounded): 20.
    Key: 240 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 2
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 240 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 2
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 30 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 2
      location: 0.5 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 3
    Direction: Vertical
    Sinks per sub-region: 17
    Sub-region size: 40.5635 X 20.5311
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 240 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 2
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 2 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 2
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 9
    Sub-region size: 20.2818 X 20.5311
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 240 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 2
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 2 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 2
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 135.
[INFO CTS-0018]     Created 202 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 12.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 12.
[INFO CTS-0015]     Created 202 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:2, 7:2, 8:5, 9:3, 10:3, 12:1, 25:2, 26:5, 27:4, 28:3, 29:4, 30:12, 31:13, 32:16, 33:26, 34:18, 35:18, 36:11, 37:3..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4370
[INFO CTS-0100]  Leaf buffers 135
[INFO CTS-0101]  Average sink wire length 4371.97 um
[INFO CTS-0102]  Path depth 12 - 12
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2185915 u^2 47% utilization.
[INFO RSZ-0058] Using max wire length 15009um.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2185915 u^2 47% utilization.
Placement Analysis
---------------------------------
total displacement       3489.8 u
average displacement        0.1 u
max displacement           16.8 u
original HPWL         2273363.0 u
legalized HPWL        2317868.6 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0094] Found 14 endpoints with setup violations.
[INFO RSZ-0045] Inserted 8 buffers, 1 to split loads.
[INFO RSZ-0043] Swapped pins on 1 instances.
[INFO RSZ-0049] Cloned 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0046] Found 65 endpoints with hold violations.
[INFO RSZ-0032] Inserted 1 hold buffers.
Placement Analysis
---------------------------------
total displacement         96.7 u
average displacement        0.0 u
max displacement           10.1 u
original HPWL         2321819.8 u
legalized HPWL        2321873.3 u
delta HPWL                    0 %

Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2186384 u^2 47% utilization.
Elapsed time: 0:25.83[h:]min:sec. CPU time: user 25.66 sys 0.16 (99%). Peak memory: 465812KB.
