vendor_name = ModelSim
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_ctrl.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/iic_bit_shift.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/eeprom/cail_param_control.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_control_top.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad_cail.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/adc/ad7606.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.qip
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/ad_fifo.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.qip
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/short_to_float.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.qip
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/mult.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.qip
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/data_fifo.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.qip
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/ip/float_sub.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.qip
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/cail_param.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/rtl/analyzer.v
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/testbench/analyzer_tb.v
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dcfifo_scj1.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_gray2bin_rgb.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_q57.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_graycounter_mjc.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_7o41.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dffpipe_dd9.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/alt_synch_pipe_tnl.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dffpipe_hd9.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/alt_synch_pipe_0ol.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/dffpipe_id9.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_c66.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_71f.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_q0f.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_6mg.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_a0f.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_70f.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_9ve.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_kpj.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_kij.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_p3j.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_fff.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_onf.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cmpr_seg.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_oge.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_2sa.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_0lg.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/add_sub_ptb.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/mult_5ks.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, h:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/scfifo_km21.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_dpfifo_rs21.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/a_fefifo_s7f.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cntr_go7.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/altsyncram_enm1.tdf
source_file = 1, H:/FPGA/cyclone source/12_ad7606+eeprom/prj/db/cntr_4ob.tdf
design_name = analyzer
instance = comp, \iic_sda~output , iic_sda~output, analyzer, 1
instance = comp, \ad_clk_o~output , ad_clk_o~output, analyzer, 1
instance = comp, \ad_conv_o~output , ad_conv_o~output, analyzer, 1
instance = comp, \ad_reset_o~output , ad_reset_o~output, analyzer, 1
instance = comp, \ad_rd_o~output , ad_rd_o~output, analyzer, 1
instance = comp, \ad_os_o[0]~output , ad_os_o[0]~output, analyzer, 1
instance = comp, \ad_os_o[1]~output , ad_os_o[1]~output, analyzer, 1
instance = comp, \ad_os_o[2]~output , ad_os_o[2]~output, analyzer, 1
instance = comp, \iic_clk~output , iic_clk~output, analyzer, 1
instance = comp, \clk~input , clk~input, analyzer, 1
instance = comp, \ad_control_top|ad7606|clk_25m~0 , ad_control_top|ad7606|clk_25m~0, analyzer, 1
instance = comp, \ad_control_top|ad7606|clk_25m~feeder , ad_control_top|ad7606|clk_25m~feeder, analyzer, 1
instance = comp, \rst_n~input , rst_n~input, analyzer, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, analyzer, 1
instance = comp, \ad_control_top|ad7606|clk_25m , ad_control_top|ad7606|clk_25m, analyzer, 1
instance = comp, \ad_control_top|ad7606|clk_25m~clkctrl , ad_control_top|ad7606|clk_25m~clkctrl, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[0]~6 , ad_control_top|ad7606|read_cnt[0]~6, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[0] , ad_control_top|ad7606|read_cnt[0], analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[1]~8 , ad_control_top|ad7606|read_cnt[1]~8, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[1] , ad_control_top|ad7606|read_cnt[1], analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[2]~10 , ad_control_top|ad7606|read_cnt[2]~10, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[2] , ad_control_top|ad7606|read_cnt[2], analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[3]~12 , ad_control_top|ad7606|read_cnt[3]~12, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[3] , ad_control_top|ad7606|read_cnt[3], analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[4]~14 , ad_control_top|ad7606|read_cnt[4]~14, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[4] , ad_control_top|ad7606|read_cnt[4], analyzer, 1
instance = comp, \ad_control_top|ad7606|Selector3~1 , ad_control_top|ad7606|Selector3~1, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[5]~16 , ad_control_top|ad7606|read_cnt[5]~16, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_cnt[5] , ad_control_top|ad7606|read_cnt[5], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[0]~8 , ad_control_top|ad7606|cnt[0]~8, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[1]~10 , ad_control_top|ad7606|cnt[1]~10, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[1] , ad_control_top|ad7606|cnt[1], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[2]~12 , ad_control_top|ad7606|cnt[2]~12, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[2] , ad_control_top|ad7606|cnt[2], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[3]~14 , ad_control_top|ad7606|cnt[3]~14, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[3] , ad_control_top|ad7606|cnt[3], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[4]~16 , ad_control_top|ad7606|cnt[4]~16, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[4] , ad_control_top|ad7606|cnt[4], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[5]~18 , ad_control_top|ad7606|cnt[5]~18, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[5] , ad_control_top|ad7606|cnt[5], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[6]~20 , ad_control_top|ad7606|cnt[6]~20, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[6] , ad_control_top|ad7606|cnt[6], analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[7]~22 , ad_control_top|ad7606|cnt[7]~22, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[7] , ad_control_top|ad7606|cnt[7], analyzer, 1
instance = comp, \ad_control_top|ad7606|LessThan1~0 , ad_control_top|ad7606|LessThan1~0, analyzer, 1
instance = comp, \ad_control_top|ad7606|LessThan1~1 , ad_control_top|ad7606|LessThan1~1, analyzer, 1
instance = comp, \ad_control_top|ad7606|cnt[0] , ad_control_top|ad7606|cnt[0], analyzer, 1
instance = comp, \ad_control_top|ad7606|Equal0~1 , ad_control_top|ad7606|Equal0~1, analyzer, 1
instance = comp, \ad_control_top|ad7606|Equal0~0 , ad_control_top|ad7606|Equal0~0, analyzer, 1
instance = comp, \ad_control_top|ad7606|Equal0~2 , ad_control_top|ad7606|Equal0~2, analyzer, 1
instance = comp, \ad_control_top|ad7606|read_siganl , ad_control_top|ad7606|read_siganl, analyzer, 1
instance = comp, \ad_control_top|ad7606|Selector3~0 , ad_control_top|ad7606|Selector3~0, analyzer, 1
instance = comp, \ad_control_top|ad7606|Selector3~2 , ad_control_top|ad7606|Selector3~2, analyzer, 1
instance = comp, \ad_control_top|ad7606|mode[0] , ad_control_top|ad7606|mode[0], analyzer, 1
instance = comp, \ad_control_top|ad7606|ad_clk_o~0 , ad_control_top|ad7606|ad_clk_o~0, analyzer, 1
instance = comp, \ad_control_top|ad7606|LessThan0~0 , ad_control_top|ad7606|LessThan0~0, analyzer, 1
instance = comp, \busy_i~input , busy_i~input, analyzer, 1
instance = comp, \data_i[0]~input , data_i[0]~input, analyzer, 1
instance = comp, \data_i[1]~input , data_i[1]~input, analyzer, 1
instance = comp, \data_i[2]~input , data_i[2]~input, analyzer, 1
instance = comp, \data_i[3]~input , data_i[3]~input, analyzer, 1
instance = comp, \data_i[4]~input , data_i[4]~input, analyzer, 1
instance = comp, \data_i[5]~input , data_i[5]~input, analyzer, 1
instance = comp, \data_i[6]~input , data_i[6]~input, analyzer, 1
instance = comp, \data_i[7]~input , data_i[7]~input, analyzer, 1
instance = comp, \data_i[8]~input , data_i[8]~input, analyzer, 1
instance = comp, \data_i[9]~input , data_i[9]~input, analyzer, 1
instance = comp, \data_i[10]~input , data_i[10]~input, analyzer, 1
instance = comp, \data_i[11]~input , data_i[11]~input, analyzer, 1
instance = comp, \data_i[12]~input , data_i[12]~input, analyzer, 1
instance = comp, \data_i[13]~input , data_i[13]~input, analyzer, 1
instance = comp, \data_i[14]~input , data_i[14]~input, analyzer, 1
instance = comp, \data_i[15]~input , data_i[15]~input, analyzer, 1
instance = comp, \iic_sda~input , iic_sda~input, analyzer, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
