
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Wed Dec  4 01:17:01 2024
// Netlist written on Wed Dec  4 01:17:16 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( buttonout, external_osc, data, RGB, ext_osc_test, 
                        VSYNC, HSYNC, NESclk, latch, CTRLclk );
  input  external_osc, data;
  output [7:0] buttonout;
  output [5:0] RGB;
  output ext_osc_test, VSYNC, HSYNC, NESclk, latch, CTRLclk;
  wire   \thirdblock.fruit_1_tl_row_8__N_68[6] , \thirdblock.n7226 , 
         \thirdblock.fruit_1_tl_row[6] , \thirdblock.n4194 , 
         \thirdblock.fruit_1_tl_row[5] , \thirdblock.fruit_1_tl_row_0__N_88 , 
         \thirdblock.fruit_1_tl_row_0__N_89 , clk, 
         \thirdblock.fruit_1_tl_row_8__N_68[5] , \thirdblock.n4196 , 
         \thirdblock.n7319 , \thirdblock.fruit_3_col_9__N_482[3] , \col[3] , 
         \thirdblock.fruit_3_col_2__N_523 , 
         \thirdblock.fruit_3_col_9__N_482[2] , \col[2] , 
         \thirdblock.fruit_3_col[2] , \thirdblock.fruit_3_col[3] , 
         \thirdblock.fruit_3_col_4__N_511 , \thirdblock.n7316 , 
         \thirdblock.fruit_3_col_9__N_482[1] , \col[1] , 
         \thirdblock.fruit_3_col_9__N_482[0] , \col[0] , 
         \thirdblock.fruit_3_col[1] , \thirdblock.n7313 , 
         \thirdblock.fruit_3_row_9__N_432[9] , \row[9] , 
         \thirdblock.fruit_3_row_8__N_437 , \thirdblock.fruit_3_row_8__N_436 , 
         \row[8] , \thirdblock.fruit_3_row[8] , \thirdblock.fruit_3_row[9] , 
         \thirdblock.n7310 , \thirdblock.fruit_3_row_9__N_432[7] , \row[7] , 
         \thirdblock.fruit_3_row_6__N_449 , 
         \thirdblock.fruit_3_row_9__N_432[6] , \row[6] , 
         \thirdblock.fruit_3_row[6] , \thirdblock.fruit_3_row[7] , 
         \thirdblock.n7223 , \thirdblock.fruit_1_tl_row[4] , 
         \thirdblock.n4192 , \thirdblock.fruit_1_tl_row[3] , 
         \thirdblock.fruit_1_tl_row_8__N_68[3] , 
         \thirdblock.fruit_1_tl_row_8__N_68[4] , \thirdblock.n7307 , 
         \thirdblock.fruit_3_row_9__N_432[5] , \row[5] , 
         \thirdblock.fruit_3_row_4__N_461 , 
         \thirdblock.fruit_3_row_9__N_432[4] , \row[4] , 
         \thirdblock.fruit_3_row[4] , \thirdblock.fruit_3_row[5] , 
         \thirdblock.fruit_1_tl_row_8__N_68[1] , \thirdblock.n7220 , 
         \thirdblock.fruit_1_tl_row[2] , \thirdblock.n4190 , 
         \thirdblock.fruit_1_tl_row[1] , 
         \thirdblock.fruit_1_tl_row_8__N_68[2] , 
         \thirdblock.fruit_1_tl_row_8__N_68[0] , \thirdblock.n7217 , 
         \thirdblock.n33 , \thirdblock.fruit_1_tl_row[0] , \thirdblock.n7304 , 
         \thirdblock.fruit_3_row_9__N_432[3] , \row[3] , 
         \thirdblock.fruit_3_row_2__N_473 , 
         \thirdblock.fruit_3_row_9__N_432[2] , \row[2] , 
         \thirdblock.fruit_3_row[2] , \thirdblock.fruit_3_row[3] , 
         \thirdblock.n7301 , \thirdblock.fruit_3_row_9__N_432[1] , \row[1] , 
         \thirdblock.fruit_3_row_9__N_432[0] , \row[0] , 
         \thirdblock.fruit_3_row[1] , 
         \thirdblock.falling_counter_16__N_544[16] , 
         \thirdblock.falling_counter_16__N_544[15] , \thirdblock.n7214 , 
         \thirdblock.falling_counter[16] , \thirdblock.n4186 , 
         \thirdblock.falling_counter[15] , 
         \thirdblock.falling_counter_0__N_593 , 
         \thirdblock.falling_counter_0__N_594 , \thirdblock.n7262 , 
         \thirdblock.fruit_1_col_9__N_153[9] , \col[9] , 
         \thirdblock.fruit_1_col_8__N_160 , 
         \thirdblock.fruit_1_col_9__N_153[8] , \col[8] , 
         \thirdblock.fruit_1_col[8] , \thirdblock.fruit_1_col[9] , 
         \thirdblock.falling_counter_16__N_544[14] , 
         \thirdblock.falling_counter_16__N_544[13] , \thirdblock.n7211 , 
         \thirdblock.falling_counter[14] , \thirdblock.n4184 , 
         \thirdblock.falling_counter[13] , 
         \thirdblock.falling_counter_16__N_544[12] , 
         \thirdblock.falling_counter_16__N_544[11] , \thirdblock.n7208 , 
         \thirdblock.falling_counter[12] , \thirdblock.n4182 , 
         \thirdblock.falling_counter[11] , \thirdblock.n7280 , 
         \thirdblock.fruit_2_row_9__N_265[9] , 
         \thirdblock.fruit_2_row_8__N_272 , 
         \thirdblock.fruit_2_row_9__N_265[8] , \thirdblock.fruit_2_row[8] , 
         \thirdblock.fruit_2_row[9] , \thirdblock.n7259 , 
         \thirdblock.fruit_1_col_9__N_153[7] , \col[7] , 
         \thirdblock.fruit_1_col_6__N_170 , \RGB_pad[3].vcc , \col[6] , 
         \thirdblock.fruit_1_col[6] , \thirdblock.fruit_1_col[7] , 
         \thirdblock.n7256 , \thirdblock.fruit_1_col_9__N_153[5] , \col[5] , 
         \thirdblock.fruit_1_col_4__N_182 , 
         \thirdblock.fruit_1_col_9__N_153[4] , \col[4] , 
         \thirdblock.fruit_1_col[4] , \thirdblock.fruit_1_col[5] , 
         \thirdblock.n7277 , \thirdblock.fruit_2_row_9__N_265[7] , 
         \thirdblock.fruit_2_row_6__N_284 , 
         \thirdblock.fruit_2_row_9__N_265[6] , \thirdblock.fruit_2_row[6] , 
         \thirdblock.fruit_2_row[7] , \thirdblock.n7274 , 
         \thirdblock.fruit_2_row_9__N_265[5] , 
         \thirdblock.fruit_2_row_4__N_296 , 
         \thirdblock.fruit_2_row_9__N_265[4] , \thirdblock.fruit_2_row[4] , 
         \thirdblock.fruit_2_row[5] , 
         \thirdblock.falling_counter_16__N_544[10] , 
         \thirdblock.falling_counter_16__N_544[9] , \thirdblock.n7205 , 
         \thirdblock.falling_counter[10] , \thirdblock.n4180 , 
         \thirdblock.falling_counter[9] , \thirdblock.n7253 , 
         \thirdblock.fruit_1_col_9__N_153[3] , 
         \thirdblock.fruit_1_col_2__N_194 , 
         \thirdblock.fruit_1_col_9__N_153[2] , \thirdblock.fruit_1_col[2] , 
         \thirdblock.fruit_1_col[3] , \thirdblock.n7271 , 
         \thirdblock.fruit_2_row_9__N_265[3] , 
         \thirdblock.fruit_2_row_2__N_308 , 
         \thirdblock.fruit_2_row_9__N_265[2] , \thirdblock.fruit_2_row[2] , 
         \thirdblock.fruit_2_row[3] , \thirdblock.n7268 , 
         \thirdblock.fruit_2_row_9__N_265[1] , 
         \thirdblock.fruit_2_row_9__N_265[0] , \thirdblock.fruit_2_row[1] , 
         \thirdblock.n7250 , \thirdblock.fruit_1_col_9__N_153[1] , 
         \thirdblock.fruit_1_col_9__N_153[0] , \thirdblock.fruit_1_col[1] , 
         \thirdblock.n7376 , \thirdblock.n4220 , 
         \thirdblock.fruit_3_tl_row[9] , \thirdblock.n57[9] , 
         \thirdblock.falling_counter_16__N_544[8] , 
         \thirdblock.falling_counter_16__N_544[7] , \thirdblock.n7202 , 
         \thirdblock.falling_counter[8] , \thirdblock.n4178 , 
         \thirdblock.falling_counter[7] , \thirdblock.n7373 , 
         \thirdblock.fruit_3_tl_row[8] , \thirdblock.n4218 , 
         \thirdblock.fruit_3_tl_row[7] , \thirdblock.n57[7] , 
         \thirdblock.n57[8] , \thirdblock.n7247 , 
         \thirdblock.fruit_1_row_9__N_101[9] , 
         \thirdblock.fruit_1_row_8__N_108 , 
         \thirdblock.fruit_1_row_9__N_101[8] , \thirdblock.fruit_1_row[8] , 
         \thirdblock.fruit_1_row[9] , \thirdblock.n7370 , 
         \thirdblock.fruit_3_tl_row[6] , \thirdblock.n4216 , 
         \thirdblock.fruit_3_tl_row[5] , \thirdblock.n57[5] , 
         \thirdblock.n57[6] , \thirdblock.n7244 , 
         \thirdblock.fruit_1_row_9__N_101[7] , 
         \thirdblock.fruit_1_row_6__N_120 , 
         \thirdblock.fruit_1_row_9__N_101[6] , \thirdblock.fruit_1_row[6] , 
         \thirdblock.fruit_1_row[7] , \thirdblock.n7367 , 
         \thirdblock.fruit_3_tl_row[4] , \thirdblock.n4214 , 
         \thirdblock.fruit_3_tl_row[3] , \thirdblock.n57[3] , 
         \thirdblock.n57[4] , \thirdblock.falling_counter_16__N_544[6] , 
         \thirdblock.falling_counter_16__N_544[5] , \thirdblock.n7172 , 
         \thirdblock.falling_counter[6] , \thirdblock.n4176 , 
         \thirdblock.falling_counter[5] , 
         \thirdblock.falling_counter_16__N_544[4] , 
         \thirdblock.falling_counter_16__N_544[3] , \thirdblock.n7169 , 
         \thirdblock.falling_counter[4] , \thirdblock.n4174 , 
         \thirdblock.falling_counter[3] , \thirdblock.n7364 , 
         \thirdblock.fruit_3_tl_row[2] , \thirdblock.n4212 , 
         \thirdblock.fruit_3_tl_row[1] , \thirdblock.n57[1] , 
         \thirdblock.n57[2] , \thirdblock.falling_counter_16__N_544[2] , 
         \thirdblock.falling_counter_16__N_544[1] , \thirdblock.n7166 , 
         \thirdblock.falling_counter[2] , \thirdblock.n4172 , 
         \thirdblock.falling_counter[1] , \thirdblock.n7265 , 
         \thirdblock.fruit_3_tl_row[0] , \thirdblock.n57[0] , 
         \thirdblock.falling_counter_16__N_544[0] , \thirdblock.n7163 , 
         \thirdblock.falling_counter[0] , \thirdblock.n7361 , 
         \thirdblock.n4209 , \thirdblock.n4084 , 
         \thirdblock.fruit_2_tl_row_8__N_213[9] , \thirdblock.n7241 , 
         \thirdblock.fruit_1_row_9__N_101[5] , 
         \thirdblock.fruit_1_row_4__N_132 , 
         \thirdblock.fruit_1_row_9__N_101[4] , \thirdblock.fruit_1_row[4] , 
         \thirdblock.fruit_1_row[5] , \thirdblock.fruit_2_tl_row_8__N_213[8] , 
         \thirdblock.n7358 , \thirdblock.n4086 , \thirdblock.n4207 , 
         \thirdblock.n4088 , \thirdblock.fruit_2_tl_row_0__N_233 , 
         \thirdblock.fruit_2_tl_row_0__N_234 , \thirdblock.fruit_2_tl_row[8] , 
         \thirdblock.fruit_2_tl_row_8__N_213[7] , 
         \thirdblock.fruit_2_tl_row_8__N_213[6] , \thirdblock.n7355 , 
         \thirdblock.n4090 , \thirdblock.n4205 , \thirdblock.n4092 , 
         \thirdblock.fruit_2_tl_row[6] , 
         \thirdblock.fruit_2_tl_row_8__N_213[5] , \thirdblock.n7238 , 
         \thirdblock.fruit_1_row_9__N_101[3] , 
         \thirdblock.fruit_1_row_2__N_144 , 
         \thirdblock.fruit_1_row_9__N_101[2] , \thirdblock.fruit_1_row[2] , 
         \thirdblock.fruit_1_row[3] , \thirdblock.n7235 , 
         \thirdblock.fruit_1_row_9__N_101[1] , 
         \thirdblock.fruit_1_row_9__N_101[0] , \thirdblock.fruit_1_row[1] , 
         \thirdblock.n7352 , \thirdblock.n4094 , \thirdblock.n4203 , 
         \thirdblock.n4096 , \thirdblock.fruit_2_tl_row_8__N_213[3] , 
         \thirdblock.fruit_2_tl_row_8__N_213[4] , \thirdblock.n7295 , 
         \thirdblock.fruit_2_col_9__N_317[9] , 
         \thirdblock.fruit_2_col_8__N_324 , 
         \thirdblock.fruit_2_col_9__N_317[8] , \thirdblock.fruit_2_col[8] , 
         \thirdblock.fruit_2_col[9] , \thirdblock.n7292 , 
         \thirdblock.fruit_2_col_9__N_317[7] , 
         \thirdblock.fruit_2_col_6__N_334 , \thirdblock.fruit_2_col[6] , 
         \thirdblock.fruit_2_col[7] , \thirdblock.n7289 , 
         \thirdblock.fruit_2_col_9__N_317[5] , 
         \thirdblock.fruit_2_col_4__N_346 , 
         \thirdblock.fruit_2_col_9__N_317[4] , \thirdblock.fruit_2_col[4] , 
         \thirdblock.fruit_2_col[5] , \thirdblock.n7286 , 
         \thirdblock.fruit_2_col_9__N_317[3] , 
         \thirdblock.fruit_2_col_2__N_358 , 
         \thirdblock.fruit_2_col_9__N_317[2] , \thirdblock.fruit_2_col[2] , 
         \thirdblock.fruit_2_col[3] , \thirdblock.fruit_2_tl_row_8__N_213[1] , 
         \thirdblock.n7298 , \thirdblock.n4098 , \thirdblock.n4201 , 
         \thirdblock.n4100 , \thirdblock.fruit_2_tl_row[1] , 
         \thirdblock.fruit_2_tl_row_8__N_213[2] , \thirdblock.n7283 , 
         \thirdblock.fruit_2_col_9__N_317[1] , 
         \thirdblock.fruit_2_col_9__N_317[0] , \thirdblock.fruit_2_col[1] , 
         \thirdblock.fruit_2_tl_row_8__N_213[0] , \thirdblock.n7232 , 
         \thirdblock.n4545 , \thirdblock.n4102 , 
         \thirdblock.fruit_2_tl_row[0] , \thirdblock.n7328 , 
         \thirdblock.fruit_3_col_9__N_482[9] , 
         \thirdblock.fruit_3_col_8__N_489 , 
         \thirdblock.fruit_3_col_9__N_482[8] , \thirdblock.fruit_3_col[8] , 
         \thirdblock.fruit_3_col[9] , \thirdblock.n7325 , 
         \thirdblock.fruit_3_col_9__N_482[7] , 
         \thirdblock.fruit_3_col_6__N_499 , \thirdblock.fruit_3_col[6] , 
         \thirdblock.fruit_3_col[7] , \thirdblock.n7394 , \thirdblock.n4198 , 
         \thirdblock.fruit_1_tl_row[9] , 
         \thirdblock.fruit_1_tl_row_8__N_68[9] , 
         \thirdblock.fruit_1_tl_row_8__N_68[8] , \thirdblock.n7229 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.fruit_1_tl_row[7] , 
         \thirdblock.fruit_1_tl_row_8__N_68[7] , \thirdblock.n7322 , 
         \thirdblock.fruit_3_col_9__N_482[5] , 
         \thirdblock.fruit_3_col_9__N_482[4] , \thirdblock.fruit_3_col[4] , 
         \thirdblock.fruit_3_col[5] , \secondblock.col_9__N_31[4] , 
         \secondblock.col_9__N_31[3] , \secondblock.n7340 , 
         \secondblock.n4145 , \secondblock.col_0__N_50 , \secondblock.n4147 , 
         \secondblock.col_9__N_31[2] , \secondblock.col_9__N_31[1] , 
         \secondblock.n7337 , \secondblock.n4143 , 
         \secondblock.col_9__N_31[0] , \secondblock.n7334 , 
         \secondblock.row_9__N_1[9] , \secondblock.n7391 , \secondblock.n4140 , 
         \secondblock.row_0__N_30 , \secondblock.row_9__N_1[8] , 
         \secondblock.row_9__N_1[7] , \secondblock.n7388 , \secondblock.n4138 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n7385 , \secondblock.n4136 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n7382 , \secondblock.n4134 , 
         \secondblock.col_9__N_31[9] , \secondblock.n7349 , 
         \secondblock.n4151 , \secondblock.row_9__N_1[2] , 
         \secondblock.row_9__N_1[1] , \secondblock.n7379 , \secondblock.n4132 , 
         \secondblock.col_9__N_31[8] , \secondblock.col_9__N_31[7] , 
         \secondblock.n7346 , \secondblock.n4149 , \secondblock.row_9__N_1[0] , 
         \secondblock.n7331 , \secondblock.col_9__N_31[6] , 
         \secondblock.col_9__N_31[5] , \secondblock.n7343 , 
         \nesblock.NEScount_7__N_51[10] , \nesblock.NEScount_7__N_51[9] , 
         \nesblock.n7190 , \nesblock.NEScount[1] , \nesblock.n4162 , 
         \nesblock.NEScount[0] , \nesblock.clk , \nesblock.n4164 , 
         \nesblock.NEScount_7__N_51[8] , \nesblock.NEScount_7__N_51[7] , 
         \nesblock.n7187 , NESclk_c, \nesblock.n4160 , \nesblock.n10 , 
         \nesblock.NEScount_7__N_51[6] , \nesblock.NEScount_7__N_51[5] , 
         \nesblock.n7184 , \nesblock.n11 , \nesblock.n4158 , \nesblock.n12 , 
         \nesblock.NEScount_7__N_51[4] , \nesblock.NEScount_7__N_51[3] , 
         \nesblock.n7181 , \nesblock.n13 , \nesblock.n4156 , \nesblock.n14 , 
         \nesblock.NEScount_7__N_51[2] , \nesblock.NEScount_7__N_51[1] , 
         \nesblock.n7178 , \nesblock.n15 , \nesblock.n4154 , \nesblock.n16 , 
         \nesblock.NEScount_7__N_51[0] , \nesblock.n7175 , \nesblock.n17 , 
         \nesblock.NEScount_7__N_51[16] , \nesblock.NEScount_7__N_51[15] , 
         \nesblock.n7199 , \nesblock.NEScount[7] , \nesblock.n4168 , 
         \nesblock.NEScount[6] , \nesblock.NEScount_7__N_51[14] , 
         \nesblock.NEScount_7__N_51[13] , \nesblock.n7196 , 
         \nesblock.NEScount[5] , \nesblock.n4166 , \nesblock.NEScount[4] , 
         \nesblock.NEScount_7__N_51[12] , \nesblock.NEScount_7__N_51[11] , 
         \nesblock.n7193 , \nesblock.NEScount[3] , \nesblock.NEScount[2] , 
         \thirdblock.fruit_3_type_2__N_413[2] , 
         \thirdblock.fruit_3_type_2__N_413[1] , \thirdblock.fruit_3_type[0] , 
         \thirdblock.fruit_3_type[2] , \thirdblock.fruit_3_type[1] , 
         \thirdblock.fruit_3_type_0__N_420 , 
         \thirdblock.fruit_3_type_1__N_418 , 
         \thirdblock.fruit_2_tl_col_9__N_235[1] , 
         \thirdblock.fruit_2_tl_col_9__N_235[0] , \thirdblock.n1638[1] , 
         \thirdblock.fruit_1_tl_col[1] , \thirdblock.n2342 , 
         \thirdblock.game_state[2] , \thirdblock.fruit_1_tl_col[0] , 
         \thirdblock.fruit_2_tl_col_0__N_252 , \thirdblock.fruit_2_tl_col[0] , 
         \thirdblock.fruit_2_tl_col[1] , \thirdblock.fruit_3_tl_row_1__N_391 , 
         \thirdblock.fruit_3_tl_row_0__N_393 , \thirdblock.n2644 , 
         \thirdblock.n2196 , \thirdblock.n2194 , \thirdblock.n2647 , 
         \thirdblock.fruit_3_tl_row_0__N_394 , 
         \thirdblock.fruit_3_tl_col_9__N_395[1] , 
         \thirdblock.fruit_3_tl_col_9__N_395[0] , \thirdblock.n1835[1] , 
         \thirdblock.n1650[1] , \thirdblock.n1648 , \thirdblock.game_state[1] , 
         \thirdblock.n1835[0] , \thirdblock.fruit_3_tl_col_0__N_412 , 
         \thirdblock.fruit_3_tl_col[0] , \thirdblock.fruit_3_tl_col[1] , 
         \buttonout_c_1$n1 , \buttonout_c_0$n0 , \nesblock.result[1] , 
         \nesblock.buttonout_c_0_N_625 , buttonout_c_1, \nesblock.result[0] , 
         buttonout_c_0, \thirdblock.button_prev[0] , 
         \thirdblock.button_prev[1] , \thirdblock.fruit_2_tl_row_3__N_225 , 
         \thirdblock.fruit_2_tl_row_2__N_227 , \thirdblock.n2599 , 
         \thirdblock.fruit_2_tl_row[2] , \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.fruit_2_tl_row_5__N_221 , 
         \thirdblock.fruit_2_tl_row_4__N_223 , \thirdblock.fruit_2_tl_row[4] , 
         \thirdblock.fruit_2_tl_row[5] , \thirdblock.fruit_2_tl_row_9__N_211 , 
         \thirdblock.fruit_2_tl_row_7__N_216 , \thirdblock.fruit_2_tl_row[7] , 
         \thirdblock.fruit_2_tl_row[9] , 
         \thirdblock.fruit_2_tl_col_9__N_235[3] , 
         \thirdblock.fruit_2_tl_col_9__N_235[2] , \thirdblock.n1409 , 
         \thirdblock.n5778 , \thirdblock.n5776 , 
         \thirdblock.fruit_2_tl_col[2] , \thirdblock.fruit_2_tl_col[3] , 
         \thirdblock.fruit_2_tl_col_9__N_235[5] , 
         \thirdblock.fruit_2_tl_col_9__N_235[4] , \thirdblock.n1638[4] , 
         \thirdblock.n5782 , \thirdblock.n5780 , 
         \thirdblock.fruit_2_tl_col[4] , \thirdblock.fruit_2_tl_col[5] , 
         \thirdblock.fruit_2_tl_col_9__N_235[7] , 
         \thirdblock.fruit_2_tl_col_9__N_235[6] , 
         \thirdblock.fruit_1_tl_col[8] , \thirdblock.n5784 , 
         \thirdblock.fruit_2_tl_col[7] , \thirdblock.fruit_2_tl_col[8] , 
         \thirdblock.fruit_3_tl_row_3__N_387 , 
         \thirdblock.fruit_3_tl_row_2__N_389 , \thirdblock.n6520 , 
         \thirdblock.n6526 , \thirdblock.fruit_3_tl_row_5__N_383 , 
         \thirdblock.fruit_3_tl_row_4__N_385 , \thirdblock.n6490 , 
         \thirdblock.n6514 , \thirdblock.fruit_3_tl_row_7__N_379 , 
         \thirdblock.fruit_3_tl_row_6__N_381 , \thirdblock.n6484 , 
         \thirdblock.n2629 , \thirdblock.fruit_3_tl_row_9__N_375 , 
         \thirdblock.fruit_3_tl_row_8__N_377 , \thirdblock.n6532 , 
         \thirdblock.n2623 , \thirdblock.fruit_3_tl_col_9__N_395[3] , 
         \thirdblock.fruit_3_tl_col_9__N_395[2] , \thirdblock.n1835[3] , 
         \thirdblock.n1835[2] , \thirdblock.fruit_3_tl_col[2] , 
         \thirdblock.fruit_3_tl_col[3] , 
         \thirdblock.fruit_3_tl_col_9__N_395[5] , 
         \thirdblock.fruit_3_tl_col_9__N_395[4] , \thirdblock.n1835[5] , 
         \thirdblock.n1650[4] , \thirdblock.n1835[4] , 
         \thirdblock.fruit_3_tl_col[4] , \thirdblock.fruit_3_tl_col[5] , 
         \thirdblock.fruit_3_tl_col_9__N_395[7] , 
         \thirdblock.fruit_3_tl_col_9__N_395[6] , \thirdblock.n1835[7] , 
         \thirdblock.n1835[6] , \thirdblock.fruit_3_tl_col[7] , 
         \thirdblock.fruit_3_tl_col[8] , \buttonout_c_3$n3 , 
         \buttonout_c_2$n2 , \nesblock.result[3] , buttonout_c_3, 
         \nesblock.result[2] , buttonout_c_2, \thirdblock.button_prev[2] , 
         \thirdblock.button_prev[3] , \buttonout_c_5$n5 , \buttonout_c_4$n4 , 
         \nesblock.result[5] , buttonout_c_5, \nesblock.result[4] , 
         buttonout_c_4, \thirdblock.button_prev[4] , 
         \thirdblock.button_prev[5] , \buttonout_c_7$n7 , \buttonout_c_6$n6 , 
         \nesblock.result[7] , buttonout_c_7, \nesblock.result[6] , 
         buttonout_c_6, \thirdblock.button_prev[6] , 
         \thirdblock.button_prev[7] , fruit_1_tl_col_7__N_92, 
         fruit_1_tl_col_9__N_90, n1794, n4822, \fruit_1_tl_col[7] , 
         \fruit_1_tl_col[9] , \thirdblock.fruit_1_tl_col_1__N_97 , 
         \thirdblock.fruit_1_tl_col_0__N_98 , fruit_1_tl_col_3__N_95, 
         fruit_1_tl_col_2__N_96, \fruit_1_tl_col[3] , \fruit_1_tl_col[2] , 
         fruit_1_tl_col_5__N_93, fruit_1_tl_col_4__N_94, n1795, 
         \fruit_1_tl_col[5] , \fruit_1_tl_col[4] , 
         \thirdblock.fruit_1_tl_row_9__N_66[3] , 
         \thirdblock.fruit_1_tl_row_9__N_66[2] , \thirdblock.n1436 , 
         \thirdblock.fruit_1_tl_row_9__N_66[5] , 
         \thirdblock.fruit_1_tl_row_9__N_66[4] , 
         \thirdblock.fruit_1_tl_row_9__N_66[9] , 
         \thirdblock.fruit_1_tl_row_9__N_66[7] , 
         \thirdblock.fruit_3.fruit_3_RGB_0__N_427 , 
         \thirdblock.fruit_3.fruit_3_RGB_1__N_426 , 
         \thirdblock.fruit_3.blueberryRGB[0] , 
         \thirdblock.fruit_3.watermelonRGB[0] , \thirdblock.fruit_3.n6460 , 
         \thirdblock.n830 , \thirdblock.fruit_3.watermelonRGB[1] , 
         \thirdblock.fruit_3.n6466 , \thirdblock.fruit_3.blueberryRGB[1] , 
         \thirdblock.fruit_3_RGB[1] , \thirdblock.fruit_3_RGB[0] , 
         \thirdblock.fruit_3.fruit_3_RGB_3__N_424 , 
         \thirdblock.fruit_3.fruit_3_RGB_2__N_425 , 
         \thirdblock.fruit_3.blueberryRGB[3] , 
         \thirdblock.fruit_3.watermelonRGB[3] , \thirdblock.fruit_3.n6496 , 
         \thirdblock.fruit_3.blueberryRGB[2] , \thirdblock.fruit_3.n6472 , 
         \thirdblock.fruit_3.watermelonRGB[2] , \thirdblock.fruit_3_RGB[2] , 
         \thirdblock.fruit_3_RGB[3] , 
         \thirdblock.fruit_3.fruit_3_RGB_5__N_422 , 
         \thirdblock.fruit_3.fruit_3_RGB_4__N_423 , 
         \thirdblock.fruit_3.blueberryRGB[5] , 
         \thirdblock.fruit_3.watermelonRGB[5] , \thirdblock.fruit_3.n6508 , 
         \thirdblock.fruit_3.watermelonRGB[4] , \thirdblock.fruit_3.n6502 , 
         \thirdblock.fruit_3.blueberryRGB[4] , \thirdblock.fruit_3_RGB[4] , 
         \thirdblock.fruit_3_RGB[5] , \thirdblock.fruit_2_RGB_0__N_262 , 
         \thirdblock.fruit_2_RGB_1__N_261 , \thirdblock.watermelonRGB[0] , 
         \thirdblock.blueberryRGB[0] , \thirdblock.n6448 , 
         \thirdblock.fruit_2_type[1] , \thirdblock.blueberryRGB[1] , 
         \thirdblock.n6538 , \thirdblock.watermelonRGB[1] , 
         \thirdblock.fruit_2_RGB[1] , \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.fruit_2_RGB_3__N_259 , \thirdblock.fruit_2_RGB_2__N_260 , 
         \thirdblock.watermelonRGB[3] , \thirdblock.blueberryRGB[3] , 
         \thirdblock.n6442 , \thirdblock.watermelonRGB[2] , 
         \thirdblock.blueberryRGB[2] , \thirdblock.n6436 , 
         \thirdblock.fruit_2_RGB[2] , \thirdblock.fruit_2_RGB[3] , 
         \thirdblock.fruit_2_RGB_5__N_257 , \thirdblock.fruit_2_RGB_4__N_258 , 
         \thirdblock.watermelonRGB[5] , \thirdblock.blueberryRGB[5] , 
         \thirdblock.n6478 , \thirdblock.blueberryRGB[4] , \thirdblock.n6454 , 
         \thirdblock.watermelonRGB[4] , \thirdblock.fruit_2_RGB[4] , 
         \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[0].sig_005.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[1].sig_000.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[1] , \thirdblock.fruit_1_RGB[1] , 
         \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[3].sig_002.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[2].sig_001.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[3] , 
         \thirdblock.fruit_1.watermelonRGB[2] , \thirdblock.fruit_1_RGB[2] , 
         \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1.watermelonRGB[5].sig_004.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[4].sig_003.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[4] , \thirdblock.fruit_1_RGB[4] , 
         \thirdblock.fruit_1_RGB[5] , \nesblock.result[0].sig_012.FeedThruLUT , 
         \nesblock.result[1].sig_006.FeedThruLUT , CTRLclk_c, 
         \nesblock.result[3].sig_008.FeedThruLUT , 
         \nesblock.result[2].sig_007.FeedThruLUT , 
         \nesblock.result[5].sig_010.FeedThruLUT , 
         \nesblock.result[4].sig_009.FeedThruLUT , 
         \nesblock.result[6].sig_011.FeedThruLUT , \thirdblock.n5_adj_633 , 
         \thirdblock.n699 , \thirdblock.n632 , \thirdblock.n5 , 
         \thirdblock.n11 , \thirdblock.n10_adj_639 , \thirdblock.n10_adj_631 , 
         \thirdblock.n14_adj_632 , \thirdblock.n15 , 
         \thirdblock.game_state[0] , \thirdblock.n5085 , \thirdblock.n227 , 
         \thirdblock.n550 , \thirdblock.n2441 , \thirdblock.n34 , 
         \thirdblock.n5409 , \thirdblock.n16 , \thirdblock.n601 , 
         \thirdblock.n295 , \thirdblock.n14 , \thirdblock.n5375 , 
         \thirdblock.RGB_c_0_N_610 , \thirdblock.RGB_c_0_N_609 , 
         \thirdblock.fruit_RGB_3__N_540[4] , \thirdblock.n10_adj_642 , RGB_c_4, 
         \thirdblock.n396 , \thirdblock.n5_adj_646 , 
         \thirdblock.fruit_2_type_1__N_255[1] , \thirdblock.n605 , 
         \thirdblock.n3_adj_634 , \thirdblock.fruit_2_type_1__N_255[3] , 
         \thirdblock.fruit_2_type[2] , \thirdblock.n6 , 
         \thirdblock.fruit_2_type_2__N_254 , \thirdblock.n10_adj_643 , 
         \thirdblock.n2181 , \thirdblock.n5_adj_647 , \thirdblock.n36 , 
         \thirdblock.fruit_3_type_0__N_421 , \thirdblock.n4 , 
         \thirdblock.n1484 , \thirdblock.n5383 , \thirdblock.n7_adj_658 , 
         \thirdblock.n5094 , \thirdblock.game_state_1__N_63 , 
         \thirdblock.n1446 , \thirdblock.n6430 , \thirdblock.n5413 , 
         \thirdblock.n6433 , \secondblock.n10 , \secondblock.VSYNC_c_N_613 , 
         RGB_c_2_N_603, \secondblock.VSYNC_c_N_612 , \secondblock.n5079 , 
         \thirdblock.get_col_1_0__N_210 , \thirdblock.get_col_1[1] , 
         \thirdblock.fruit_RGB_3__N_540[2] , \thirdblock.fruit_RGB[2] , 
         RGB_c_2, \thirdblock.n4843 , \thirdblock.get_row_1_0__N_205 , 
         \thirdblock.get_row_1[4] , \thirdblock.n4_adj_659 , \thirdblock.n7 , 
         \thirdblock.n4838 , \thirdblock.n14_adj_628 , \thirdblock.n5789 , 
         \thirdblock.n5_adj_629 , \thirdblock.n32 , 
         \thirdblock.game_state_2__N_61 , \thirdblock.n10 , 
         \thirdblock.n14_adj_630 , \thirdblock.n3 , \thirdblock.n1 , 
         \thirdblock.fruit_2_type_1__N_255[2] , \thirdblock.orangeRGB[2] , 
         \thirdblock.n2170 , \thirdblock.grapefruitRGB[2] , 
         \thirdblock.fruit_2_type_1__N_255[0] , 
         \thirdblock.fruit_3_type_0__N_419 , \thirdblock.n4846 , 
         \thirdblock.n541 , \thirdblock.n2179 , \thirdblock.n1087 , 
         \thirdblock.n554 , \thirdblock.n18 , \thirdblock.n5769 , 
         \thirdblock.game_state_2__N_60 , \thirdblock.fruit_2_tl_col[9] , 
         \thirdblock.n1835[8] , \thirdblock.fruit_RGB_3__N_540[3] , 
         \thirdblock.fruit_RGB[3] , \thirdblock.n607 , \thirdblock.n3762 , 
         \thirdblock.n5034 , RGB_c_3, \thirdblock.n18_adj_648 , 
         \thirdblock.n20 , \thirdblock.n16_adj_649 , \thirdblock.n5401 , 
         \thirdblock.n4850 , \thirdblock.n5397 , \thirdblock.n5763 , 
         \thirdblock.n5373 , \thirdblock.grapefruitRGB[1] , 
         \thirdblock.orangeRGB[1] , \thirdblock.fruit_3.orangeRGB[4] , 
         \thirdblock.fruit_3.n2213 , \thirdblock.fruit_3.grapefruitRGB[4] , 
         \thirdblock.fruit_3.orangeRGB[0] , 
         \thirdblock.fruit_3.grapefruitRGB[0] , 
         \thirdblock.fruit_RGB_3__N_540[1] , RGB_c_1, 
         \thirdblock.fruit_RGB_3__N_540[0] , RGB_c_0, 
         \thirdblock.get_row_3_0__N_534 , \thirdblock.get_row_3[0] , 
         \thirdblock.get_col_3_0__N_539 , \thirdblock.get_col_3[0] , 
         \thirdblock.get_row_2_0__N_369 , \thirdblock.get_row_2[0] , 
         \thirdblock.get_col_2_0__N_374 , \thirdblock.get_col_2[0] , 
         \thirdblock.fruit_RGB_3__N_540[5] , RGB_c_5, 
         \thirdblock.fruit_3.orangeRGB[1] , 
         \thirdblock.fruit_3.grapefruitRGB[1] , 
         \thirdblock.fruit_3.orangeRGB[5] , 
         \thirdblock.fruit_3.grapefruitRGB[5] , \secondblock.n4 , 
         \secondblock.n3684 , \secondblock.n4810 , VSYNC_c, 
         \secondblock.HSYNC_c_N_611 , HSYNC_c, \nesblock.n13_adj_627 , 
         \nesblock.n12_adj_626 , \nesblock.latch_c_N_617 , 
         \nesblock.latch_c_N_616 , latch_c, \nesblock.CTRLclk_c_N_614 , 
         \thirdblock.game_state_0__N_64[0] , \thirdblock.n5767 , 
         \thirdblock.n3706 , \thirdblock.game_state_0__N_65 , 
         \thirdblock.game_state_1__N_62 , \thirdblock.game_state_2__N_59 , 
         \thirdblock.n3_adj_637 , \thirdblock.n6_adj_638 , 
         \thirdblock.n3_adj_635 , \thirdblock.n6_adj_636 , \thirdblock.n8 , 
         \thirdblock.fruit_3.orangeRGB[3] , 
         \thirdblock.fruit_3.grapefruitRGB[3] , 
         \thirdblock.fruit_3.grapefruitRGB[2] , 
         \thirdblock.fruit_3.orangeRGB[2] , \thirdblock.orangeRGB[0] , 
         \thirdblock.grapefruitRGB[0] , \thirdblock.grapefruitRGB[3] , 
         \thirdblock.orangeRGB[3] , \thirdblock.orangeRGB[5] , 
         \thirdblock.grapefruitRGB[5] , \thirdblock.orangeRGB[4] , 
         \thirdblock.grapefruitRGB[4] , \thirdblock.get_col_1[2] , 
         \thirdblock.get_col_1[0] , \thirdblock.get_col_1[3] , 
         \thirdblock.get_col_1[4] , \thirdblock.get_row_2[1] , 
         \thirdblock.get_row_2[2] , \thirdblock.get_row_2[3] , 
         \thirdblock.get_row_2[4] , \thirdblock.get_col_2[1] , 
         \thirdblock.get_col_2[2] , \thirdblock.get_col_2[3] , 
         \thirdblock.get_col_2[4] , \thirdblock.get_row_3[1] , 
         \thirdblock.get_row_3[2] , \thirdblock.get_row_3[3] , 
         \thirdblock.get_row_3[4] , \thirdblock.get_col_3[1] , 
         \thirdblock.get_col_3[2] , \thirdblock.get_col_3[3] , 
         \thirdblock.get_col_3[4] , \thirdblock.get_row_1[0] , 
         \thirdblock.get_row_1[1] , \thirdblock.get_row_1[2] , 
         \thirdblock.get_row_1[3] , \thirdblock.fruit_2_type_2__N_253 , 
         \thirdblock.fruit_2_tl_col_9__N_235[8] , \thirdblock.n5787 , 
         \thirdblock.fruit_1_tl_col_8__N_91 , 
         \thirdblock.fruit_3_tl_col_9__N_395[8] , 
         \thirdblock.fruit_3_tl_col[9] , external_osc_c, 
         \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c, data_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_68[6] ), .D1(\thirdblock.n7226 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n4194 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_89 ), .CLK(clk), 
    .CIN0(\thirdblock.n4194 ), .CIN1(\thirdblock.n7226 ), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_68[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_68[6] ), .COUT1(\thirdblock.n4196 ), 
    .COUT0(\thirdblock.n7226 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( .D1(\thirdblock.n7319 ), 
    .C1(\thirdblock.fruit_3_col_9__N_482[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_3_col_2__N_523 ), 
    .C0(\thirdblock.fruit_3_col_9__N_482[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_3_col_2__N_523 ), .CIN1(\thirdblock.n7319 ), 
    .F0(\thirdblock.fruit_3_col[2] ), .F1(\thirdblock.fruit_3_col[3] ), 
    .COUT1(\thirdblock.fruit_3_col_4__N_511 ), .COUT0(\thirdblock.n7319 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n7316 ), 
    .C1(\thirdblock.fruit_3_col_9__N_482[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_3_col_9__N_482[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7316 ), .F1(\thirdblock.fruit_3_col[1] ), 
    .COUT1(\thirdblock.fruit_3_col_2__N_523 ), .COUT0(\thirdblock.n7316 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n7313 ), 
    .C1(\thirdblock.fruit_3_row_9__N_432[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_3_row_8__N_437 ), 
    .C0(\thirdblock.fruit_3_row_8__N_436 ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_3_row_8__N_437 ), .CIN1(\thirdblock.n7313 ), 
    .F0(\thirdblock.fruit_3_row[8] ), .F1(\thirdblock.fruit_3_row[9] ), 
    .COUT0(\thirdblock.n7313 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( .D1(\thirdblock.n7310 ), 
    .C1(\thirdblock.fruit_3_row_9__N_432[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_3_row_6__N_449 ), 
    .C0(\thirdblock.fruit_3_row_9__N_432[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_3_row_6__N_449 ), .CIN1(\thirdblock.n7310 ), 
    .F0(\thirdblock.fruit_3_row[6] ), .F1(\thirdblock.fruit_3_row[7] ), 
    .COUT1(\thirdblock.fruit_3_row_8__N_437 ), .COUT0(\thirdblock.n7310 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( .D1(\thirdblock.n7223 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n4192 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CIN0(\thirdblock.n4192 ), 
    .CIN1(\thirdblock.n7223 ), .F0(\thirdblock.fruit_1_tl_row_8__N_68[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_68[4] ), .COUT1(\thirdblock.n4194 ), 
    .COUT0(\thirdblock.n7223 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( .D1(\thirdblock.n7307 ), 
    .C1(\thirdblock.fruit_3_row_9__N_432[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_3_row_4__N_461 ), 
    .C0(\thirdblock.fruit_3_row_9__N_432[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_3_row_4__N_461 ), .CIN1(\thirdblock.n7307 ), 
    .F0(\thirdblock.fruit_3_row[4] ), .F1(\thirdblock.fruit_3_row[5] ), 
    .COUT1(\thirdblock.fruit_3_row_6__N_449 ), .COUT0(\thirdblock.n7307 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( 
    .DI0(\thirdblock.fruit_1_tl_row_8__N_68[1] ), .D1(\thirdblock.n7220 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n4190 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_89 ), .CLK(clk), 
    .CIN0(\thirdblock.n4190 ), .CIN1(\thirdblock.n7220 ), 
    .Q0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_68[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_68[2] ), .COUT1(\thirdblock.n4192 ), 
    .COUT0(\thirdblock.n7220 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_68[0] ), .D1(\thirdblock.n7217 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_89 ), .CLK(clk), 
    .CIN1(\thirdblock.n7217 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_68[0] ), .COUT1(\thirdblock.n4190 ), 
    .COUT0(\thirdblock.n7217 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n7304 ), 
    .C1(\thirdblock.fruit_3_row_9__N_432[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_3_row_2__N_473 ), 
    .C0(\thirdblock.fruit_3_row_9__N_432[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_3_row_2__N_473 ), .CIN1(\thirdblock.n7304 ), 
    .F0(\thirdblock.fruit_3_row[2] ), .F1(\thirdblock.fruit_3_row[3] ), 
    .COUT1(\thirdblock.fruit_3_row_4__N_461 ), .COUT0(\thirdblock.n7304 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n7301 ), 
    .C1(\thirdblock.fruit_3_row_9__N_432[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_3_row_9__N_432[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7301 ), .F1(\thirdblock.fruit_3_row[1] ), 
    .COUT1(\thirdblock.fruit_3_row_2__N_473 ), .COUT0(\thirdblock.n7301 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[16] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[15] ), .D1(\thirdblock.n7214 ), 
    .C1(\thirdblock.falling_counter[16] ), .D0(\thirdblock.n4186 ), 
    .C0(\thirdblock.falling_counter[15] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4186 ), .CIN1(\thirdblock.n7214 ), 
    .Q0(\thirdblock.falling_counter[15] ), 
    .Q1(\thirdblock.falling_counter[16] ), 
    .F0(\thirdblock.falling_counter_16__N_544[15] ), 
    .F1(\thirdblock.falling_counter_16__N_544[16] ), 
    .COUT0(\thirdblock.n7214 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n7262 ), 
    .C1(\thirdblock.fruit_1_col_9__N_153[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_1_col_8__N_160 ), 
    .C0(\thirdblock.fruit_1_col_9__N_153[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_1_col_8__N_160 ), .CIN1(\thirdblock.n7262 ), 
    .F0(\thirdblock.fruit_1_col[8] ), .F1(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n7262 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[14] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[13] ), .D1(\thirdblock.n7211 ), 
    .C1(\thirdblock.falling_counter[14] ), .D0(\thirdblock.n4184 ), 
    .C0(\thirdblock.falling_counter[13] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4184 ), .CIN1(\thirdblock.n7211 ), 
    .Q0(\thirdblock.falling_counter[13] ), 
    .Q1(\thirdblock.falling_counter[14] ), 
    .F0(\thirdblock.falling_counter_16__N_544[13] ), 
    .F1(\thirdblock.falling_counter_16__N_544[14] ), 
    .COUT1(\thirdblock.n4186 ), .COUT0(\thirdblock.n7211 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[12] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[11] ), .D1(\thirdblock.n7208 ), 
    .C1(\thirdblock.falling_counter[12] ), .D0(\thirdblock.n4182 ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4182 ), .CIN1(\thirdblock.n7208 ), 
    .Q0(\thirdblock.falling_counter[11] ), 
    .Q1(\thirdblock.falling_counter[12] ), 
    .F0(\thirdblock.falling_counter_16__N_544[11] ), 
    .F1(\thirdblock.falling_counter_16__N_544[12] ), 
    .COUT1(\thirdblock.n4184 ), .COUT0(\thirdblock.n7208 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( .D1(\thirdblock.n7280 ), 
    .C1(\thirdblock.fruit_2_row_9__N_265[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_272 ), 
    .C0(\thirdblock.fruit_2_row_9__N_265[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_272 ), .CIN1(\thirdblock.n7280 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n7280 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( .D1(\thirdblock.n7259 ), 
    .C1(\thirdblock.fruit_1_col_9__N_153[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_1_col_6__N_170 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_1_col_6__N_170 ), 
    .CIN1(\thirdblock.n7259 ), .F0(\thirdblock.fruit_1_col[6] ), 
    .F1(\thirdblock.fruit_1_col[7] ), 
    .COUT1(\thirdblock.fruit_1_col_8__N_160 ), .COUT0(\thirdblock.n7259 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( .D1(\thirdblock.n7256 ), 
    .C1(\thirdblock.fruit_1_col_9__N_153[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_1_col_4__N_182 ), 
    .C0(\thirdblock.fruit_1_col_9__N_153[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_1_col_4__N_182 ), .CIN1(\thirdblock.n7256 ), 
    .F0(\thirdblock.fruit_1_col[4] ), .F1(\thirdblock.fruit_1_col[5] ), 
    .COUT1(\thirdblock.fruit_1_col_6__N_170 ), .COUT0(\thirdblock.n7256 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n7277 ), 
    .C1(\thirdblock.fruit_2_row_9__N_265[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_284 ), 
    .C0(\thirdblock.fruit_2_row_9__N_265[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_284 ), .CIN1(\thirdblock.n7277 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_272 ), .COUT0(\thirdblock.n7277 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( .D1(\thirdblock.n7274 ), 
    .C1(\thirdblock.fruit_2_row_9__N_265[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_296 ), 
    .C0(\thirdblock.fruit_2_row_9__N_265[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_296 ), .CIN1(\thirdblock.n7274 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_284 ), .COUT0(\thirdblock.n7274 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[10] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[9] ), .D1(\thirdblock.n7205 ), 
    .C1(\thirdblock.falling_counter[10] ), .D0(\thirdblock.n4180 ), 
    .C0(\thirdblock.falling_counter[9] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4180 ), .CIN1(\thirdblock.n7205 ), 
    .Q0(\thirdblock.falling_counter[9] ), 
    .Q1(\thirdblock.falling_counter[10] ), 
    .F0(\thirdblock.falling_counter_16__N_544[9] ), 
    .F1(\thirdblock.falling_counter_16__N_544[10] ), 
    .COUT1(\thirdblock.n4182 ), .COUT0(\thirdblock.n7205 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n7253 ), 
    .C1(\thirdblock.fruit_1_col_9__N_153[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_1_col_2__N_194 ), 
    .C0(\thirdblock.fruit_1_col_9__N_153[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_1_col_2__N_194 ), .CIN1(\thirdblock.n7253 ), 
    .F0(\thirdblock.fruit_1_col[2] ), .F1(\thirdblock.fruit_1_col[3] ), 
    .COUT1(\thirdblock.fruit_1_col_4__N_182 ), .COUT0(\thirdblock.n7253 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( .D1(\thirdblock.n7271 ), 
    .C1(\thirdblock.fruit_2_row_9__N_265[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_308 ), 
    .C0(\thirdblock.fruit_2_row_9__N_265[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_308 ), .CIN1(\thirdblock.n7271 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_296 ), .COUT0(\thirdblock.n7271 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n7268 ), 
    .C1(\thirdblock.fruit_2_row_9__N_265[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_2_row_9__N_265[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7268 ), .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_308 ), .COUT0(\thirdblock.n7268 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n7250 ), 
    .C1(\thirdblock.fruit_1_col_9__N_153[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_1_col_9__N_153[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7250 ), .F1(\thirdblock.fruit_1_col[1] ), 
    .COUT1(\thirdblock.fruit_1_col_2__N_194 ), .COUT0(\thirdblock.n7250 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( .D1(\thirdblock.n7376 ), 
    .D0(\thirdblock.n4220 ), .B0(\thirdblock.fruit_3_tl_row[9] ), 
    .CIN0(\thirdblock.n4220 ), .CIN1(\thirdblock.n7376 ), 
    .F0(\thirdblock.n57[9] ), .COUT0(\thirdblock.n7376 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[8] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[7] ), .D1(\thirdblock.n7202 ), 
    .C1(\thirdblock.falling_counter[8] ), .D0(\thirdblock.n4178 ), 
    .C0(\thirdblock.falling_counter[7] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4178 ), .CIN1(\thirdblock.n7202 ), 
    .Q0(\thirdblock.falling_counter[7] ), .Q1(\thirdblock.falling_counter[8] ), 
    .F0(\thirdblock.falling_counter_16__N_544[7] ), 
    .F1(\thirdblock.falling_counter_16__N_544[8] ), .COUT1(\thirdblock.n4180 ), 
    .COUT0(\thirdblock.n7202 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( .D1(\thirdblock.n7373 ), 
    .B1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.n4218 ), 
    .B0(\thirdblock.fruit_3_tl_row[7] ), .CIN0(\thirdblock.n4218 ), 
    .CIN1(\thirdblock.n7373 ), .F0(\thirdblock.n57[7] ), 
    .F1(\thirdblock.n57[8] ), .COUT1(\thirdblock.n4220 ), 
    .COUT0(\thirdblock.n7373 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( .D1(\thirdblock.n7247 ), 
    .C1(\thirdblock.fruit_1_row_9__N_101[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_108 ), 
    .C0(\thirdblock.fruit_1_row_9__N_101[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_108 ), .CIN1(\thirdblock.n7247 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n7247 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( .D1(\thirdblock.n7370 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.n4216 ), 
    .B0(\thirdblock.fruit_3_tl_row[5] ), .CIN0(\thirdblock.n4216 ), 
    .CIN1(\thirdblock.n7370 ), .F0(\thirdblock.n57[5] ), 
    .F1(\thirdblock.n57[6] ), .COUT1(\thirdblock.n4218 ), 
    .COUT0(\thirdblock.n7370 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n7244 ), 
    .C1(\thirdblock.fruit_1_row_9__N_101[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_120 ), 
    .C0(\thirdblock.fruit_1_row_9__N_101[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_120 ), .CIN1(\thirdblock.n7244 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_108 ), .COUT0(\thirdblock.n7244 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n7367 ), 
    .B1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.n4214 ), 
    .B0(\thirdblock.fruit_3_tl_row[3] ), .CIN0(\thirdblock.n4214 ), 
    .CIN1(\thirdblock.n7367 ), .F0(\thirdblock.n57[3] ), 
    .F1(\thirdblock.n57[4] ), .COUT1(\thirdblock.n4216 ), 
    .COUT0(\thirdblock.n7367 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[6] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[5] ), .D1(\thirdblock.n7172 ), 
    .C1(\thirdblock.falling_counter[6] ), .D0(\thirdblock.n4176 ), 
    .C0(\thirdblock.falling_counter[5] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4176 ), .CIN1(\thirdblock.n7172 ), 
    .Q0(\thirdblock.falling_counter[5] ), .Q1(\thirdblock.falling_counter[6] ), 
    .F0(\thirdblock.falling_counter_16__N_544[5] ), 
    .F1(\thirdblock.falling_counter_16__N_544[6] ), .COUT1(\thirdblock.n4178 ), 
    .COUT0(\thirdblock.n7172 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[4] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[3] ), .D1(\thirdblock.n7169 ), 
    .C1(\thirdblock.falling_counter[4] ), .D0(\thirdblock.n4174 ), 
    .C0(\thirdblock.falling_counter[3] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4174 ), .CIN1(\thirdblock.n7169 ), 
    .Q0(\thirdblock.falling_counter[3] ), .Q1(\thirdblock.falling_counter[4] ), 
    .F0(\thirdblock.falling_counter_16__N_544[3] ), 
    .F1(\thirdblock.falling_counter_16__N_544[4] ), .COUT1(\thirdblock.n4176 ), 
    .COUT0(\thirdblock.n7169 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( .D1(\thirdblock.n7364 ), 
    .B1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.n4212 ), 
    .B0(\thirdblock.fruit_3_tl_row[1] ), .CIN0(\thirdblock.n4212 ), 
    .CIN1(\thirdblock.n7364 ), .F0(\thirdblock.n57[1] ), 
    .F1(\thirdblock.n57[2] ), .COUT1(\thirdblock.n4214 ), 
    .COUT0(\thirdblock.n7364 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[2] ), 
    .DI0(\thirdblock.falling_counter_16__N_544[1] ), .D1(\thirdblock.n7166 ), 
    .C1(\thirdblock.falling_counter[2] ), .D0(\thirdblock.n4172 ), 
    .C0(\thirdblock.falling_counter[1] ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN0(\thirdblock.n4172 ), .CIN1(\thirdblock.n7166 ), 
    .Q0(\thirdblock.falling_counter[1] ), .Q1(\thirdblock.falling_counter[2] ), 
    .F0(\thirdblock.falling_counter_16__N_544[1] ), 
    .F1(\thirdblock.falling_counter_16__N_544[2] ), .COUT1(\thirdblock.n4174 ), 
    .COUT0(\thirdblock.n7166 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( .D1(\thirdblock.n7265 ), 
    .C1(\thirdblock.n33 ), .B1(\thirdblock.fruit_3_tl_row[0] ), 
    .CIN1(\thirdblock.n7265 ), .F1(\thirdblock.n57[0] ), 
    .COUT1(\thirdblock.n4212 ), .COUT0(\thirdblock.n7265 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( 
    .DI1(\thirdblock.falling_counter_16__N_544[0] ), .D1(\thirdblock.n7163 ), 
    .C1(\thirdblock.falling_counter[0] ), .B1(\RGB_pad[3].vcc ), 
    .CE(\thirdblock.falling_counter_0__N_593 ), 
    .LSR(\thirdblock.falling_counter_0__N_594 ), .CLK(clk), 
    .CIN1(\thirdblock.n7163 ), .Q1(\thirdblock.falling_counter[0] ), 
    .F1(\thirdblock.falling_counter_16__N_544[0] ), .COUT1(\thirdblock.n4172 ), 
    .COUT0(\thirdblock.n7163 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n7361 ), 
    .D0(\thirdblock.n4209 ), .B0(\thirdblock.n4084 ), 
    .CIN0(\thirdblock.n4209 ), .CIN1(\thirdblock.n7361 ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_213[9] ), .COUT0(\thirdblock.n7361 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n7241 ), 
    .C1(\thirdblock.fruit_1_row_9__N_101[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_132 ), 
    .C0(\thirdblock.fruit_1_row_9__N_101[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_132 ), .CIN1(\thirdblock.n7241 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_120 ), .COUT0(\thirdblock.n7241 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_213[8] ), .D1(\thirdblock.n7358 ), 
    .B1(\thirdblock.n4086 ), .D0(\thirdblock.n4207 ), .B0(\thirdblock.n4088 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_234 ), .CLK(clk), 
    .CIN0(\thirdblock.n4207 ), .CIN1(\thirdblock.n7358 ), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_213[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_213[8] ), .COUT1(\thirdblock.n4209 ), 
    .COUT0(\thirdblock.n7358 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_213[6] ), .D1(\thirdblock.n7355 ), 
    .B1(\thirdblock.n4090 ), .D0(\thirdblock.n4205 ), .B0(\thirdblock.n4092 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_234 ), .CLK(clk), 
    .CIN0(\thirdblock.n4205 ), .CIN1(\thirdblock.n7355 ), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_213[5] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_213[6] ), .COUT1(\thirdblock.n4207 ), 
    .COUT0(\thirdblock.n7355 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( .D1(\thirdblock.n7238 ), 
    .C1(\thirdblock.fruit_1_row_9__N_101[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_144 ), 
    .C0(\thirdblock.fruit_1_row_9__N_101[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_144 ), .CIN1(\thirdblock.n7238 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_132 ), .COUT0(\thirdblock.n7238 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( .D1(\thirdblock.n7235 ), 
    .C1(\thirdblock.fruit_1_row_9__N_101[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_1_row_9__N_101[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n7235 ), .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_144 ), .COUT0(\thirdblock.n7235 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( .D1(\thirdblock.n7352 ), 
    .B1(\thirdblock.n4094 ), .D0(\thirdblock.n4203 ), .B0(\thirdblock.n4096 ), 
    .CIN0(\thirdblock.n4203 ), .CIN1(\thirdblock.n7352 ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_213[3] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_213[4] ), .COUT1(\thirdblock.n4205 ), 
    .COUT0(\thirdblock.n7352 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n7295 ), 
    .C1(\thirdblock.fruit_2_col_9__N_317[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_col_8__N_324 ), 
    .C0(\thirdblock.fruit_2_col_9__N_317[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_col_8__N_324 ), .CIN1(\thirdblock.n7295 ), 
    .F0(\thirdblock.fruit_2_col[8] ), .F1(\thirdblock.fruit_2_col[9] ), 
    .COUT0(\thirdblock.n7295 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n7292 ), 
    .C1(\thirdblock.fruit_2_col_9__N_317[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_col_6__N_334 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_2_col_6__N_334 ), 
    .CIN1(\thirdblock.n7292 ), .F0(\thirdblock.fruit_2_col[6] ), 
    .F1(\thirdblock.fruit_2_col[7] ), 
    .COUT1(\thirdblock.fruit_2_col_8__N_324 ), .COUT0(\thirdblock.n7292 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( .D1(\thirdblock.n7289 ), 
    .C1(\thirdblock.fruit_2_col_9__N_317[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_col_4__N_346 ), 
    .C0(\thirdblock.fruit_2_col_9__N_317[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_col_4__N_346 ), .CIN1(\thirdblock.n7289 ), 
    .F0(\thirdblock.fruit_2_col[4] ), .F1(\thirdblock.fruit_2_col[5] ), 
    .COUT1(\thirdblock.fruit_2_col_6__N_334 ), .COUT0(\thirdblock.n7289 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( .D1(\thirdblock.n7286 ), 
    .C1(\thirdblock.fruit_2_col_9__N_317[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_col_2__N_358 ), 
    .C0(\thirdblock.fruit_2_col_9__N_317[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_col_2__N_358 ), .CIN1(\thirdblock.n7286 ), 
    .F0(\thirdblock.fruit_2_col[2] ), .F1(\thirdblock.fruit_2_col[3] ), 
    .COUT1(\thirdblock.fruit_2_col_4__N_346 ), .COUT0(\thirdblock.n7286 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( 
    .DI0(\thirdblock.fruit_2_tl_row_8__N_213[1] ), .D1(\thirdblock.n7298 ), 
    .B1(\thirdblock.n4098 ), .D0(\thirdblock.n4201 ), .B0(\thirdblock.n4100 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_234 ), .CLK(clk), 
    .CIN0(\thirdblock.n4201 ), .CIN1(\thirdblock.n7298 ), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_213[1] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_213[2] ), .COUT1(\thirdblock.n4203 ), 
    .COUT0(\thirdblock.n7298 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( .D1(\thirdblock.n7283 ), 
    .C1(\thirdblock.fruit_2_col_9__N_317[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_2_col_9__N_317[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n7283 ), .F1(\thirdblock.fruit_2_col[1] ), 
    .COUT1(\thirdblock.fruit_2_col_2__N_358 ), .COUT0(\thirdblock.n7283 ));
  thirdblock_SLICE_51 \thirdblock.SLICE_51 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_213[0] ), .D1(\thirdblock.n7232 ), 
    .C1(\thirdblock.n4545 ), .B1(\thirdblock.n4102 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_234 ), .CLK(clk), 
    .CIN1(\thirdblock.n7232 ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_213[0] ), .COUT1(\thirdblock.n4201 ), 
    .COUT0(\thirdblock.n7232 ));
  thirdblock_SLICE_52 \thirdblock.SLICE_52 ( .D1(\thirdblock.n7328 ), 
    .C1(\thirdblock.fruit_3_col_9__N_482[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_3_col_8__N_489 ), 
    .C0(\thirdblock.fruit_3_col_9__N_482[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_3_col_8__N_489 ), .CIN1(\thirdblock.n7328 ), 
    .F0(\thirdblock.fruit_3_col[8] ), .F1(\thirdblock.fruit_3_col[9] ), 
    .COUT0(\thirdblock.n7328 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( .D1(\thirdblock.n7325 ), 
    .C1(\thirdblock.fruit_3_col_9__N_482[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_3_col_6__N_499 ), .C0(\RGB_pad[3].vcc ), 
    .B0(\col[6] ), .CIN0(\thirdblock.fruit_3_col_6__N_499 ), 
    .CIN1(\thirdblock.n7325 ), .F0(\thirdblock.fruit_3_col[6] ), 
    .F1(\thirdblock.fruit_3_col[7] ), 
    .COUT1(\thirdblock.fruit_3_col_8__N_489 ), .COUT0(\thirdblock.n7325 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D1(\thirdblock.n7394 ), 
    .D0(\thirdblock.n4198 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CIN0(\thirdblock.n4198 ), .CIN1(\thirdblock.n7394 ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_68[9] ), .COUT0(\thirdblock.n7394 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_68[8] ), .D1(\thirdblock.n7229 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n4196 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_89 ), .CLK(clk), 
    .CIN0(\thirdblock.n4196 ), .CIN1(\thirdblock.n7229 ), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_68[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_68[8] ), .COUT1(\thirdblock.n4198 ), 
    .COUT0(\thirdblock.n7229 ));
  thirdblock_SLICE_56 \thirdblock.SLICE_56 ( .D1(\thirdblock.n7322 ), 
    .C1(\thirdblock.fruit_3_col_9__N_482[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_3_col_4__N_511 ), 
    .C0(\thirdblock.fruit_3_col_9__N_482[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_3_col_4__N_511 ), .CIN1(\thirdblock.n7322 ), 
    .F0(\thirdblock.fruit_3_col[4] ), .F1(\thirdblock.fruit_3_col[5] ), 
    .COUT1(\thirdblock.fruit_3_col_6__N_499 ), .COUT0(\thirdblock.n7322 ));
  secondblock_SLICE_57 \secondblock.SLICE_57 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n7340 ), .C1(\col[4] ), .D0(\secondblock.n4145 ), 
    .C0(\col[3] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4145 ), .CIN1(\secondblock.n7340 ), .Q0(\col[3] ), 
    .Q1(\col[4] ), .F0(\secondblock.col_9__N_31[3] ), 
    .F1(\secondblock.col_9__N_31[4] ), .COUT1(\secondblock.n4147 ), 
    .COUT0(\secondblock.n7340 ));
  secondblock_SLICE_58 \secondblock.SLICE_58 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n7337 ), .C1(\col[2] ), .D0(\secondblock.n4143 ), 
    .C0(\col[1] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4143 ), .CIN1(\secondblock.n7337 ), .Q0(\col[1] ), 
    .Q1(\col[2] ), .F0(\secondblock.col_9__N_31[1] ), 
    .F1(\secondblock.col_9__N_31[2] ), .COUT1(\secondblock.n4145 ), 
    .COUT0(\secondblock.n7337 ));
  secondblock_SLICE_59 \secondblock.SLICE_59 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n7334 ), 
    .C1(\col[0] ), .B1(\RGB_pad[3].vcc ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN1(\secondblock.n7334 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n4143 ), 
    .COUT0(\secondblock.n7334 ));
  secondblock_SLICE_60 \secondblock.SLICE_60 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n7391 ), 
    .D0(\secondblock.n4140 ), .B0(\row[9] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4140 ), 
    .CIN1(\secondblock.n7391 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n7391 ));
  secondblock_SLICE_61 \secondblock.SLICE_61 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n7388 ), .B1(\row[8] ), .D0(\secondblock.n4138 ), 
    .B0(\row[7] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4138 ), 
    .CIN1(\secondblock.n7388 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\secondblock.row_9__N_1[7] ), .F1(\secondblock.row_9__N_1[8] ), 
    .COUT1(\secondblock.n4140 ), .COUT0(\secondblock.n7388 ));
  secondblock_SLICE_62 \secondblock.SLICE_62 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n7385 ), .B1(\row[6] ), .D0(\secondblock.n4136 ), 
    .B0(\row[5] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4136 ), 
    .CIN1(\secondblock.n7385 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\secondblock.row_9__N_1[5] ), .F1(\secondblock.row_9__N_1[6] ), 
    .COUT1(\secondblock.n4138 ), .COUT0(\secondblock.n7385 ));
  secondblock_SLICE_63 \secondblock.SLICE_63 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n7382 ), .B1(\row[4] ), .D0(\secondblock.n4134 ), 
    .B0(\row[3] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4134 ), 
    .CIN1(\secondblock.n7382 ), .Q0(\row[3] ), .Q1(\row[4] ), 
    .F0(\secondblock.row_9__N_1[3] ), .F1(\secondblock.row_9__N_1[4] ), 
    .COUT1(\secondblock.n4136 ), .COUT0(\secondblock.n7382 ));
  secondblock_SLICE_64 \secondblock.SLICE_64 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n7349 ), 
    .D0(\secondblock.n4151 ), .C0(\col[9] ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN0(\secondblock.n4151 ), .CIN1(\secondblock.n7349 ), 
    .Q0(\col[9] ), .F0(\secondblock.col_9__N_31[9] ), 
    .COUT0(\secondblock.n7349 ));
  secondblock_SLICE_65 \secondblock.SLICE_65 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n7379 ), .B1(\row[2] ), .D0(\secondblock.n4132 ), 
    .B0(\row[1] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n4132 ), 
    .CIN1(\secondblock.n7379 ), .Q0(\row[1] ), .Q1(\row[2] ), 
    .F0(\secondblock.row_9__N_1[1] ), .F1(\secondblock.row_9__N_1[2] ), 
    .COUT1(\secondblock.n4134 ), .COUT0(\secondblock.n7379 ));
  secondblock_SLICE_66 \secondblock.SLICE_66 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n7346 ), .C1(\col[8] ), .D0(\secondblock.n4149 ), 
    .C0(\col[7] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4149 ), .CIN1(\secondblock.n7346 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\secondblock.col_9__N_31[7] ), 
    .F1(\secondblock.col_9__N_31[8] ), .COUT1(\secondblock.n4151 ), 
    .COUT0(\secondblock.n7346 ));
  secondblock_SLICE_67 \secondblock.SLICE_67 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n7331 ), 
    .C1(\RGB_pad[3].vcc ), .B1(\row[0] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN1(\secondblock.n7331 ), 
    .Q1(\row[0] ), .F1(\secondblock.row_9__N_1[0] ), 
    .COUT1(\secondblock.n4132 ), .COUT0(\secondblock.n7331 ));
  secondblock_SLICE_68 \secondblock.SLICE_68 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n7343 ), .C1(\col[6] ), .D0(\secondblock.n4147 ), 
    .C0(\col[5] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n4147 ), .CIN1(\secondblock.n7343 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\secondblock.col_9__N_31[5] ), 
    .F1(\secondblock.col_9__N_31[6] ), .COUT1(\secondblock.n4149 ), 
    .COUT0(\secondblock.n7343 ));
  nesblock_SLICE_69 \nesblock.SLICE_69 ( .DI1(\nesblock.NEScount_7__N_51[10] ), 
    .DI0(\nesblock.NEScount_7__N_51[9] ), .D1(\nesblock.n7190 ), 
    .C1(\nesblock.NEScount[1] ), .D0(\nesblock.n4162 ), 
    .C0(\nesblock.NEScount[0] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4162 ), 
    .CIN1(\nesblock.n7190 ), .Q0(\nesblock.NEScount[0] ), 
    .Q1(\nesblock.NEScount[1] ), .F0(\nesblock.NEScount_7__N_51[9] ), 
    .F1(\nesblock.NEScount_7__N_51[10] ), .COUT1(\nesblock.n4164 ), 
    .COUT0(\nesblock.n7190 ));
  nesblock_SLICE_70 \nesblock.SLICE_70 ( .DI1(\nesblock.NEScount_7__N_51[8] ), 
    .DI0(\nesblock.NEScount_7__N_51[7] ), .D1(\nesblock.n7187 ), .C1(NESclk_c), 
    .D0(\nesblock.n4160 ), .C0(\nesblock.n10 ), .CLK(\nesblock.clk ), 
    .CIN0(\nesblock.n4160 ), .CIN1(\nesblock.n7187 ), .Q0(\nesblock.n10 ), 
    .Q1(NESclk_c), .F0(\nesblock.NEScount_7__N_51[7] ), 
    .F1(\nesblock.NEScount_7__N_51[8] ), .COUT1(\nesblock.n4162 ), 
    .COUT0(\nesblock.n7187 ));
  nesblock_SLICE_71 \nesblock.SLICE_71 ( .DI1(\nesblock.NEScount_7__N_51[6] ), 
    .DI0(\nesblock.NEScount_7__N_51[5] ), .D1(\nesblock.n7184 ), 
    .C1(\nesblock.n11 ), .D0(\nesblock.n4158 ), .C0(\nesblock.n12 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4158 ), .CIN1(\nesblock.n7184 ), 
    .Q0(\nesblock.n12 ), .Q1(\nesblock.n11 ), 
    .F0(\nesblock.NEScount_7__N_51[5] ), .F1(\nesblock.NEScount_7__N_51[6] ), 
    .COUT1(\nesblock.n4160 ), .COUT0(\nesblock.n7184 ));
  nesblock_SLICE_72 \nesblock.SLICE_72 ( .DI1(\nesblock.NEScount_7__N_51[4] ), 
    .DI0(\nesblock.NEScount_7__N_51[3] ), .D1(\nesblock.n7181 ), 
    .C1(\nesblock.n13 ), .D0(\nesblock.n4156 ), .C0(\nesblock.n14 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4156 ), .CIN1(\nesblock.n7181 ), 
    .Q0(\nesblock.n14 ), .Q1(\nesblock.n13 ), 
    .F0(\nesblock.NEScount_7__N_51[3] ), .F1(\nesblock.NEScount_7__N_51[4] ), 
    .COUT1(\nesblock.n4158 ), .COUT0(\nesblock.n7181 ));
  nesblock_SLICE_73 \nesblock.SLICE_73 ( .DI1(\nesblock.NEScount_7__N_51[2] ), 
    .DI0(\nesblock.NEScount_7__N_51[1] ), .D1(\nesblock.n7178 ), 
    .C1(\nesblock.n15 ), .D0(\nesblock.n4154 ), .C0(\nesblock.n16 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n4154 ), .CIN1(\nesblock.n7178 ), 
    .Q0(\nesblock.n16 ), .Q1(\nesblock.n15 ), 
    .F0(\nesblock.NEScount_7__N_51[1] ), .F1(\nesblock.NEScount_7__N_51[2] ), 
    .COUT1(\nesblock.n4156 ), .COUT0(\nesblock.n7178 ));
  nesblock_SLICE_74 \nesblock.SLICE_74 ( .DI1(\nesblock.NEScount_7__N_51[0] ), 
    .D1(\nesblock.n7175 ), .C1(\nesblock.n17 ), .B1(\RGB_pad[3].vcc ), 
    .CLK(\nesblock.clk ), .CIN1(\nesblock.n7175 ), .Q1(\nesblock.n17 ), 
    .F1(\nesblock.NEScount_7__N_51[0] ), .COUT1(\nesblock.n4154 ), 
    .COUT0(\nesblock.n7175 ));
  nesblock_SLICE_75 \nesblock.SLICE_75 ( .DI1(\nesblock.NEScount_7__N_51[16] ), 
    .DI0(\nesblock.NEScount_7__N_51[15] ), .D1(\nesblock.n7199 ), 
    .C1(\nesblock.NEScount[7] ), .D0(\nesblock.n4168 ), 
    .C0(\nesblock.NEScount[6] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4168 ), 
    .CIN1(\nesblock.n7199 ), .Q0(\nesblock.NEScount[6] ), 
    .Q1(\nesblock.NEScount[7] ), .F0(\nesblock.NEScount_7__N_51[15] ), 
    .F1(\nesblock.NEScount_7__N_51[16] ), .COUT0(\nesblock.n7199 ));
  nesblock_SLICE_76 \nesblock.SLICE_76 ( .DI1(\nesblock.NEScount_7__N_51[14] ), 
    .DI0(\nesblock.NEScount_7__N_51[13] ), .D1(\nesblock.n7196 ), 
    .C1(\nesblock.NEScount[5] ), .D0(\nesblock.n4166 ), 
    .C0(\nesblock.NEScount[4] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4166 ), 
    .CIN1(\nesblock.n7196 ), .Q0(\nesblock.NEScount[4] ), 
    .Q1(\nesblock.NEScount[5] ), .F0(\nesblock.NEScount_7__N_51[13] ), 
    .F1(\nesblock.NEScount_7__N_51[14] ), .COUT1(\nesblock.n4168 ), 
    .COUT0(\nesblock.n7196 ));
  nesblock_SLICE_77 \nesblock.SLICE_77 ( .DI1(\nesblock.NEScount_7__N_51[12] ), 
    .DI0(\nesblock.NEScount_7__N_51[11] ), .D1(\nesblock.n7193 ), 
    .C1(\nesblock.NEScount[3] ), .D0(\nesblock.n4164 ), 
    .C0(\nesblock.NEScount[2] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n4164 ), 
    .CIN1(\nesblock.n7193 ), .Q0(\nesblock.NEScount[2] ), 
    .Q1(\nesblock.NEScount[3] ), .F0(\nesblock.NEScount_7__N_51[11] ), 
    .F1(\nesblock.NEScount_7__N_51[12] ), .COUT1(\nesblock.n4166 ), 
    .COUT0(\nesblock.n7193 ));
  thirdblock_SLICE_78 \thirdblock.SLICE_78 ( 
    .DI1(\thirdblock.fruit_3_type_2__N_413[2] ), 
    .DI0(\thirdblock.fruit_3_type_2__N_413[1] ), 
    .D1(\thirdblock.fruit_3_type[0] ), .C1(\thirdblock.fruit_3_type[2] ), 
    .B1(\thirdblock.fruit_3_type[1] ), .C0(\thirdblock.fruit_3_type[0] ), 
    .A0(\thirdblock.fruit_3_type[1] ), .CE(\thirdblock.fruit_3_type_0__N_420 ), 
    .LSR(\thirdblock.fruit_3_type_1__N_418 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_type[1] ), .Q1(\thirdblock.fruit_3_type[2] ), 
    .F0(\thirdblock.fruit_3_type_2__N_413[1] ), 
    .F1(\thirdblock.fruit_3_type_2__N_413[2] ));
  thirdblock_SLICE_82 \thirdblock.SLICE_82 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_235[1] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_235[0] ), .D1(\thirdblock.n1638[1] ), 
    .C1(\thirdblock.fruit_1_tl_col[1] ), .B1(\thirdblock.n2342 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.fruit_1_tl_col[0] ), 
    .C0(\thirdblock.n1638[1] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n2342 ), .CE(\thirdblock.fruit_2_tl_col_0__N_252 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[0] ), 
    .Q1(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_235[0] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_235[1] ));
  thirdblock_SLICE_83 \thirdblock.SLICE_83 ( 
    .DI1(\thirdblock.fruit_3_tl_row_1__N_391 ), 
    .DI0(\thirdblock.fruit_3_tl_row_0__N_393 ), .D1(\thirdblock.n57[1] ), 
    .C1(\thirdblock.n2644 ), .B1(\thirdblock.n2196 ), .A1(\thirdblock.n2194 ), 
    .D0(\thirdblock.n2194 ), .C0(\thirdblock.n2647 ), .B0(\thirdblock.n57[0] ), 
    .A0(\thirdblock.n2196 ), .CE(\thirdblock.fruit_3_tl_row_0__N_394 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[0] ), 
    .Q1(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_0__N_393 ), 
    .F1(\thirdblock.fruit_3_tl_row_1__N_391 ));
  thirdblock_SLICE_84 \thirdblock.SLICE_84 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_395[1] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_395[0] ), .D1(\thirdblock.n1835[1] ), 
    .C1(\thirdblock.n1650[1] ), .B1(\thirdblock.n1648 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n1648 ), .B0(\thirdblock.n1650[1] ), 
    .A0(\thirdblock.n1835[0] ), .CE(\thirdblock.fruit_3_tl_col_0__N_412 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[0] ), 
    .Q1(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_395[0] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_395[1] ));
  SLICE_85 SLICE_85( .DI1(\buttonout_c_1$n1 ), .DI0(\buttonout_c_0$n0 ), 
    .D1(\nesblock.result[1] ), .C1(\nesblock.buttonout_c_0_N_625 ), 
    .B1(buttonout_c_1), .D0(\nesblock.result[0] ), .C0(buttonout_c_0), 
    .B0(\nesblock.buttonout_c_0_N_625 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[0] ), .Q1(\thirdblock.button_prev[1] ), 
    .F0(\buttonout_c_0$n0 ), .F1(\buttonout_c_1$n1 ));
  thirdblock_SLICE_91 \thirdblock.SLICE_91 ( 
    .DI1(\thirdblock.fruit_2_tl_row_3__N_225 ), 
    .DI0(\thirdblock.fruit_2_tl_row_2__N_227 ), 
    .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.fruit_2_tl_row_8__N_213[3] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.n2599 ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_213[2] ), 
    .C0(\thirdblock.game_state[2] ), .B0(\thirdblock.n2599 ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_row[2] ), 
    .Q1(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_2__N_227 ), 
    .F1(\thirdblock.fruit_2_tl_row_3__N_225 ));
  thirdblock_SLICE_93 \thirdblock.SLICE_93 ( 
    .DI1(\thirdblock.fruit_2_tl_row_5__N_221 ), 
    .DI0(\thirdblock.fruit_2_tl_row_4__N_223 ), 
    .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.fruit_2_tl_row_8__N_213[5] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.n2599 ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_213[4] ), 
    .C0(\thirdblock.game_state[2] ), .B0(\thirdblock.n2599 ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_row[4] ), 
    .Q1(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_tl_row_4__N_223 ), 
    .F1(\thirdblock.fruit_2_tl_row_5__N_221 ));
  thirdblock_SLICE_95 \thirdblock.SLICE_95 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_211 ), 
    .DI0(\thirdblock.fruit_2_tl_row_7__N_216 ), .D1(\thirdblock.n2599 ), 
    .C1(\thirdblock.fruit_2_tl_row_8__N_213[9] ), 
    .B1(\thirdblock.game_state[2] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_213[7] ), .C0(\thirdblock.n2599 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[2] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_233 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[7] ), .Q1(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_tl_row_7__N_216 ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_211 ));
  thirdblock_SLICE_98 \thirdblock.SLICE_98 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_235[3] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_235[2] ), .D1(\thirdblock.n1409 ), 
    .C1(\thirdblock.n5778 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n5776 ), 
    .C0(\thirdblock.n1409 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_2_tl_col_0__N_252 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[2] ), 
    .Q1(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_235[2] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_235[3] ));
  thirdblock_SLICE_100 \thirdblock.SLICE_100 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_235[5] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_235[4] ), .D1(\thirdblock.n1638[4] ), 
    .C1(\thirdblock.n5782 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n1409 ), .D0(\thirdblock.n5780 ), 
    .C0(\thirdblock.n1638[4] ), .B0(\thirdblock.n1409 ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_2_tl_col_0__N_252 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[4] ), 
    .Q1(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_235[4] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_235[5] ));
  thirdblock_SLICE_102 \thirdblock.SLICE_102 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_235[7] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_235[6] ), .D1(\thirdblock.n1638[1] ), 
    .C1(\thirdblock.fruit_1_tl_col[8] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n2342 ), .D0(\thirdblock.n1409 ), .C0(\thirdblock.n5784 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_252 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_col[7] ), .Q1(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_235[6] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_235[7] ));
  thirdblock_SLICE_106 \thirdblock.SLICE_106 ( 
    .DI1(\thirdblock.fruit_3_tl_row_3__N_387 ), 
    .DI0(\thirdblock.fruit_3_tl_row_2__N_389 ), .D1(\thirdblock.n6520 ), 
    .C1(\thirdblock.n57[3] ), .B1(\thirdblock.n2194 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n57[2] ), 
    .C0(\thirdblock.n6526 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n2194 ), .CE(\thirdblock.fruit_3_tl_row_0__N_394 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[2] ), 
    .Q1(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.fruit_3_tl_row_2__N_389 ), 
    .F1(\thirdblock.fruit_3_tl_row_3__N_387 ));
  thirdblock_SLICE_108 \thirdblock.SLICE_108 ( 
    .DI1(\thirdblock.fruit_3_tl_row_5__N_383 ), 
    .DI0(\thirdblock.fruit_3_tl_row_4__N_385 ), .D1(\thirdblock.n57[5] ), 
    .C1(\thirdblock.n6490 ), .B1(\thirdblock.n2194 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n6514 ), 
    .C0(\thirdblock.n57[4] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n2194 ), .CE(\thirdblock.fruit_3_tl_row_0__N_394 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[4] ), 
    .Q1(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_tl_row_4__N_385 ), 
    .F1(\thirdblock.fruit_3_tl_row_5__N_383 ));
  thirdblock_SLICE_110 \thirdblock.SLICE_110 ( 
    .DI1(\thirdblock.fruit_3_tl_row_7__N_379 ), 
    .DI0(\thirdblock.fruit_3_tl_row_6__N_381 ), .D1(\thirdblock.n6484 ), 
    .C1(\thirdblock.n57[7] ), .B1(\thirdblock.n2194 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n57[6] ), 
    .C0(\thirdblock.n2629 ), .B0(\thirdblock.n2196 ), .A0(\thirdblock.n2194 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_394 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[6] ), .Q1(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_tl_row_6__N_381 ), 
    .F1(\thirdblock.fruit_3_tl_row_7__N_379 ));
  thirdblock_SLICE_112 \thirdblock.SLICE_112 ( 
    .DI1(\thirdblock.fruit_3_tl_row_9__N_375 ), 
    .DI0(\thirdblock.fruit_3_tl_row_8__N_377 ), .D1(\thirdblock.n6532 ), 
    .C1(\thirdblock.n2194 ), .B1(\thirdblock.n57[9] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n2623 ), 
    .C0(\thirdblock.n57[8] ), .B0(\thirdblock.n2194 ), .A0(\thirdblock.n2196 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_394 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[8] ), .Q1(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_377 ), 
    .F1(\thirdblock.fruit_3_tl_row_9__N_375 ));
  thirdblock_SLICE_115 \thirdblock.SLICE_115 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_395[3] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_395[2] ), .D1(\thirdblock.n1835[3] ), 
    .C1(\thirdblock.n1648 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n1648 ), 
    .A0(\thirdblock.n1835[2] ), .CE(\thirdblock.fruit_3_tl_col_0__N_412 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[2] ), 
    .Q1(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_395[2] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_395[3] ));
  thirdblock_SLICE_117 \thirdblock.SLICE_117 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_395[5] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_395[4] ), .D1(\thirdblock.n1835[5] ), 
    .C1(\thirdblock.n1650[4] ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n1648 ), .D0(\thirdblock.n1648 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n1650[4] ), 
    .A0(\thirdblock.n1835[4] ), .CE(\thirdblock.fruit_3_tl_col_0__N_412 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[4] ), 
    .Q1(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_395[4] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_395[5] ));
  thirdblock_SLICE_119 \thirdblock.SLICE_119 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_395[7] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_395[6] ), .D1(\thirdblock.n1835[7] ), 
    .C1(\thirdblock.n1650[1] ), .B1(\thirdblock.n1648 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n1835[6] ), 
    .C0(\thirdblock.n1648 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_3_tl_col_0__N_412 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[7] ), 
    .Q1(\thirdblock.fruit_3_tl_col[8] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_395[6] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_395[7] ));
  SLICE_123 SLICE_123( .DI1(\buttonout_c_3$n3 ), .DI0(\buttonout_c_2$n2 ), 
    .D1(\nesblock.result[3] ), .C1(\nesblock.buttonout_c_0_N_625 ), 
    .B1(buttonout_c_3), .D0(\nesblock.result[2] ), .C0(buttonout_c_2), 
    .B0(\nesblock.buttonout_c_0_N_625 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[2] ), .Q1(\thirdblock.button_prev[3] ), 
    .F0(\buttonout_c_2$n2 ), .F1(\buttonout_c_3$n3 ));
  SLICE_125 SLICE_125( .DI1(\buttonout_c_5$n5 ), .DI0(\buttonout_c_4$n4 ), 
    .D1(\nesblock.result[5] ), .C1(buttonout_c_5), 
    .B1(\nesblock.buttonout_c_0_N_625 ), .D0(\nesblock.result[4] ), 
    .C0(\nesblock.buttonout_c_0_N_625 ), .B0(buttonout_c_4), .CLK(clk), 
    .Q0(\thirdblock.button_prev[4] ), .Q1(\thirdblock.button_prev[5] ), 
    .F0(\buttonout_c_4$n4 ), .F1(\buttonout_c_5$n5 ));
  SLICE_127 SLICE_127( .DI1(\buttonout_c_7$n7 ), .DI0(\buttonout_c_6$n6 ), 
    .D1(\nesblock.result[7] ), .C1(\nesblock.buttonout_c_0_N_625 ), 
    .B1(buttonout_c_7), .D0(\nesblock.result[6] ), .C0(buttonout_c_6), 
    .B0(\nesblock.buttonout_c_0_N_625 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[6] ), .Q1(\thirdblock.button_prev[7] ), 
    .F0(\buttonout_c_6$n6 ), .F1(\buttonout_c_7$n7 ));
  SLICE_129 SLICE_129( .DI1(fruit_1_tl_col_7__N_92), 
    .DI0(fruit_1_tl_col_9__N_90), .D1(n1794), .C1(n4822), 
    .B1(\fruit_1_tl_col[7] ), .D0(\fruit_1_tl_col[9] ), .C0(n1794), .B0(n4822), 
    .CLK(clk), .Q0(\fruit_1_tl_col[9] ), .Q1(\fruit_1_tl_col[7] ), 
    .F0(fruit_1_tl_col_9__N_90), .F1(fruit_1_tl_col_7__N_92));
  thirdblock_SLICE_130 \thirdblock.SLICE_130 ( 
    .DI1(\thirdblock.fruit_1_tl_col_1__N_97 ), 
    .DI0(\thirdblock.fruit_1_tl_col_0__N_98 ), 
    .D1(\thirdblock.fruit_1_tl_col[1] ), .C1(\thirdblock.game_state[1] ), 
    .B1(n4822), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), .C0(n4822), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.fruit_1_tl_col[0] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_tl_col[0] ), 
    .Q1(\thirdblock.fruit_1_tl_col[1] ), 
    .F0(\thirdblock.fruit_1_tl_col_0__N_98 ), 
    .F1(\thirdblock.fruit_1_tl_col_1__N_97 ));
  SLICE_132 SLICE_132( .DI1(fruit_1_tl_col_3__N_95), 
    .DI0(fruit_1_tl_col_2__N_96), .D1(\fruit_1_tl_col[3] ), .C1(n4822), 
    .B1(n1794), .D0(\fruit_1_tl_col[2] ), .C0(n1794), .B0(n4822), .CLK(clk), 
    .Q0(\fruit_1_tl_col[2] ), .Q1(\fruit_1_tl_col[3] ), 
    .F0(fruit_1_tl_col_2__N_96), .F1(fruit_1_tl_col_3__N_95));
  SLICE_134 SLICE_134( .DI1(fruit_1_tl_col_5__N_93), 
    .DI0(fruit_1_tl_col_4__N_94), .D1(n1795), .C1(\fruit_1_tl_col[5] ), 
    .A1(n4822), .D0(\fruit_1_tl_col[4] ), .C0(n1795), .B0(n4822), .CLK(clk), 
    .Q0(\fruit_1_tl_col[4] ), .Q1(\fruit_1_tl_col[5] ), 
    .F0(fruit_1_tl_col_4__N_94), .F1(fruit_1_tl_col_5__N_93));
  thirdblock_SLICE_137 \thirdblock.SLICE_137 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_66[3] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_66[2] ), .D1(\thirdblock.n1436 ), 
    .C1(\thirdblock.fruit_1_tl_row_8__N_68[3] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_row_8__N_68[2] ), .C0(\thirdblock.n1436 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[2] ), .Q1(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_66[2] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_66[3] ));
  thirdblock_SLICE_139 \thirdblock.SLICE_139 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_66[5] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_66[4] ), .D1(\thirdblock.n1436 ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.fruit_1_tl_row_8__N_68[5] ), 
    .D0(\thirdblock.fruit_1_tl_row_8__N_68[4] ), .C0(\thirdblock.n1436 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[4] ), .Q1(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_66[4] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_66[5] ));
  thirdblock_SLICE_141 \thirdblock.SLICE_141 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_66[9] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_66[7] ), 
    .D1(\thirdblock.fruit_1_tl_row_8__N_68[9] ), .C1(\thirdblock.n1436 ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.n1436 ), .A0(\thirdblock.fruit_1_tl_row_8__N_68[7] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_88 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[7] ), .Q1(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_66[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_66[9] ));
  thirdblock_fruit_3_SLICE_145 \thirdblock.fruit_3.SLICE_145 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_0__N_427 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_1__N_426 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[0] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[0] ), 
    .B1(\thirdblock.fruit_3.n6460 ), .A1(\thirdblock.n830 ), 
    .D0(\thirdblock.n830 ), .C0(\thirdblock.fruit_3.watermelonRGB[1] ), 
    .B0(\thirdblock.fruit_3.n6466 ), .A0(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[1] ), 
    .Q1(\thirdblock.fruit_3_RGB[0] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_1__N_426 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_0__N_427 ));
  thirdblock_fruit_3_SLICE_146 \thirdblock.fruit_3.SLICE_146 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_3__N_424 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_2__N_425 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[3] ), .B1(\thirdblock.n830 ), 
    .A1(\thirdblock.fruit_3.n6496 ), .D0(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .C0(\thirdblock.fruit_3.n6472 ), 
    .B0(\thirdblock.fruit_3.watermelonRGB[2] ), .A0(\thirdblock.n830 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[2] ), 
    .Q1(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_2__N_425 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_3__N_424 ));
  thirdblock_fruit_3_SLICE_148 \thirdblock.fruit_3.SLICE_148 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_5__N_422 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_4__N_423 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[5] ), 
    .B1(\thirdblock.fruit_3.n6508 ), .A1(\thirdblock.n830 ), 
    .D0(\thirdblock.n830 ), .C0(\thirdblock.fruit_3.watermelonRGB[4] ), 
    .B0(\thirdblock.fruit_3.n6502 ), .A0(\thirdblock.fruit_3.blueberryRGB[4] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[4] ), 
    .Q1(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_4__N_423 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_5__N_422 ));
  thirdblock_SLICE_151 \thirdblock.SLICE_151 ( 
    .DI1(\thirdblock.fruit_2_RGB_0__N_262 ), 
    .DI0(\thirdblock.fruit_2_RGB_1__N_261 ), 
    .D1(\thirdblock.watermelonRGB[0] ), .C1(\thirdblock.blueberryRGB[0] ), 
    .B1(\thirdblock.n6448 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.blueberryRGB[1] ), 
    .B0(\thirdblock.n6538 ), .A0(\thirdblock.watermelonRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2_RGB_1__N_261 ), 
    .F1(\thirdblock.fruit_2_RGB_0__N_262 ));
  thirdblock_SLICE_152 \thirdblock.SLICE_152 ( 
    .DI1(\thirdblock.fruit_2_RGB_3__N_259 ), 
    .DI0(\thirdblock.fruit_2_RGB_2__N_260 ), 
    .D1(\thirdblock.watermelonRGB[3] ), .C1(\thirdblock.blueberryRGB[3] ), 
    .B1(\thirdblock.fruit_2_type[1] ), .A1(\thirdblock.n6442 ), 
    .D0(\thirdblock.watermelonRGB[2] ), .C0(\thirdblock.blueberryRGB[2] ), 
    .B0(\thirdblock.n6436 ), .A0(\thirdblock.fruit_2_type[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[2] ), .Q1(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_2_RGB_2__N_260 ), 
    .F1(\thirdblock.fruit_2_RGB_3__N_259 ));
  thirdblock_SLICE_154 \thirdblock.SLICE_154 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_257 ), 
    .DI0(\thirdblock.fruit_2_RGB_4__N_258 ), 
    .D1(\thirdblock.watermelonRGB[5] ), .C1(\thirdblock.blueberryRGB[5] ), 
    .B1(\thirdblock.n6478 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.blueberryRGB[4] ), 
    .B0(\thirdblock.n6454 ), .A0(\thirdblock.watermelonRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[4] ), .Q1(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_2_RGB_4__N_258 ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_257 ));
  thirdblock_fruit_1_SLICE_157 \thirdblock.fruit_1.SLICE_157 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[0].sig_005.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[1].sig_000.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[0] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[1] ), .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[1].sig_000.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[0].sig_005.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_158 \thirdblock.fruit_1.SLICE_158 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[3].sig_002.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[2].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[2] ), .Q1(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[2].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[3].sig_002.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_160 \thirdblock.fruit_1.SLICE_160 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[5].sig_004.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[4].sig_003.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[4] ), .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[4].sig_003.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[5].sig_004.FeedThruLUT ));
  nesblock_SLICE_164 \nesblock.SLICE_164 ( 
    .DI1(\nesblock.result[0].sig_012.FeedThruLUT ), 
    .DI0(\nesblock.result[1].sig_006.FeedThruLUT ), .D1(\nesblock.result[0] ), 
    .D0(\nesblock.result[1] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[2] ), 
    .Q1(\nesblock.result[1] ), .F0(\nesblock.result[1].sig_006.FeedThruLUT ), 
    .F1(\nesblock.result[0].sig_012.FeedThruLUT ));
  nesblock_SLICE_165 \nesblock.SLICE_165 ( 
    .DI1(\nesblock.result[3].sig_008.FeedThruLUT ), 
    .DI0(\nesblock.result[2].sig_007.FeedThruLUT ), .D1(\nesblock.result[3] ), 
    .D0(\nesblock.result[2] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[3] ), 
    .Q1(\nesblock.result[4] ), .F0(\nesblock.result[2].sig_007.FeedThruLUT ), 
    .F1(\nesblock.result[3].sig_008.FeedThruLUT ));
  nesblock_SLICE_167 \nesblock.SLICE_167 ( 
    .DI1(\nesblock.result[5].sig_010.FeedThruLUT ), 
    .DI0(\nesblock.result[4].sig_009.FeedThruLUT ), .D1(\nesblock.result[5] ), 
    .D0(\nesblock.result[4] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[5] ), 
    .Q1(\nesblock.result[6] ), .F0(\nesblock.result[4].sig_009.FeedThruLUT ), 
    .F1(\nesblock.result[5].sig_010.FeedThruLUT ));
  nesblock_SLICE_169 \nesblock.SLICE_169 ( 
    .DI0(\nesblock.result[6].sig_011.FeedThruLUT ), .D0(\nesblock.result[6] ), 
    .CLK(CTRLclk_c), .Q0(\nesblock.result[7] ), 
    .F0(\nesblock.result[6].sig_011.FeedThruLUT ));
  thirdblock_SLICE_171 \thirdblock.SLICE_171 ( .D1(\thirdblock.n5_adj_633 ), 
    .C1(\thirdblock.n699 ), .B1(\thirdblock.n632 ), .A1(\thirdblock.n5 ), 
    .D0(\thirdblock.fruit_3_RGB[4] ), .C0(\thirdblock.fruit_3_RGB[3] ), 
    .B0(\thirdblock.n11 ), .A0(\thirdblock.n10_adj_639 ), 
    .F0(\thirdblock.n699 ), .F1(\thirdblock.n1648 ));
  thirdblock_SLICE_172 \thirdblock.SLICE_172 ( .D1(\thirdblock.n2194 ), 
    .C1(\thirdblock.n2196 ), .B1(\thirdblock.fruit_2_tl_row[9] ), 
    .A1(\thirdblock.fruit_1_tl_row[9] ), .D0(\thirdblock.n1648 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n5 ), 
    .A0(\thirdblock.n632 ), .F0(\thirdblock.n2196 ), .F1(\thirdblock.n6532 ));
  thirdblock_SLICE_173 \thirdblock.SLICE_173 ( .C1(buttonout_c_6), 
    .A1(buttonout_c_2), .D0(buttonout_c_6), 
    .C0(\nesblock.buttonout_c_0_N_625 ), .A0(\nesblock.result[6] ), 
    .F0(buttonout_c_6), .F1(\thirdblock.n10_adj_631 ));
  nesblock_SLICE_174 \nesblock.SLICE_174 ( .D1(\nesblock.result[3] ), 
    .C1(\nesblock.buttonout_c_0_N_625 ), .B1(buttonout_c_3), 
    .D0(\nesblock.result[2] ), .C0(buttonout_c_2), 
    .B0(\nesblock.buttonout_c_0_N_625 ), .F0(buttonout_c_2), 
    .F1(buttonout_c_3));
  thirdblock_SLICE_175 \thirdblock.SLICE_175 ( .D1(buttonout_c_5), 
    .C1(buttonout_c_7), .B1(buttonout_c_1), .A1(buttonout_c_4), 
    .C0(\nesblock.result[7] ), .B0(\nesblock.buttonout_c_0_N_625 ), 
    .A0(buttonout_c_7), .F0(buttonout_c_7), .F1(\thirdblock.n14_adj_632 ));
  thirdblock_SLICE_177 \thirdblock.SLICE_177 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n15 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(buttonout_c_3), 
    .C0(\thirdblock.n10_adj_631 ), .B0(buttonout_c_0), 
    .A0(\thirdblock.n14_adj_632 ), .F0(\thirdblock.n15 ), 
    .F1(\thirdblock.n5085 ));
  thirdblock_SLICE_179 \thirdblock.SLICE_179 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n227 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n550 ), .D0(\thirdblock.n15 ), .C0(\thirdblock.n2441 ), 
    .F0(\thirdblock.n227 ), .F1(\thirdblock.n34 ));
  thirdblock_SLICE_180 \thirdblock.SLICE_180 ( .D0(\thirdblock.n5409 ), 
    .C0(\thirdblock.n34 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n16 ));
  thirdblock_SLICE_181 \thirdblock.SLICE_181 ( .D1(\thirdblock.n601 ), 
    .C1(\thirdblock.n295 ), .B1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_row[7] ), .C0(\thirdblock.n14 ), 
    .B0(\thirdblock.fruit_1_tl_row[8] ), .A0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.n295 ), .F1(\thirdblock.n5375 ));
  thirdblock_SLICE_182 \thirdblock.SLICE_182 ( .D1(\thirdblock.n5375 ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.n5375 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.fruit_2_tl_row_0__N_234 ), 
    .F1(\thirdblock.fruit_2_tl_row_0__N_233 ));
  thirdblock_SLICE_183 \thirdblock.SLICE_183 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.n10_adj_639 ), 
    .A1(\thirdblock.fruit_3_RGB[3] ), .D0(\thirdblock.fruit_3_RGB[1] ), 
    .C0(\thirdblock.fruit_3_RGB[0] ), .B0(\thirdblock.fruit_3_RGB[5] ), 
    .A0(\thirdblock.fruit_3_RGB[2] ), .F0(\thirdblock.n10_adj_639 ), 
    .F1(\thirdblock.RGB_c_0_N_610 ));
  thirdblock_SLICE_184 \thirdblock.SLICE_184 ( .D1(\thirdblock.RGB_c_0_N_609 ), 
    .C1(\thirdblock.fruit_RGB_3__N_540[4] ), .B1(\thirdblock.fruit_3_RGB[4] ), 
    .A1(\thirdblock.RGB_c_0_N_610 ), .D0(\thirdblock.fruit_1_RGB[4] ), 
    .C0(\thirdblock.fruit_2_RGB[4] ), .B0(\thirdblock.n10_adj_642 ), 
    .A0(\thirdblock.fruit_2_RGB[3] ), .F0(\thirdblock.fruit_RGB_3__N_540[4] ), 
    .F1(RGB_c_4));
  thirdblock_SLICE_185 \thirdblock.SLICE_185 ( .D1(\thirdblock.n396 ), 
    .C1(\thirdblock.n5_adj_646 ), .B1(\thirdblock.fruit_2_type_1__N_255[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.game_state[0] ), .F0(\thirdblock.n5_adj_646 ), 
    .F1(\thirdblock.n605 ));
  thirdblock_SLICE_186 \thirdblock.SLICE_186 ( .DI1(\thirdblock.n3_adj_634 ), 
    .D1(\thirdblock.fruit_2_type_1__N_255[3] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n605 ), 
    .C0(\thirdblock.fruit_2_type_1__N_255[3] ), 
    .B0(\thirdblock.fruit_2_type[2] ), .A0(\thirdblock.game_state[2] ), 
    .LSR(\thirdblock.n6 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_255[3] ), 
    .F0(\thirdblock.fruit_2_type_2__N_254 ), .F1(\thirdblock.n3_adj_634 ));
  thirdblock_SLICE_187 \thirdblock.SLICE_187 ( 
    .D1(\thirdblock.fruit_1_RGB[4] ), .C1(\thirdblock.n10_adj_643 ), 
    .B1(\thirdblock.fruit_1_RGB[3] ), .A1(\thirdblock.RGB_c_0_N_610 ), 
    .D0(\thirdblock.fruit_1_RGB[1] ), .C0(\thirdblock.fruit_1_RGB[0] ), 
    .B0(\thirdblock.fruit_1_RGB[5] ), .A0(\thirdblock.fruit_1_RGB[2] ), 
    .F0(\thirdblock.n10_adj_643 ), .F1(\thirdblock.n632 ));
  thirdblock_SLICE_188 \thirdblock.SLICE_188 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.n601 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.n632 ), .C0(\thirdblock.n5_adj_633 ), 
    .B0(\thirdblock.RGB_c_0_N_610 ), .A0(\thirdblock.n11 ), 
    .F0(\thirdblock.n601 ), .F1(\thirdblock.n2599 ));
  thirdblock_SLICE_189 \thirdblock.SLICE_189 ( .D1(\thirdblock.n5_adj_647 ), 
    .C1(\thirdblock.fruit_3_type_0__N_420 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.fruit_3_type[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n36 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.fruit_3_type_0__N_420 ), 
    .F1(\thirdblock.fruit_3_type_0__N_421 ));
  thirdblock_SLICE_192 \thirdblock.SLICE_192 ( 
    .D1(\thirdblock.fruit_2_tl_row[0] ), .C1(\thirdblock.n2181 ), 
    .A1(\thirdblock.fruit_1_tl_row[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n396 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.fruit_2_type_1__N_255[1] ), .F0(\thirdblock.n2181 ), 
    .F1(\thirdblock.n4102 ));
  thirdblock_SLICE_193 \thirdblock.SLICE_193 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n550 ), .B1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_tl_row[8] ), .C0(\thirdblock.n4 ), 
    .B0(\thirdblock.fruit_2_tl_row[9] ), .A0(\thirdblock.n396 ), 
    .F0(\thirdblock.n550 ), .F1(\thirdblock.n1484 ));
  thirdblock_SLICE_194 \thirdblock.SLICE_194 ( .D1(\thirdblock.n1484 ), 
    .C1(\thirdblock.n5383 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .C0(\thirdblock.n1648 ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n5383 ), 
    .F1(\thirdblock.fruit_3_tl_col_0__N_412 ));
  thirdblock_SLICE_195 \thirdblock.SLICE_195 ( .D1(\thirdblock.n5085 ), 
    .C1(\thirdblock.n7_adj_658 ), .B1(\thirdblock.n5094 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n5409 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.n550 ), .F0(\thirdblock.n7_adj_658 ), 
    .F1(\thirdblock.game_state_1__N_63 ));
  thirdblock_SLICE_197 \thirdblock.SLICE_197 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n1436 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_type_1__N_255[1] ), .C0(\thirdblock.n1446 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.n396 ), 
    .F0(\thirdblock.n1436 ), .F1(\thirdblock.fruit_1_tl_row_0__N_89 ));
  thirdblock_SLICE_199 \thirdblock.SLICE_199 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n6430 ), .B1(\thirdblock.n550 ), .A1(\thirdblock.n15 ), 
    .D0(\thirdblock.n295 ), .C0(\thirdblock.n5413 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n6430 ), .F1(\thirdblock.n6433 ));
  secondblock_SLICE_201 \secondblock.SLICE_201 ( .D1(\row[2] ), .C1(\row[4] ), 
    .B1(\row[9] ), .D0(\row[6] ), .C0(\secondblock.n10 ), .B0(\row[8] ), 
    .A0(\row[9] ), .F0(\secondblock.row_0__N_30 ), 
    .F1(\secondblock.VSYNC_c_N_613 ));
  secondblock_SLICE_202 \secondblock.SLICE_202 ( 
    .D1(\thirdblock.game_state[1] ), .C1(RGB_c_2_N_603), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\secondblock.VSYNC_c_N_612 ), .C0(\secondblock.n5079 ), .B0(\row[9] ), 
    .A0(\secondblock.row_0__N_30 ), .F0(RGB_c_2_N_603), 
    .F1(\thirdblock.RGB_c_0_N_609 ));
  thirdblock_SLICE_203 \thirdblock.SLICE_203 ( 
    .D1(\thirdblock.fruit_1_col[2] ), .C1(\thirdblock.get_col_1_0__N_210 ), 
    .D0(\thirdblock.fruit_1_col[7] ), .C0(\thirdblock.fruit_1_col[6] ), 
    .B0(\thirdblock.fruit_1_col[9] ), .A0(\thirdblock.fruit_1_col[8] ), 
    .F0(\thirdblock.get_col_1_0__N_210 ), .F1(\thirdblock.get_col_1[1] ));
  thirdblock_SLICE_205 \thirdblock.SLICE_205 ( .D1(\thirdblock.RGB_c_0_N_610 ), 
    .C1(\thirdblock.fruit_RGB_3__N_540[2] ), .B1(\thirdblock.fruit_3_RGB[2] ), 
    .D0(\thirdblock.fruit_2_RGB[2] ), .C0(\thirdblock.n11 ), 
    .B0(\thirdblock.fruit_1_RGB[2] ), .F0(\thirdblock.fruit_RGB_3__N_540[2] ), 
    .F1(\thirdblock.fruit_RGB[2] ));
  thirdblock_SLICE_206 \thirdblock.SLICE_206 ( 
    .D1(\thirdblock.fruit_2_RGB[4] ), .C1(\thirdblock.n10_adj_642 ), 
    .A1(\thirdblock.fruit_2_RGB[3] ), .D0(\thirdblock.fruit_2_RGB[2] ), 
    .C0(\thirdblock.fruit_2_RGB[0] ), .B0(\thirdblock.fruit_2_RGB[5] ), 
    .A0(\thirdblock.fruit_2_RGB[1] ), .F0(\thirdblock.n10_adj_642 ), 
    .F1(\thirdblock.n11 ));
  thirdblock_SLICE_208 \thirdblock.SLICE_208 ( .D0(RGB_c_2_N_603), 
    .C0(\thirdblock.fruit_RGB[2] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n5_adj_646 ), .F0(RGB_c_2));
  thirdblock_SLICE_209 \thirdblock.SLICE_209 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n4843 ), 
    .A1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .C0(\thirdblock.fruit_1_tl_row[4] ), .B0(\thirdblock.fruit_1_tl_row[3] ), 
    .A0(\thirdblock.fruit_1_tl_row[1] ), .F0(\thirdblock.n4843 ), 
    .F1(\thirdblock.n14 ));
  thirdblock_SLICE_211 \thirdblock.SLICE_211 ( 
    .D1(\thirdblock.fruit_1_row[5] ), .C1(\thirdblock.get_row_1_0__N_205 ), 
    .D0(\thirdblock.fruit_1_row[7] ), .C0(\thirdblock.fruit_1_row[9] ), 
    .B0(\thirdblock.fruit_1_row[8] ), .A0(\thirdblock.fruit_1_row[6] ), 
    .F0(\thirdblock.get_row_1_0__N_205 ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_214 \thirdblock.SLICE_214 ( .D1(\thirdblock.n1409 ), 
    .C1(\thirdblock.n4_adj_659 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n295 ), .F0(\thirdblock.n4_adj_659 ), 
    .F1(\thirdblock.fruit_2_tl_col_0__N_252 ));
  thirdblock_SLICE_216 \thirdblock.SLICE_216 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n7 ), .B1(\thirdblock.n227 ), .A1(\thirdblock.n295 ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n7 ), .F1(\thirdblock.n5094 ));
  thirdblock_SLICE_217 \thirdblock.SLICE_217 ( 
    .D1(\thirdblock.fruit_3_tl_row[5] ), .C1(\thirdblock.n4838 ), 
    .A1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.fruit_3_tl_row[3] ), 
    .C0(\thirdblock.fruit_3_tl_row[2] ), .B0(\thirdblock.fruit_3_tl_row[4] ), 
    .A0(\thirdblock.fruit_3_tl_row[1] ), .F0(\thirdblock.n4838 ), 
    .F1(\thirdblock.n14_adj_628 ));
  thirdblock_SLICE_219 \thirdblock.SLICE_219 ( .D1(\thirdblock.n632 ), 
    .C1(\thirdblock.n5789 ), .B1(\thirdblock.n699 ), .A1(\thirdblock.n5 ), 
    .D0(\thirdblock.fruit_3_tl_row[7] ), .C0(\thirdblock.n14_adj_628 ), 
    .B0(\thirdblock.fruit_3_tl_row[8] ), .A0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.n5789 ), .F1(\thirdblock.n5409 ));
  thirdblock_SLICE_221 \thirdblock.SLICE_221 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n5_adj_629 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n32 ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n5409 ), .F0(\thirdblock.n5_adj_629 ), 
    .F1(\thirdblock.game_state_2__N_61 ));
  thirdblock_SLICE_223 \thirdblock.SLICE_223 ( 
    .D0(\thirdblock.button_prev[4] ), .B0(\thirdblock.button_prev[2] ), 
    .F0(\thirdblock.n10 ));
  thirdblock_SLICE_224 \thirdblock.SLICE_224 ( .D1(\thirdblock.n10 ), 
    .C1(\thirdblock.n14_adj_630 ), .B1(\thirdblock.button_prev[0] ), 
    .A1(\thirdblock.button_prev[6] ), .D0(\thirdblock.button_prev[5] ), 
    .C0(\thirdblock.button_prev[7] ), .B0(\thirdblock.button_prev[1] ), 
    .A0(\thirdblock.button_prev[3] ), .F0(\thirdblock.n14_adj_630 ), 
    .F1(\thirdblock.n2441 ));
  thirdblock_SLICE_225 \thirdblock.SLICE_225 ( .D1(\thirdblock.n3 ), 
    .C1(\thirdblock.fruit_2_type[1] ), .B1(\thirdblock.fruit_3_type[1] ), 
    .A1(\thirdblock.n1 ), .D0(\thirdblock.fruit_2_type_1__N_255[3] ), 
    .C0(\thirdblock.fruit_2_type_1__N_255[2] ), 
    .F0(\thirdblock.fruit_2_type[1] ), .F1(\thirdblock.n5_adj_633 ));
  thirdblock_SLICE_226 \thirdblock.SLICE_226 ( .D1(\thirdblock.orangeRGB[2] ), 
    .C1(\thirdblock.n2170 ), .B1(\thirdblock.fruit_2_type[1] ), 
    .A1(\thirdblock.grapefruitRGB[2] ), 
    .D0(\thirdblock.fruit_2_type_1__N_255[3] ), 
    .C0(\thirdblock.fruit_2_type_1__N_255[2] ), 
    .B0(\thirdblock.fruit_2_type_1__N_255[0] ), .F0(\thirdblock.n2170 ), 
    .F1(\thirdblock.n6436 ));
  thirdblock_SLICE_227 \thirdblock.SLICE_227 ( 
    .DI1(\thirdblock.fruit_3_type_0__N_419 ), 
    .C1(\thirdblock.fruit_3_type[2] ), .B1(\thirdblock.fruit_3_type[1] ), 
    .D0(\thirdblock.fruit_3_type[0] ), 
    .C0(\thirdblock.fruit_2_type_1__N_255[1] ), 
    .B0(\thirdblock.fruit_2_type_1__N_255[3] ), 
    .CE(\thirdblock.fruit_3_type_0__N_420 ), 
    .LSR(\thirdblock.fruit_3_type_0__N_421 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n1 ), 
    .F1(\thirdblock.fruit_3_type_0__N_419 ));
  thirdblock_SLICE_229 \thirdblock.SLICE_229 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .C1(\thirdblock.n4846 ), 
    .B1(\thirdblock.fruit_2_tl_row[7] ), .A1(\thirdblock.fruit_2_tl_row[6] ), 
    .D0(\thirdblock.fruit_2_tl_row[2] ), .C0(\thirdblock.fruit_2_tl_row[3] ), 
    .B0(\thirdblock.fruit_2_tl_row[4] ), .A0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.n4846 ), .F1(\thirdblock.n4 ));
  thirdblock_SLICE_232 \thirdblock.SLICE_232 ( .D1(\thirdblock.n550 ), 
    .B1(\thirdblock.game_state[2] ), .C0(\thirdblock.n550 ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n1650[1] ), 
    .F1(\thirdblock.n1650[4] ));
  thirdblock_SLICE_233 \thirdblock.SLICE_233 ( .D1(\thirdblock.n541 ), 
    .C1(\thirdblock.n2179 ), .B1(\thirdblock.n1087 ), .A1(\thirdblock.n1446 ), 
    .D0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n2179 ), .F1(n4822));
  thirdblock_SLICE_234 \thirdblock.SLICE_234 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n5 ), .B1(\thirdblock.n632 ), 
    .D0(\thirdblock.fruit_3_type[0] ), .C0(\thirdblock.fruit_3_type[1] ), 
    .B0(\thirdblock.fruit_3_type[2] ), .F0(\thirdblock.n5 ), 
    .F1(\thirdblock.n1446 ));
  thirdblock_SLICE_235 \thirdblock.SLICE_235 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n554 ), .B1(\thirdblock.n541 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.fruit_3_type[0] ), 
    .C0(\thirdblock.n632 ), .B0(\thirdblock.fruit_3_type[1] ), 
    .A0(\thirdblock.fruit_3_type[2] ), .F0(\thirdblock.n554 ), .F1(n1794));
  thirdblock_SLICE_237 \thirdblock.SLICE_237 ( .D1(\thirdblock.n16 ), 
    .C1(\thirdblock.n18 ), .B1(\thirdblock.n5769 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n295 ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n227 ), .F0(\thirdblock.n18 ), 
    .F1(\thirdblock.game_state_2__N_60 ));
  thirdblock_SLICE_239 \thirdblock.SLICE_239 ( .C1(\thirdblock.n396 ), 
    .A1(\thirdblock.fruit_2_type_1__N_255[1] ), 
    .D0(\thirdblock.fruit_1_RGB[4] ), .C0(\thirdblock.n10_adj_643 ), 
    .B0(\thirdblock.fruit_1_RGB[3] ), .A0(\thirdblock.n11 ), 
    .F0(\thirdblock.n396 ), .F1(\thirdblock.n541 ));
  thirdblock_SLICE_240 \thirdblock.SLICE_240 ( .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n541 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.n554 ), .F0(n1795));
  thirdblock_SLICE_242 \thirdblock.SLICE_242 ( 
    .D1(\thirdblock.fruit_2_tl_col[9] ), .D0(\fruit_1_tl_col[9] ), 
    .C0(\thirdblock.fruit_2_tl_col[9] ), .B0(\thirdblock.n5 ), 
    .A0(\thirdblock.n632 ), .F0(\thirdblock.n1835[8] ), 
    .F1(\thirdblock.fruit_2_col_9__N_317[9] ));
  thirdblock_SLICE_246 \thirdblock.SLICE_246 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.fruit_RGB_3__N_540[3] ), 
    .B1(\thirdblock.fruit_3_RGB[3] ), .A1(\thirdblock.n10_adj_639 ), 
    .D0(\thirdblock.n10_adj_642 ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.fruit_1_RGB[3] ), .A0(\thirdblock.fruit_2_RGB[3] ), 
    .F0(\thirdblock.fruit_RGB_3__N_540[3] ), .F1(\thirdblock.fruit_RGB[3] ));
  thirdblock_SLICE_249 \thirdblock.SLICE_249 ( 
    .D1(\thirdblock.fruit_2_type_1__N_255[3] ), .C1(\thirdblock.n607 ), 
    .B1(\thirdblock.fruit_2_type_1__N_255[2] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.fruit_2_type[2] ), 
    .C0(\thirdblock.n605 ), .F0(\thirdblock.n607 ), .F1(\thirdblock.n6 ));
  thirdblock_SLICE_251 \thirdblock.SLICE_251 ( .D1(\thirdblock.n607 ), 
    .C1(\thirdblock.n3762 ), .B1(\thirdblock.fruit_2_type_1__N_255[0] ), 
    .A1(\thirdblock.game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[0] ), .F0(\thirdblock.n3762 ), 
    .F1(\thirdblock.n5034 ));
  thirdblock_SLICE_254 \thirdblock.SLICE_254 ( .D0(RGB_c_2_N_603), 
    .C0(\thirdblock.fruit_RGB[3] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n5_adj_646 ), .F0(RGB_c_3));
  thirdblock_SLICE_255 \thirdblock.SLICE_255 ( 
    .D1(\thirdblock.falling_counter[0] ), .C1(\thirdblock.n18_adj_648 ), 
    .B1(\thirdblock.falling_counter[3] ), 
    .A1(\thirdblock.falling_counter[14] ), 
    .D0(\thirdblock.falling_counter[1] ), 
    .C0(\thirdblock.falling_counter[11] ), 
    .B0(\thirdblock.falling_counter[13] ), 
    .A0(\thirdblock.falling_counter[4] ), .F0(\thirdblock.n18_adj_648 ), 
    .F1(\thirdblock.n20 ));
  thirdblock_SLICE_257 \thirdblock.SLICE_257 ( 
    .D0(\thirdblock.falling_counter[2] ), 
    .C0(\thirdblock.falling_counter[12] ), .F0(\thirdblock.n16_adj_649 ));
  thirdblock_SLICE_258 \thirdblock.SLICE_258 ( .D1(\thirdblock.n5401 ), 
    .C1(\thirdblock.n4850 ), .B1(\thirdblock.falling_counter[15] ), 
    .A1(\thirdblock.falling_counter[7] ), .D0(\thirdblock.falling_counter[6] ), 
    .C0(\thirdblock.n20 ), .B0(\thirdblock.falling_counter[8] ), 
    .A0(\thirdblock.n16_adj_649 ), .F0(\thirdblock.n4850 ), 
    .F1(\thirdblock.n33 ));
  thirdblock_SLICE_259 \thirdblock.SLICE_259 ( 
    .D0(\thirdblock.falling_counter[9] ), 
    .C0(\thirdblock.falling_counter[10] ), 
    .B0(\thirdblock.falling_counter[16] ), 
    .A0(\thirdblock.falling_counter[5] ), .F0(\thirdblock.n5401 ));
  thirdblock_SLICE_261 \thirdblock.SLICE_261 ( .D1(\thirdblock.n5_adj_633 ), 
    .C1(\thirdblock.n5397 ), .B1(\thirdblock.n632 ), .A1(\thirdblock.n5 ), 
    .D0(\thirdblock.fruit_3_RGB[3] ), .C0(\thirdblock.fruit_3_RGB[4] ), 
    .B0(\thirdblock.n10_adj_639 ), .A0(\thirdblock.n11 ), 
    .F0(\thirdblock.n5397 ), .F1(\thirdblock.n36 ));
  thirdblock_SLICE_263 \thirdblock.SLICE_263 ( 
    .D1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.fruit_3_tl_row[7] ), 
    .C0(\thirdblock.fruit_3_tl_row[8] ), .B0(\thirdblock.n14_adj_628 ), 
    .F0(\thirdblock.n5763 ), .F1(\thirdblock.fruit_3_row_8__N_436 ));
  thirdblock_SLICE_264 \thirdblock.SLICE_264 ( .D1(\thirdblock.n5763 ), 
    .C1(\thirdblock.n5373 ), .B1(\thirdblock.n5 ), .A1(\thirdblock.n632 ), 
    .D0(\thirdblock.fruit_3_tl_row[9] ), .C0(\thirdblock.RGB_c_0_N_610 ), 
    .A0(\thirdblock.n11 ), .F0(\thirdblock.n5373 ), .F1(\thirdblock.n5413 ));
  thirdblock_SLICE_265 \thirdblock.SLICE_265 ( 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.grapefruitRGB[1] ), 
    .B0(\thirdblock.n2170 ), .A0(\thirdblock.orangeRGB[1] ), 
    .F0(\thirdblock.n6538 ));
  thirdblock_SLICE_268 \thirdblock.SLICE_268 ( .D1(\thirdblock.n2196 ), 
    .C1(\thirdblock.n2194 ), .B1(\thirdblock.fruit_2_tl_row[7] ), 
    .A1(\thirdblock.fruit_1_tl_row[7] ), .D0(\thirdblock.n1648 ), 
    .C0(\thirdblock.game_state[1] ), .F0(\thirdblock.n2194 ), 
    .F1(\thirdblock.n6484 ));
  thirdblock_SLICE_269 \thirdblock.SLICE_269 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[4] ), .C1(\thirdblock.n830 ), 
    .B1(\thirdblock.fruit_3.n2213 ), 
    .A1(\thirdblock.fruit_3.grapefruitRGB[4] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_3_type[1] ), 
    .F0(\thirdblock.n830 ), .F1(\thirdblock.fruit_3.n6502 ));
  thirdblock_fruit_3_SLICE_270 \thirdblock.fruit_3.SLICE_270 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[0] ), .C1(\thirdblock.fruit_3.n2213 ), 
    .B1(\thirdblock.fruit_3.grapefruitRGB[0] ), .A1(\thirdblock.n830 ), 
    .D0(\thirdblock.fruit_3_type[0] ), .C0(\thirdblock.fruit_3_type[2] ), 
    .F0(\thirdblock.fruit_3.n2213 ), .F1(\thirdblock.fruit_3.n6460 ));
  thirdblock_SLICE_271 \thirdblock.SLICE_271 ( .D1(\thirdblock.RGB_c_0_N_609 ), 
    .C1(\thirdblock.fruit_RGB_3__N_540[1] ), .B1(\thirdblock.fruit_3_RGB[1] ), 
    .A1(\thirdblock.RGB_c_0_N_610 ), .D0(\thirdblock.fruit_1_RGB[1] ), 
    .C0(\thirdblock.fruit_2_RGB[1] ), .B0(\thirdblock.n11 ), 
    .F0(\thirdblock.fruit_RGB_3__N_540[1] ), .F1(RGB_c_1));
  thirdblock_SLICE_273 \thirdblock.SLICE_273 ( .D1(\thirdblock.RGB_c_0_N_609 ), 
    .C1(\thirdblock.fruit_RGB_3__N_540[0] ), .B1(\thirdblock.fruit_3_RGB[0] ), 
    .A1(\thirdblock.RGB_c_0_N_610 ), .D0(\thirdblock.fruit_1_RGB[0] ), 
    .C0(\thirdblock.fruit_2_RGB[0] ), .B0(\thirdblock.n11 ), 
    .F0(\thirdblock.fruit_RGB_3__N_540[0] ), .F1(RGB_c_0));
  thirdblock_SLICE_275 \thirdblock.SLICE_275 ( 
    .D1(\thirdblock.fruit_3_row[1] ), .C1(\thirdblock.get_row_3_0__N_534 ), 
    .D0(\thirdblock.fruit_3_row[7] ), .C0(\thirdblock.fruit_3_row[9] ), 
    .B0(\thirdblock.fruit_3_row[6] ), .A0(\thirdblock.fruit_3_row[8] ), 
    .F0(\thirdblock.get_row_3_0__N_534 ), .F1(\thirdblock.get_row_3[0] ));
  thirdblock_SLICE_277 \thirdblock.SLICE_277 ( 
    .D1(\thirdblock.fruit_3_col[1] ), .C1(\thirdblock.get_col_3_0__N_539 ), 
    .D0(\thirdblock.fruit_3_col[7] ), .C0(\thirdblock.fruit_3_col[6] ), 
    .B0(\thirdblock.fruit_3_col[9] ), .A0(\thirdblock.fruit_3_col[8] ), 
    .F0(\thirdblock.get_col_3_0__N_539 ), .F1(\thirdblock.get_col_3[0] ));
  thirdblock_SLICE_279 \thirdblock.SLICE_279 ( 
    .D1(\thirdblock.fruit_2_row[1] ), .C1(\thirdblock.get_row_2_0__N_369 ), 
    .D0(\thirdblock.fruit_2_row[7] ), .C0(\thirdblock.fruit_2_row[6] ), 
    .B0(\thirdblock.fruit_2_row[9] ), .A0(\thirdblock.fruit_2_row[8] ), 
    .F0(\thirdblock.get_row_2_0__N_369 ), .F1(\thirdblock.get_row_2[0] ));
  thirdblock_SLICE_281 \thirdblock.SLICE_281 ( 
    .D1(\thirdblock.fruit_2_col[1] ), .C1(\thirdblock.get_col_2_0__N_374 ), 
    .D0(\thirdblock.fruit_2_col[7] ), .C0(\thirdblock.fruit_2_col[6] ), 
    .B0(\thirdblock.fruit_2_col[8] ), .A0(\thirdblock.fruit_2_col[9] ), 
    .F0(\thirdblock.get_col_2_0__N_374 ), .F1(\thirdblock.get_col_2[0] ));
  thirdblock_SLICE_283 \thirdblock.SLICE_283 ( .D1(\thirdblock.n396 ), 
    .C1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.fruit_2_type_1__N_255[1] ), 
    .D0(\thirdblock.fruit_2_type_1__N_255[1] ), .C0(\thirdblock.n396 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.n601 ), 
    .F0(\thirdblock.n1409 ), .F1(\thirdblock.n2342 ));
  thirdblock_SLICE_286 \thirdblock.SLICE_286 ( .D1(\thirdblock.RGB_c_0_N_609 ), 
    .C1(\thirdblock.fruit_RGB_3__N_540[5] ), .B1(\thirdblock.fruit_3_RGB[5] ), 
    .A1(\thirdblock.RGB_c_0_N_610 ), .D0(\thirdblock.fruit_1_RGB[5] ), 
    .C0(\thirdblock.fruit_2_RGB[5] ), .B0(\thirdblock.n11 ), 
    .F0(\thirdblock.fruit_RGB_3__N_540[5] ), .F1(RGB_c_5));
  thirdblock_fruit_3_SLICE_287 \thirdblock.fruit_3.SLICE_287 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[1] ), 
    .C1(\thirdblock.fruit_3.grapefruitRGB[1] ), 
    .B1(\thirdblock.fruit_3.n2213 ), .A1(\thirdblock.n830 ), 
    .D0(\thirdblock.fruit_3.orangeRGB[5] ), 
    .C0(\thirdblock.fruit_3.grapefruitRGB[5] ), .B0(\thirdblock.n830 ), 
    .A0(\thirdblock.fruit_3.n2213 ), .F0(\thirdblock.fruit_3.n6508 ), 
    .F1(\thirdblock.fruit_3.n6466 ));
  secondblock_SLICE_289 \secondblock.SLICE_289 ( .D1(\col[7] ), 
    .C1(\secondblock.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .B0(\col[6] ), .F0(\secondblock.n4 ), .F1(\secondblock.n5079 ));
  secondblock_SLICE_291 \secondblock.SLICE_291 ( 
    .D1(\secondblock.row_0__N_30 ), .C1(\secondblock.n3684 ), 
    .D0(\secondblock.n4 ), .C0(\col[7] ), .B0(\col[8] ), .A0(\col[9] ), 
    .F0(\secondblock.n3684 ), .F1(\secondblock.col_0__N_50 ));
  secondblock_SLICE_293 \secondblock.SLICE_293 ( .D1(\row[5] ), 
    .C1(\secondblock.n4810 ), .B1(\row[7] ), .A1(\row[4] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\row[3] ), .A0(\row[2] ), .F0(\secondblock.n4810 ), 
    .F1(\secondblock.n10 ));
  secondblock_SLICE_295 \secondblock.SLICE_295 ( 
    .D1(\secondblock.VSYNC_c_N_613 ), .C1(\secondblock.VSYNC_c_N_612 ), 
    .B1(\row[1] ), .A1(\row[3] ), .D0(\row[5] ), .C0(\row[7] ), .B0(\row[6] ), 
    .A0(\row[8] ), .F0(\secondblock.VSYNC_c_N_612 ), .F1(VSYNC_c));
  secondblock_SLICE_297 \secondblock.SLICE_297 ( .D1(\col[9] ), 
    .C1(\secondblock.HSYNC_c_N_611 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\col[5] ), .C0(\col[4] ), .B0(\col[6] ), 
    .F0(\secondblock.HSYNC_c_N_611 ), .F1(HSYNC_c));
  nesblock_SLICE_299 \nesblock.SLICE_299 ( .D1(\nesblock.result[1] ), 
    .C1(\nesblock.buttonout_c_0_N_625 ), .B1(buttonout_c_1), 
    .D0(\nesblock.result[0] ), .C0(buttonout_c_0), 
    .B0(\nesblock.buttonout_c_0_N_625 ), .F0(buttonout_c_0), 
    .F1(buttonout_c_1));
  nesblock_SLICE_300 \nesblock.SLICE_300 ( .D1(\nesblock.NEScount[3] ), 
    .C1(\nesblock.n13_adj_627 ), .B1(\nesblock.n12_adj_626 ), 
    .A1(\nesblock.NEScount[5] ), .D0(\nesblock.NEScount[0] ), 
    .C0(\nesblock.NEScount[2] ), .B0(\nesblock.NEScount[4] ), 
    .A0(\nesblock.NEScount[6] ), .F0(\nesblock.n13_adj_627 ), 
    .F1(\nesblock.buttonout_c_0_N_625 ));
  nesblock_SLICE_301 \nesblock.SLICE_301 ( .D1(\nesblock.NEScount[1] ), 
    .C1(\nesblock.NEScount[7] ), .D0(\nesblock.NEScount[4] ), 
    .C0(\nesblock.NEScount[1] ), .F0(\nesblock.latch_c_N_617 ), 
    .F1(\nesblock.n12_adj_626 ));
  nesblock_SLICE_302 \nesblock.SLICE_302 ( .D1(\nesblock.latch_c_N_617 ), 
    .C1(\nesblock.latch_c_N_616 ), .B1(\nesblock.NEScount[6] ), 
    .A1(\nesblock.NEScount[7] ), .D0(\nesblock.NEScount[0] ), 
    .C0(\nesblock.NEScount[2] ), .B0(\nesblock.NEScount[3] ), 
    .A0(\nesblock.NEScount[5] ), .F0(\nesblock.latch_c_N_616 ), .F1(latch_c));
  nesblock_SLICE_303 \nesblock.SLICE_303 ( .D1(NESclk_c), 
    .C1(\nesblock.CTRLclk_c_N_614 ), .A1(\nesblock.NEScount[3] ), 
    .D0(\nesblock.NEScount[4] ), .C0(\nesblock.NEScount[5] ), 
    .B0(\nesblock.NEScount[7] ), .A0(\nesblock.NEScount[6] ), 
    .F0(\nesblock.CTRLclk_c_N_614 ), .F1(CTRLclk_c));
  thirdblock_SLICE_305 \thirdblock.SLICE_305 ( .D1(\thirdblock.n2441 ), 
    .C1(\thirdblock.game_state[0] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n15 ), .D0(\thirdblock.n15 ), .C0(\thirdblock.n2441 ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.n550 ), 
    .F0(\thirdblock.n32 ), .F1(\thirdblock.n5769 ));
  thirdblock_SLICE_306 \thirdblock.SLICE_306 ( 
    .DI1(\thirdblock.game_state_0__N_64[0] ), .D1(\thirdblock.n5767 ), 
    .C1(\thirdblock.n3706 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n2441 ), .B0(\thirdblock.n15 ), 
    .CE(\thirdblock.game_state_0__N_65 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[0] ), .F0(\thirdblock.n3706 ), 
    .F1(\thirdblock.game_state_0__N_64[0] ));
  thirdblock_SLICE_307 \thirdblock.SLICE_307 ( 
    .DI1(\thirdblock.game_state_1__N_62 ), .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n3706 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n550 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.game_state_1__N_63 ), 
    .CLK(clk), .Q1(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_0__N_394 ), 
    .F1(\thirdblock.game_state_1__N_62 ));
  thirdblock_SLICE_308 \thirdblock.SLICE_308 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n33 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.falling_counter_0__N_594 ), .F1(\thirdblock.n5_adj_647 ));
  thirdblock_SLICE_309 \thirdblock.SLICE_309 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[0] ), .F0(\thirdblock.n1087 ), 
    .F1(\thirdblock.fruit_3_type_1__N_418 ));
  thirdblock_SLICE_310 \thirdblock.SLICE_310 ( 
    .DI1(\thirdblock.game_state_2__N_59 ), .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[2] ), 
    .CE(\thirdblock.game_state_2__N_60 ), 
    .LSR(\thirdblock.game_state_2__N_61 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.falling_counter_0__N_593 ), 
    .F1(\thirdblock.game_state_2__N_59 ));
  thirdblock_SLICE_311 \thirdblock.SLICE_311 ( .DI1(\thirdblock.n3_adj_637 ), 
    .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.fruit_2_type_1__N_255[1] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.fruit_2_type_1__N_255[0] ), 
    .B0(\thirdblock.fruit_2_type_1__N_255[1] ), .A0(\thirdblock.n607 ), 
    .LSR(\thirdblock.n6_adj_638 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_255[1] ), .F0(\thirdblock.n6_adj_638 ), 
    .F1(\thirdblock.n3_adj_637 ));
  thirdblock_SLICE_312 \thirdblock.SLICE_312 ( .DI1(\thirdblock.n3_adj_635 ), 
    .D1(\thirdblock.fruit_2_type_1__N_255[2] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n607 ), 
    .C0(\thirdblock.fruit_2_type_1__N_255[1] ), 
    .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.fruit_2_type_1__N_255[2] ), .LSR(\thirdblock.n6_adj_636 ), 
    .CLK(clk), .Q1(\thirdblock.fruit_2_type_1__N_255[2] ), 
    .F0(\thirdblock.n6_adj_636 ), .F1(\thirdblock.n3_adj_635 ));
  thirdblock_SLICE_316 \thirdblock.SLICE_316 ( .DI1(\thirdblock.n8 ), 
    .D1(\thirdblock.fruit_2_type_1__N_255[0] ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n1436 ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.game_state[2] ), 
    .LSR(\thirdblock.n5034 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_255[0] ), 
    .F0(\thirdblock.fruit_1_tl_row_0__N_88 ), .F1(\thirdblock.n8 ));
  thirdblock_fruit_3_SLICE_320 \thirdblock.fruit_3.SLICE_320 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[3] ), 
    .C1(\thirdblock.fruit_3.grapefruitRGB[3] ), 
    .B1(\thirdblock.fruit_3.n2213 ), .A1(\thirdblock.n830 ), 
    .D0(\thirdblock.fruit_3.grapefruitRGB[2] ), 
    .C0(\thirdblock.fruit_3.orangeRGB[2] ), .B0(\thirdblock.n830 ), 
    .A0(\thirdblock.fruit_3.n2213 ), .F0(\thirdblock.fruit_3.n6472 ), 
    .F1(\thirdblock.fruit_3.n6496 ));
  thirdblock_SLICE_327 \thirdblock.SLICE_327 ( .D1(\thirdblock.orangeRGB[0] ), 
    .C1(\thirdblock.grapefruitRGB[0] ), .B1(\thirdblock.n2170 ), 
    .A1(\thirdblock.fruit_2_type[1] ), .D0(\thirdblock.grapefruitRGB[3] ), 
    .C0(\thirdblock.orangeRGB[3] ), .B0(\thirdblock.fruit_2_type[1] ), 
    .A0(\thirdblock.n2170 ), .F0(\thirdblock.n6442 ), .F1(\thirdblock.n6448 ));
  thirdblock_SLICE_329 \thirdblock.SLICE_329 ( .D1(\thirdblock.orangeRGB[5] ), 
    .C1(\thirdblock.grapefruitRGB[5] ), .B1(\thirdblock.n2170 ), 
    .A1(\thirdblock.fruit_2_type[1] ), .D0(\thirdblock.orangeRGB[4] ), 
    .C0(\thirdblock.grapefruitRGB[4] ), .B0(\thirdblock.fruit_2_type[1] ), 
    .A0(\thirdblock.n2170 ), .F0(\thirdblock.n6454 ), .F1(\thirdblock.n6478 ));
  nesblock_SLICE_331 \nesblock.SLICE_331 ( .D1(\nesblock.buttonout_c_0_N_625 ), 
    .C1(\nesblock.result[4] ), .A1(buttonout_c_4), .D0(buttonout_c_5), 
    .C0(\nesblock.result[5] ), .A0(\nesblock.buttonout_c_0_N_625 ), 
    .F0(buttonout_c_5), .F1(buttonout_c_4));
  thirdblock_SLICE_333 \thirdblock.SLICE_333 ( 
    .D1(\thirdblock.fruit_1_col[1] ), .C1(\thirdblock.get_col_1_0__N_210 ), 
    .D0(\thirdblock.fruit_1_col[3] ), .B0(\thirdblock.get_col_1_0__N_210 ), 
    .F0(\thirdblock.get_col_1[2] ), .F1(\thirdblock.get_col_1[0] ));
  thirdblock_SLICE_335 \thirdblock.SLICE_335 ( 
    .D1(\thirdblock.fruit_1_col[5] ), .C1(\thirdblock.get_col_1_0__N_210 ), 
    .D0(\thirdblock.fruit_1_col[4] ), .B0(\thirdblock.get_col_1_0__N_210 ), 
    .F0(\thirdblock.get_col_1[3] ), .F1(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_337 \thirdblock.SLICE_337 ( 
    .D1(\thirdblock.fruit_2_tl_col[7] ), .C1(\fruit_1_tl_col[7] ), 
    .B1(\thirdblock.n632 ), .A1(\thirdblock.n5 ), 
    .D0(\thirdblock.fruit_1_tl_col[8] ), .C0(\thirdblock.fruit_2_tl_col[8] ), 
    .B0(\thirdblock.n5 ), .A0(\thirdblock.n632 ), .F0(\thirdblock.n1835[7] ), 
    .F1(\thirdblock.n1835[6] ));
  thirdblock_SLICE_340 \thirdblock.SLICE_340 ( .D1(\fruit_1_tl_col[4] ), 
    .D0(\thirdblock.n601 ), .C0(\fruit_1_tl_col[4] ), 
    .B0(\thirdblock.game_state[1] ), .F0(\thirdblock.n5780 ), 
    .F1(\thirdblock.fruit_1_col_9__N_153[4] ));
  thirdblock_SLICE_341 \thirdblock.SLICE_341 ( 
    .D1(\thirdblock.fruit_2_tl_col[4] ), .C1(\thirdblock.n632 ), 
    .B1(\fruit_1_tl_col[4] ), .A1(\thirdblock.n5 ), .D0(\thirdblock.n5 ), 
    .C0(\fruit_1_tl_col[5] ), .B0(\thirdblock.n632 ), 
    .A0(\thirdblock.fruit_2_tl_col[5] ), .F0(\thirdblock.n1835[5] ), 
    .F1(\thirdblock.n1835[4] ));
  thirdblock_SLICE_343 \thirdblock.SLICE_343 ( .D1(\fruit_1_tl_col[2] ), 
    .C1(\thirdblock.fruit_2_tl_col[2] ), .B1(\thirdblock.n632 ), 
    .A1(\thirdblock.n5 ), .D0(\fruit_1_tl_col[3] ), 
    .C0(\thirdblock.fruit_2_tl_col[3] ), .B0(\thirdblock.n5 ), 
    .A0(\thirdblock.n632 ), .F0(\thirdblock.n1835[3] ), 
    .F1(\thirdblock.n1835[2] ));
  thirdblock_SLICE_345 \thirdblock.SLICE_345 ( .D1(\thirdblock.n632 ), 
    .C1(\thirdblock.fruit_1_tl_col[0] ), .B1(\thirdblock.fruit_2_tl_col[0] ), 
    .A1(\thirdblock.n5 ), .D0(\thirdblock.fruit_1_tl_col[1] ), 
    .C0(\thirdblock.fruit_2_tl_col[1] ), .B0(\thirdblock.n5 ), 
    .A0(\thirdblock.n632 ), .F0(\thirdblock.n1835[1] ), 
    .F1(\thirdblock.n1835[0] ));
  thirdblock_SLICE_347 \thirdblock.SLICE_347 ( 
    .D1(\thirdblock.get_row_2_0__N_369 ), .C1(\thirdblock.fruit_2_row[3] ), 
    .D0(\thirdblock.fruit_2_row[2] ), .C0(\thirdblock.get_row_2_0__N_369 ), 
    .F0(\thirdblock.get_row_2[1] ), .F1(\thirdblock.get_row_2[2] ));
  thirdblock_SLICE_349 \thirdblock.SLICE_349 ( 
    .D1(\thirdblock.get_row_2_0__N_369 ), .C1(\thirdblock.fruit_2_row[5] ), 
    .D0(\thirdblock.fruit_2_row[4] ), .C0(\thirdblock.get_row_2_0__N_369 ), 
    .F0(\thirdblock.get_row_2[3] ), .F1(\thirdblock.get_row_2[4] ));
  thirdblock_SLICE_351 \thirdblock.SLICE_351 ( 
    .D1(\thirdblock.get_col_2_0__N_374 ), .C1(\thirdblock.fruit_2_col[3] ), 
    .D0(\thirdblock.fruit_2_col[2] ), .C0(\thirdblock.get_col_2_0__N_374 ), 
    .F0(\thirdblock.get_col_2[1] ), .F1(\thirdblock.get_col_2[2] ));
  thirdblock_SLICE_353 \thirdblock.SLICE_353 ( 
    .D1(\thirdblock.get_col_2_0__N_374 ), .C1(\thirdblock.fruit_2_col[5] ), 
    .D0(\thirdblock.fruit_2_col[4] ), .C0(\thirdblock.get_col_2_0__N_374 ), 
    .F0(\thirdblock.get_col_2[3] ), .F1(\thirdblock.get_col_2[4] ));
  thirdblock_SLICE_355 \thirdblock.SLICE_355 ( 
    .D1(\thirdblock.fruit_3_row[3] ), .C1(\thirdblock.get_row_3_0__N_534 ), 
    .D0(\thirdblock.get_row_3_0__N_534 ), .B0(\thirdblock.fruit_3_row[2] ), 
    .F0(\thirdblock.get_row_3[1] ), .F1(\thirdblock.get_row_3[2] ));
  thirdblock_SLICE_357 \thirdblock.SLICE_357 ( 
    .D1(\thirdblock.fruit_3_row[5] ), .C1(\thirdblock.get_row_3_0__N_534 ), 
    .D0(\thirdblock.get_row_3_0__N_534 ), .B0(\thirdblock.fruit_3_row[4] ), 
    .F0(\thirdblock.get_row_3[3] ), .F1(\thirdblock.get_row_3[4] ));
  thirdblock_SLICE_359 \thirdblock.SLICE_359 ( 
    .D1(\thirdblock.get_col_3_0__N_539 ), .C1(\thirdblock.fruit_3_col[3] ), 
    .D0(\thirdblock.fruit_3_col[2] ), .C0(\thirdblock.get_col_3_0__N_539 ), 
    .F0(\thirdblock.get_col_3[1] ), .F1(\thirdblock.get_col_3[2] ));
  thirdblock_SLICE_361 \thirdblock.SLICE_361 ( 
    .D1(\thirdblock.get_col_3_0__N_539 ), .C1(\thirdblock.fruit_3_col[5] ), 
    .D0(\thirdblock.fruit_3_col[4] ), .C0(\thirdblock.get_col_3_0__N_539 ), 
    .F0(\thirdblock.get_col_3[3] ), .F1(\thirdblock.get_col_3[4] ));
  thirdblock_SLICE_363 \thirdblock.SLICE_363 ( 
    .D1(\thirdblock.fruit_1_row[2] ), .C1(\thirdblock.get_row_1_0__N_205 ), 
    .D0(\thirdblock.get_row_1_0__N_205 ), .C0(\thirdblock.fruit_1_row[1] ), 
    .F0(\thirdblock.get_row_1[0] ), .F1(\thirdblock.get_row_1[1] ));
  thirdblock_SLICE_365 \thirdblock.SLICE_365 ( 
    .C1(\thirdblock.fruit_1_row[4] ), .A1(\thirdblock.get_row_1_0__N_205 ), 
    .D0(\thirdblock.get_row_1_0__N_205 ), .C0(\thirdblock.fruit_1_row[3] ), 
    .F0(\thirdblock.get_row_1[2] ), .F1(\thirdblock.get_row_1[3] ));
  thirdblock_SLICE_367 \thirdblock.SLICE_367 ( 
    .D1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[9] ), 
    .F1(\thirdblock.fruit_3_row_9__N_432[6] ));
  thirdblock_SLICE_369 \thirdblock.SLICE_369 ( 
    .D0(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_col_9__N_482[1] ));
  thirdblock_SLICE_370 \thirdblock.SLICE_370 ( 
    .D1(\thirdblock.fruit_2_tl_col[8] ), .D0(\thirdblock.fruit_3_tl_col[0] ), 
    .F0(\thirdblock.fruit_3_col_9__N_482[0] ), 
    .F1(\thirdblock.fruit_2_col_9__N_317[8] ));
  thirdblock_SLICE_371 \thirdblock.SLICE_371 ( 
    .DI1(\thirdblock.fruit_2_type_2__N_253 ), .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.fruit_2_type[2] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.fruit_2_type[2] ), 
    .C0(\thirdblock.fruit_3_type[2] ), 
    .LSR(\thirdblock.fruit_2_type_2__N_254 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type[2] ), .F0(\thirdblock.n3 ), 
    .F1(\thirdblock.fruit_2_type_2__N_253 ));
  thirdblock_SLICE_372 \thirdblock.SLICE_372 ( 
    .C1(\thirdblock.fruit_2_tl_col[4] ), .D0(\fruit_1_tl_col[7] ), 
    .F0(\thirdblock.fruit_1_col_9__N_153[7] ), 
    .F1(\thirdblock.fruit_2_col_9__N_317[4] ));
  thirdblock_SLICE_373 \thirdblock.SLICE_373 ( 
    .D1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[9] ), 
    .F1(\thirdblock.fruit_2_row_9__N_265[6] ));
  thirdblock_SLICE_374 \thirdblock.SLICE_374 ( 
    .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[8] ));
  thirdblock_SLICE_376 \thirdblock.SLICE_376 ( 
    .D1(\thirdblock.fruit_3_tl_col[2] ), .D0(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_col_9__N_482[3] ), 
    .F1(\thirdblock.fruit_3_col_9__N_482[2] ));
  thirdblock_SLICE_379 \thirdblock.SLICE_379 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_235[8] ), .D1(\thirdblock.n1409 ), 
    .C1(\thirdblock.n5787 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\fruit_1_tl_col[9] ), 
    .C0(\thirdblock.n601 ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_252 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[9] ), .F0(\thirdblock.n5787 ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_235[8] ));
  thirdblock_SLICE_380 \thirdblock.SLICE_380 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\fruit_1_tl_col[2] ), .B1(\thirdblock.n601 ), .D0(\fruit_1_tl_col[7] ), 
    .C0(\thirdblock.n601 ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n5784 ), .F1(\thirdblock.n5776 ));
  thirdblock_SLICE_382 \thirdblock.SLICE_382 ( .D1(\fruit_1_tl_col[5] ), 
    .C1(\thirdblock.n601 ), .B1(\thirdblock.game_state[1] ), 
    .D0(\fruit_1_tl_col[3] ), .C0(\thirdblock.game_state[1] ), 
    .B0(\thirdblock.n601 ), .F0(\thirdblock.n5778 ), .F1(\thirdblock.n5782 ));
  thirdblock_SLICE_386 \thirdblock.SLICE_386 ( .D1(\thirdblock.n5_adj_633 ), 
    .C1(\thirdblock.n632 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n699 ), .C0(\thirdblock.n6433 ), 
    .A0(\thirdblock.game_state[0] ), .F0(\thirdblock.game_state_0__N_65 ), 
    .F1(\thirdblock.n5767 ));
  thirdblock_SLICE_388 \thirdblock.SLICE_388 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[8] ), .B1(\thirdblock.fruit_1_tl_row[8] ), 
    .D0(\thirdblock.n2196 ), .C0(\thirdblock.fruit_1_tl_row[8] ), 
    .B0(\thirdblock.fruit_2_tl_row[8] ), .F0(\thirdblock.n2623 ), 
    .F1(\thirdblock.n4086 ));
  thirdblock_SLICE_389 \thirdblock.SLICE_389 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[6] ), .B1(\thirdblock.fruit_1_tl_row[6] ), 
    .D0(\thirdblock.n2196 ), .C0(\thirdblock.fruit_1_tl_row[6] ), 
    .B0(\thirdblock.fruit_2_tl_row[6] ), .F0(\thirdblock.n2629 ), 
    .F1(\thirdblock.n4090 ));
  thirdblock_SLICE_390 \thirdblock.SLICE_390 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[1] ), .B1(\thirdblock.fruit_1_tl_row[1] ), 
    .D0(\thirdblock.fruit_2_tl_row[1] ), .C0(\thirdblock.n2196 ), 
    .A0(\thirdblock.fruit_1_tl_row[1] ), .F0(\thirdblock.n2644 ), 
    .F1(\thirdblock.n4100 ));
  thirdblock_SLICE_391 \thirdblock.SLICE_391 ( .D1(\thirdblock.n295 ), 
    .C1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n295 ), .F0(\thirdblock.n1638[4] ), 
    .F1(\thirdblock.n1638[1] ));
  thirdblock_SLICE_392 \thirdblock.SLICE_392 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[2] ), .B1(\thirdblock.fruit_1_tl_row[2] ), 
    .D0(\thirdblock.n2194 ), .C0(\thirdblock.n2196 ), 
    .B0(\thirdblock.fruit_2_tl_row[2] ), .A0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.n6526 ), .F1(\thirdblock.n4098 ));
  thirdblock_SLICE_393 \thirdblock.SLICE_393 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[3] ), .B1(\thirdblock.fruit_1_tl_row[3] ), 
    .D0(\thirdblock.n2194 ), .C0(\thirdblock.n2196 ), 
    .B0(\thirdblock.fruit_2_tl_row[3] ), .A0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.n6520 ), .F1(\thirdblock.n4096 ));
  thirdblock_SLICE_394 \thirdblock.SLICE_394 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[4] ), .B1(\thirdblock.fruit_1_tl_row[4] ), 
    .D0(\thirdblock.n2196 ), .C0(\thirdblock.n2194 ), 
    .B0(\thirdblock.fruit_2_tl_row[4] ), .A0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.n6514 ), .F1(\thirdblock.n4094 ));
  thirdblock_SLICE_395 \thirdblock.SLICE_395 ( 
    .D1(\thirdblock.fruit_3_tl_col[4] ), .D0(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_col_9__N_482[5] ), 
    .F1(\thirdblock.fruit_3_col_9__N_482[4] ));
  thirdblock_SLICE_396 \thirdblock.SLICE_396 ( 
    .D1(\thirdblock.fruit_2_tl_col[5] ), .D0(\fruit_1_tl_col[9] ), 
    .F0(\thirdblock.fruit_1_col_9__N_153[9] ), 
    .F1(\thirdblock.fruit_2_col_9__N_317[5] ));
  thirdblock_SLICE_398 \thirdblock.SLICE_398 ( 
    .DI1(\thirdblock.fruit_1_tl_col_8__N_91 ), 
    .D1(\thirdblock.fruit_1_tl_col[8] ), .C1(\thirdblock.game_state[1] ), 
    .B1(n4822), .A1(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.fruit_1_tl_col[8] ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_col[8] ), 
    .F0(\thirdblock.fruit_1_col_9__N_153[8] ), 
    .F1(\thirdblock.fruit_1_tl_col_8__N_91 ));
  thirdblock_SLICE_399 \thirdblock.SLICE_399 ( 
    .D1(\thirdblock.fruit_3_tl_col[8] ), .D0(\thirdblock.fruit_3_tl_col[7] ), 
    .F0(\thirdblock.fruit_3_col_9__N_482[7] ), 
    .F1(\thirdblock.fruit_3_col_9__N_482[8] ));
  thirdblock_SLICE_400 \thirdblock.SLICE_400 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_395[8] ), .D1(\thirdblock.n1835[8] ), 
    .C1(\thirdblock.n1648 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.fruit_3_tl_col[9] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_412 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_tl_col[9] ), 
    .F0(\thirdblock.fruit_3_col_9__N_482[9] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_395[8] ));
  thirdblock_SLICE_402 \thirdblock.SLICE_402 ( .D1(\thirdblock.n2181 ), 
    .C1(\thirdblock.fruit_2_tl_row[5] ), .B1(\thirdblock.fruit_1_tl_row[5] ), 
    .D0(\thirdblock.n2196 ), .C0(\thirdblock.n2194 ), 
    .B0(\thirdblock.fruit_2_tl_row[5] ), .A0(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.n6490 ), .F1(\thirdblock.n4092 ));
  thirdblock_SLICE_403 \thirdblock.SLICE_403 ( .D0(\thirdblock.n2181 ), 
    .C0(\thirdblock.n33 ), .F0(\thirdblock.n4545 ));
  thirdblock_SLICE_405 \thirdblock.SLICE_405 ( 
    .D0(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[1] ));
  thirdblock_SLICE_406 \thirdblock.SLICE_406 ( 
    .D0(\thirdblock.fruit_3_tl_row[0] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[0] ));
  thirdblock_SLICE_409 \thirdblock.SLICE_409 ( 
    .B1(\thirdblock.fruit_2_tl_col[0] ), .C0(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_col_9__N_317[1] ), 
    .F1(\thirdblock.fruit_2_col_9__N_317[0] ));
  thirdblock_SLICE_410 \thirdblock.SLICE_410 ( 
    .D1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[3] ), 
    .F1(\thirdblock.fruit_3_row_9__N_432[4] ));
  thirdblock_SLICE_411 \thirdblock.SLICE_411 ( 
    .D0(\thirdblock.fruit_3_tl_row[2] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[2] ));
  thirdblock_SLICE_415 \thirdblock.SLICE_415 ( 
    .D0(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_col_9__N_317[3] ));
  thirdblock_SLICE_416 \thirdblock.SLICE_416 ( 
    .D0(\thirdblock.fruit_2_tl_col[2] ), 
    .F0(\thirdblock.fruit_2_col_9__N_317[2] ));
  thirdblock_SLICE_417 \thirdblock.SLICE_417 ( 
    .D0(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[5] ));
  thirdblock_SLICE_421 \thirdblock.SLICE_421 ( 
    .D1(\thirdblock.fruit_1_tl_col[0] ), .D0(\thirdblock.fruit_2_tl_col[7] ), 
    .F0(\thirdblock.fruit_2_col_9__N_317[7] ), 
    .F1(\thirdblock.fruit_1_col_9__N_153[0] ));
  thirdblock_SLICE_426 \thirdblock.SLICE_426 ( 
    .C0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_row_9__N_101[1] ));
  thirdblock_SLICE_427 \thirdblock.SLICE_427 ( 
    .D1(\thirdblock.fruit_1_tl_row[2] ), .C0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.fruit_1_row_9__N_101[0] ), 
    .F1(\thirdblock.fruit_1_row_9__N_101[2] ));
  thirdblock_SLICE_428 \thirdblock.SLICE_428 ( 
    .D1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_row_9__N_101[3] ), 
    .F1(\thirdblock.fruit_1_row_9__N_101[5] ));
  thirdblock_SLICE_433 \thirdblock.SLICE_433 ( 
    .D1(\thirdblock.fruit_1_tl_row[7] ), .D0(\thirdblock.n2181 ), 
    .C0(\thirdblock.fruit_2_tl_row[7] ), .A0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.n4088 ), .F1(\thirdblock.fruit_1_row_9__N_101[7] ));
  thirdblock_SLICE_435 \thirdblock.SLICE_435 ( 
    .D0(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_row_9__N_432[7] ));
  thirdblock_SLICE_436 \thirdblock.SLICE_436 ( 
    .D0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.fruit_1_row_9__N_101[4] ));
  thirdblock_SLICE_437 \thirdblock.SLICE_437 ( 
    .D1(\thirdblock.fruit_1_tl_row[9] ), .D0(\thirdblock.n2181 ), 
    .C0(\thirdblock.fruit_2_tl_row[9] ), .A0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.n4084 ), .F1(\thirdblock.fruit_1_row_9__N_101[9] ));
  thirdblock_SLICE_440 \thirdblock.SLICE_440 ( 
    .D0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_row_9__N_101[6] ));
  thirdblock_SLICE_442 \thirdblock.SLICE_442 ( 
    .C0(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_row_9__N_101[8] ));
  thirdblock_SLICE_443 \thirdblock.SLICE_443 ( 
    .D0(\thirdblock.fruit_1_tl_col[1] ), 
    .F0(\thirdblock.fruit_1_col_9__N_153[1] ));
  thirdblock_SLICE_445 \thirdblock.SLICE_445 ( 
    .D0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[1] ));
  thirdblock_SLICE_446 \thirdblock.SLICE_446 ( .D1(\thirdblock.n2196 ), 
    .C1(\thirdblock.fruit_1_tl_row[0] ), .B1(\thirdblock.fruit_2_tl_row[0] ), 
    .C0(\thirdblock.fruit_2_tl_row[0] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[0] ), .F1(\thirdblock.n2647 ));
  thirdblock_SLICE_447 \thirdblock.SLICE_447 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .D0(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[3] ), 
    .F1(\thirdblock.fruit_2_row_9__N_265[5] ));
  thirdblock_SLICE_448 \thirdblock.SLICE_448 ( 
    .D0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[2] ));
  thirdblock_SLICE_449 \thirdblock.SLICE_449 ( .D1(\fruit_1_tl_col[2] ), 
    .D0(\fruit_1_tl_col[3] ), .F0(\thirdblock.fruit_1_col_9__N_153[3] ), 
    .F1(\thirdblock.fruit_1_col_9__N_153[2] ));
  thirdblock_SLICE_453 \thirdblock.SLICE_453 ( 
    .D0(\thirdblock.fruit_2_tl_row[4] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[4] ));
  thirdblock_SLICE_456 \thirdblock.SLICE_456 ( 
    .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .F0(\thirdblock.fruit_2_row_9__N_265[7] ));
  thirdblock_SLICE_460 \thirdblock.SLICE_460 ( .D0(\fruit_1_tl_col[5] ), 
    .F0(\thirdblock.fruit_1_col_9__N_153[5] ));
  RGB_pad_3__SLICE_464 \RGB_pad[3].SLICE_464 ( .F0(\RGB_pad[3].vcc ));
  thirdblock_fruit_3_orange_get_col_3_0__I_0_4 
    \thirdblock.fruit_3.orange.get_col_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.fruit_3.orangeRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.orangeRGB[4] ));
  thirdblock_fruit_3_orange_get_col_3_0__I_0 
    \thirdblock.fruit_3.orange.get_col_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.fruit_3.orangeRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.orangeRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.orangeRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.orangeRGB[0] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_2 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.fruit_3.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.grapefruitRGB[4] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_3 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.fruit_3.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.grapefruitRGB[0] ));
  thirdblock_fruit_3_cherry_get_row_3_0__I_0_4 
    \thirdblock.fruit_3.cherry.get_row_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.fruit_3.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.watermelonRGB[4] ));
  thirdblock_fruit_3_cherry_get_row_3_0__I_0 
    \thirdblock.fruit_3.cherry.get_row_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.fruit_3.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.watermelonRGB[0] ));
  thirdblock_fruit_3_blueberry_get_row_3_0__I_0_2 
    \thirdblock.fruit_3.blueberry.get_row_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[4] ));
  thirdblock_fruit_3_blueberry_get_row_3_0__I_0_3 
    \thirdblock.fruit_3.blueberry.get_row_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[0] ));
  thirdblock_fruit_2_orange_get_col_2_0__I_0_4 
    \thirdblock.fruit_2.orange.get_col_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.orangeRGB[5] ), 
    .RDATA1(\thirdblock.orangeRGB[4] ));
  thirdblock_fruit_2_orange_get_col_2_0__I_0 
    \thirdblock.fruit_2.orange.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.orangeRGB[3] ), 
    .RDATA9(\thirdblock.orangeRGB[2] ), .RDATA5(\thirdblock.orangeRGB[1] ), 
    .RDATA1(\thirdblock.orangeRGB[0] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.grapefruitRGB[4] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_3 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.grapefruitRGB[0] ));
  thirdblock_fruit_2_cherry_get_row_2_0__I_0_4 
    \thirdblock.fruit_2.cherry.get_row_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.watermelonRGB[4] ));
  thirdblock_fruit_2_cherry_get_row_2_0__I_0 
    \thirdblock.fruit_2.cherry.get_row_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.watermelonRGB[0] ));
  thirdblock_fruit_2_blueberry_get_row_2_0__I_0_3 
    \thirdblock.fruit_2.blueberry.get_row_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.blueberryRGB[0] ));
  thirdblock_fruit_2_blueberry_get_row_2_0__I_0_2 
    \thirdblock.fruit_2.blueberry.get_row_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.blueberryRGB[4] ));
  thirdblock_fruit_1_cherry_get_row_1_0__I_0 
    \thirdblock.fruit_1.cherry.get_row_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_1[4] ), .RADDR8(\thirdblock.get_col_1[3] ), 
    .RADDR7(\thirdblock.get_col_1[2] ), .RADDR6(\thirdblock.get_col_1[1] ), 
    .RADDR5(\thirdblock.get_col_1[0] ), .RADDR4(\thirdblock.get_row_1[4] ), 
    .RADDR3(\thirdblock.get_row_1[3] ), .RADDR2(\thirdblock.get_row_1[2] ), 
    .RADDR1(\thirdblock.get_row_1[1] ), .RADDR0(\thirdblock.get_row_1[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA13(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[0] ));
  thirdblock_fruit_1_cherry_get_row_1_0__I_0_2 
    \thirdblock.fruit_1.cherry.get_row_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_1[4] ), .RADDR8(\thirdblock.get_col_1[3] ), 
    .RADDR7(\thirdblock.get_col_1[2] ), .RADDR6(\thirdblock.get_col_1[1] ), 
    .RADDR5(\thirdblock.get_col_1[0] ), .RADDR4(\thirdblock.get_row_1[4] ), 
    .RADDR3(\thirdblock.get_row_1[3] ), .RADDR2(\thirdblock.get_row_1[2] ), 
    .RADDR1(\thirdblock.get_row_1[1] ), .RADDR0(\thirdblock.get_row_1[0] ), 
    .RCLKE(\RGB_pad[3].vcc ), .RCLK(clk), .RE(\RGB_pad[3].vcc ), 
    .WCLKE(\RGB_pad[3].vcc ), .RDATA5(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[4] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[3].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  nesblock_instanceshift_data_c_I_0 \nesblock.instanceshift.data_c_I_0 ( 
    .PADDI(data_c), .INCLK(CTRLclk_c), .DI0(\nesblock.result[0] ));
  nesblock_instanceosc \nesblock.instanceosc ( .CLKHFPU(\RGB_pad[3].vcc ), 
    .CLKHFEN(\RGB_pad[3].vcc ), .CLKHF(\nesblock.clk ));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  buttonout_4_ \buttonout[4]_I ( .PADDO(buttonout_c_4), 
    .buttonout4(buttonout[4]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  buttonout_5_ \buttonout[5]_I ( .PADDO(buttonout_c_5), 
    .buttonout5(buttonout[5]));
  buttonout_6_ \buttonout[6]_I ( .PADDO(buttonout_c_6), 
    .buttonout6(buttonout[6]));
  buttonout_7_ \buttonout[7]_I ( .PADDO(buttonout_c_7), 
    .buttonout7(buttonout[7]));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
  data data_I( .PADDI(data_c), .data(data));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  buttonout_3_ \buttonout[3]_I ( .PADDO(buttonout_c_3), 
    .buttonout3(buttonout[3]));
  buttonout_2_ \buttonout[2]_I ( .PADDO(buttonout_c_2), 
    .buttonout2(buttonout[2]));
  buttonout_1_ \buttonout[1]_I ( .PADDO(buttonout_c_1), 
    .buttonout1(buttonout[1]));
  buttonout_0_ \buttonout[0]_I ( .PADDO(buttonout_c_0), 
    .buttonout0(buttonout[0]));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  NESclk NESclk_I( .PADDO(NESclk_c), .NESclk(NESclk));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  CTRLclk CTRLclk_I( .PADDO(CTRLclk_c), .CTRLclk(CTRLclk));
endmodule

module thirdblock_SLICE_0 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_2 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_43_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_7 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_32 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_33 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_93_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_63 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_62 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_93_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_93_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_93_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_65 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_64 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_67 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_66 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_93_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/falling_counter_16__I_69 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/falling_counter_16__I_68 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_93_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/falling_counter_701_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/falling_counter_16__I_70 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_58_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_58_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_34 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_58_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_58_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_35 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_51 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_58_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_54 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_43_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_55 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_43_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_699_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_58 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_699_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_59 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_699_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_60 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_61 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_62 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_63 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_64 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_699_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_65 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_66 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_699_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_67 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_68 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_699_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nesblock_SLICE_69 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_70 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_700_808__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_75 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_71 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_700_808__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_700_808__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_72 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_700_808__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_700_808__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_73 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_700_808__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_700_808__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_74 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nesblock/counter_700_808_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_700_808__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nesblock_SLICE_75 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_77 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_700_808_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_78 ( input DI1, DI0, D1, C1, B1, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \thirdblock/i764_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \thirdblock/i757_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_3_type_2__I_53 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_82 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40002 \thirdblock/mux_939_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40003 \thirdblock/mux_939_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_43 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_44 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_83 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 \thirdblock/i1502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \thirdblock/i1505_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_84 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_942_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \thirdblock/mux_942_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_51 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_52 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_85 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_85_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_85_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_1_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_0_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_91 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/i1462_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \thirdblock/i1468_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_93 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \thirdblock/i1519_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \thirdblock/i1459_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_95 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \thirdblock/i1513_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \thirdblock/i1516_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40014 \thirdblock/mux_939_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40015 \thirdblock/mux_939_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_42 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x11B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x1D11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40016 \thirdblock/mux_939_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40017 \thirdblock/mux_939_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_40 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_102 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \thirdblock/mux_939_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \thirdblock/mux_939_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x11D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_106 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \thirdblock/n6520_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \thirdblock/n6526_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_108 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40022 \thirdblock/n6490_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40023 \thirdblock/n6514_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFA11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_110 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \thirdblock/n6484_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock/i1487_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_112 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \thirdblock/n6532_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \thirdblock/i1481_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_115 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \thirdblock/mux_942_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \thirdblock/mux_942_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_49 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_50 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x808F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_117 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \thirdblock/mux_942_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \thirdblock/mux_942_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_47 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_48 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_119 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \thirdblock/mux_942_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \thirdblock/mux_942_i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_46 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_123_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_123_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_3_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_2_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_125 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 SLICE_125_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 SLICE_125_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_5_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_4_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_127 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_127_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_127_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_7_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_6_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_129 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i1631_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 i1638_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_130 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 \thirdblock/i1636_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \thirdblock/i1637_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40037 i1634_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 i1635_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 i1632_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 i1633_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_col_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_137 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40039 \thirdblock/mux_433_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \thirdblock/mux_433_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_139 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40041 \thirdblock/mux_433_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \thirdblock/mux_433_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_141 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40042 \thirdblock/mux_433_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \thirdblock/mux_433_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_145 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 \thirdblock/fruit_3/n6460_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40045 \thirdblock/fruit_3/n6466_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_146 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 \thirdblock/fruit_3/n6496_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \thirdblock/fruit_3/n6472_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_148 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 \thirdblock/fruit_3/n6508_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40045 \thirdblock/fruit_3/n6502_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_151 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 \thirdblock/n6448_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \thirdblock/n6538_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_152 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40046 \thirdblock/n6442_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \thirdblock/n6436_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_154 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40044 \thirdblock/n6478_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \thirdblock/n6454_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_157 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 \thirdblock.fruit_1.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \thirdblock.fruit_1.SLICE_157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_158 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 \thirdblock.fruit_1.SLICE_158_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \thirdblock.fruit_1.SLICE_158_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_160 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 \thirdblock.fruit_1.SLICE_160_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \thirdblock.fruit_1.SLICE_160_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_164 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 \nesblock.SLICE_164_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \nesblock.SLICE_164_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_165 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 \nesblock.SLICE_165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \nesblock.SLICE_165_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_167 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40049 \nesblock.SLICE_167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \nesblock.SLICE_167_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_169 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40050 \nesblock.SLICE_169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/instanceshift/result_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \thirdblock/i515_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \thirdblock.i112_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x4474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40053 \thirdblock/n2196_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \thirdblock/i1101_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x20F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_173 ( input C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \thirdblock/i2_2_lut_adj_78 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \nesblock/buttonout_c_6_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_174 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \nesblock/buttonout_c_3_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \nesblock/buttonout_c_2_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_175 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \thirdblock/i6_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \nesblock/buttonout_c_7_I_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \thirdblock/i2_3_lut_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \thirdblock/i7_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_179 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40061 \thirdblock/i39_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \thirdblock/i39_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_180 ( input D0, C0, B0, A0, output F0 );

  lut40063 \thirdblock/i1_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_181 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \thirdblock/i19_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \thirdblock/i868_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_182 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \thirdblock/i4340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \thirdblock.i4352_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x3303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x5011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_183 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \thirdblock/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \thirdblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40070 \thirdblock/fruit_RGB_3__I_72 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \thirdblock.mux_23_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_185 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \thirdblock/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \thirdblock/equal_26_i5_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_186 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40074 \thirdblock/i1_2_lut_3_lut_4_lut_adj_104 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \thirdblock/i1_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20076 \thirdblock/fruit_2_type_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x88A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20076 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40077 \thirdblock/i99_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40069 \thirdblock/i4_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_188 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \thirdblock/i1460_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \thirdblock/i297_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40080 \thirdblock/i3748_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \thirdblock/i1_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0211") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_192 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \thirdblock/i2897_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \thirdblock/i1087_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_193 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \thirdblock/i2_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_194 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \thirdblock/i4346_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \thirdblock/i3754_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40088 \thirdblock/i3_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 \thirdblock/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xC400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40090 \thirdblock.i4324_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \thirdblock/i641_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0213") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40092 \thirdblock/n6430_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \thirdblock/game_state[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_201 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 \secondblock/i3760_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40095 \secondblock/i936_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40096 \thirdblock/i1203_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40097 \secondblock/i29_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_203 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \thirdblock/i3_4_lut_adj_109 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_205 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/fruit_RGB_3__I_54 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \thirdblock/mux_23_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_206 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \thirdblock/i5_3_lut_adj_87 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \thirdblock/i4_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_208 ( input D0, C0, B0, A0, output F0 );

  lut40103 \thirdblock/fruit_RGB_2__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x00F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_209 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \thirdblock/i865_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_211 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_1_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \thirdblock/i3_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_214 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40107 \thirdblock/i4343_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \thirdblock/i1_2_lut_adj_105 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0145") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_216 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i1_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \thirdblock/i1_2_lut_adj_102 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_217 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \thirdblock/i883_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \thirdblock/i3_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40111 \thirdblock/i55_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \thirdblock/i4102_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_221 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40113 \thirdblock/i4354_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xC044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_223 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40073 \thirdblock/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40115 \thirdblock/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \thirdblock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_225 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40116 \thirdblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \thirdblock/fruit_2_type_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \thirdblock/n2170_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \thirdblock/i1077_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_227 ( input DI1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40119 \thirdblock/not_equal_100_i4_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \thirdblock/equal_112_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40121 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \thirdblock/i3_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_232 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \thirdblock/i2435_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \thirdblock/i2434_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_233 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 \thirdblock/i2_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \thirdblock/i1085_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xBBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_234 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \thirdblock/i651_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \thirdblock/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \thirdblock/mux_934_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \thirdblock.i270_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40130 \thirdblock/i1_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \thirdblock/i38_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_239 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \thirdblock/i257_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \thirdblock/i64_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_240 ( input D0, C0, B0, A0, output F0 );

  lut40134 \thirdblock/mux_934_i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_242 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_232_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \thirdblock/mux_940_i9_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \thirdblock.fruit_RGB_3__I_0_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \thirdblock.mux_23_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_249 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40139 \thirdblock/i1_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \thirdblock/i1196_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_251 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 \thirdblock/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \thirdblock/i2567_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_254 ( input D0, C0, B0, A0, output F0 );

  lut40103 \thirdblock/fruit_RGB_3__I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40143 \thirdblock/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \thirdblock/i7_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_257 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40114 \thirdblock/i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40145 \thirdblock/i4350_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \thirdblock/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_259 ( input D0, C0, B0, A0, output F0 );

  lut40147 \thirdblock/i3772_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40148 \thirdblock/i42_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \thirdblock.i3768_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xBB8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_263 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/i36_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \thirdblock/i4137_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_264 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \thirdblock/i72_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \thirdblock/i3745_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_265 ( input D0, C0, B0, A0, output F0 );

  lut40153 \thirdblock/n2170_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_268 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40154 \thirdblock/n2196_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \thirdblock/i1099_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_269 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40156 \thirdblock/fruit_3/n2213_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40157 \thirdblock/i392_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_270 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40158 \thirdblock/fruit_3/n2213_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40140 \thirdblock/fruit_3/i1538_4_lut_3_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_RGB_3__I_73 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \thirdblock/mux_23_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_273 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_RGB_3__I_74 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \thirdblock/mux_23_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_275 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_3_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \thirdblock/i3_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_277 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_3_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \thirdblock/i3_4_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_279 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \thirdblock/i3_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_281 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_2_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \thirdblock/i3_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_283 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40162 \thirdblock.i1227_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 \thirdblock/i626_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x4777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \thirdblock/fruit_RGB_3__I_71 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \thirdblock/mux_23_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_fruit_3_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40164 \thirdblock/fruit_3/n2213_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40165 \thirdblock/fruit_3/n2213_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_289 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40166 \secondblock/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \secondblock/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x4408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_291 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \secondblock/i2507_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \secondblock/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 \secondblock/i2_4_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40171 \secondblock/row_1__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \secondblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 \secondblock/col_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \secondblock/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_299 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \nesblock/buttonout_c_1_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \nesblock/buttonout_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40175 \nesblock/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \nesblock/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_301 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40098 \nesblock/i4_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 \nesblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40177 \nesblock/NEScount_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \nesblock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_303 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \nesblock/CTRLclk_c_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \nesblock/i3774_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40181 \thirdblock/i4122_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \thirdblock/i56_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x0222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xD1DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_306 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40183 \thirdblock/i1576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 \thirdblock/i2512_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x8F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_307 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40185 \thirdblock/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \thirdblock/i4332_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xDDF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x2321") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_308 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \thirdblock/equal_40_i5_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \thirdblock.i4330_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_309 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/i4359_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40190 \thirdblock/i2_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x5505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_310 ( input DI1, D1, C1, D0, C0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40191 \thirdblock/i2440_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \thirdblock/i4328_2_lut_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20076 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x00FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_311 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40193 \thirdblock/i1_2_lut_3_lut_4_lut_adj_107 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \thirdblock/i1_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20076 \thirdblock/fruit_2_type_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_312 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40074 \thirdblock/i1_2_lut_3_lut_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40195 \thirdblock/i1_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20076 \thirdblock/fruit_2_type_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_316 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40196 \thirdblock/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40197 \thirdblock/i4336_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20076 \thirdblock/fruit_2_type_FSM_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x030F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40164 \thirdblock/fruit_3/n2213_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 \thirdblock/fruit_3/n2213_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_327 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \thirdblock/n2170_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \thirdblock/n2170_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \thirdblock/n2170_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40165 \thirdblock/n2170_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_331 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \nesblock/buttonout_c_4_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \nesblock/buttonout_c_5_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_333 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_335 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_1_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \thirdblock/fruit_1_col_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40201 \thirdblock/mux_940_i7_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \thirdblock/mux_940_i8_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_340 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_230_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \thirdblock/i4110_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40203 \thirdblock/mux_940_i5_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \thirdblock/mux_940_i6_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40205 \thirdblock/mux_940_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \thirdblock/mux_940_i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40206 \thirdblock/mux_940_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \thirdblock/mux_940_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xD8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_347 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40168 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_349 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40168 \thirdblock/fruit_2_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \thirdblock/fruit_2_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_351 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40168 \thirdblock/fruit_2_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \thirdblock/fruit_2_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_353 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40168 \thirdblock/fruit_2_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \thirdblock/fruit_2_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_355 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_3_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \thirdblock/fruit_3_row_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_357 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_3_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \thirdblock/fruit_3_row_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_359 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40168 \thirdblock/fruit_3_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \thirdblock/fruit_3_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_361 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40168 \thirdblock/fruit_3_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \thirdblock/fruit_3_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_363 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40098 \thirdblock/fruit_1_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_365 ( input C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40207 \thirdblock/fruit_1_row_4__I_0 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_367 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_233_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_233_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_369 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_234_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_370 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_232_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_234_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_371 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40209 \thirdblock/i1_2_lut_3_lut_4_lut_adj_103 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40210 \thirdblock/equal_112_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20076 \thirdblock/fruit_2_type_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_372 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40211 \thirdblock/sub_232_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_230_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_373 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_231_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_231_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_374 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_231_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_376 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_234_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_234_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_379 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40014 \thirdblock/mux_939_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \thirdblock/i4136_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_380 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \thirdblock/i4112_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \thirdblock/i4109_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_382 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \thirdblock/i4134_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \thirdblock/i4111_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_386 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \thirdblock/i4104_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \thirdblock/i3795_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_388 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2881_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \thirdblock/i1480_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_389 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2885_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \thirdblock/i1486_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_390 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2895_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \thirdblock/i1501_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_391 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40220 \thirdblock/i2418_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \thirdblock/i2419_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_392 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2893_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \thirdblock/n2196_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_393 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2891_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \thirdblock/n2196_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_394 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2889_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \thirdblock/n2196_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_395 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_234_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_234_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_396 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_232_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_230_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_398 ( input DI1, D1, C1, B1, A1, C0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40035 \thirdblock/i1630_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40223 \thirdblock/sub_230_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_col_8__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_399 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_234_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_234_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_400 ( input DI1, D1, C1, B1, A1, D0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40027 \thirdblock/mux_942_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \thirdblock/sub_234_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_402 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \thirdblock/i2887_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \thirdblock/n2196_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_403 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40224 \thirdblock/i4356_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_405 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_233_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_406 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_233_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_409 ( input B1, C0, output F0, F1 );
  wire   GNDI;

  lut40225 \thirdblock/sub_232_inv_0_i1_1_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \thirdblock/sub_232_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_410 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_233_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_233_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_411 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_233_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_415 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_232_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_416 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_232_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_417 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_233_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_421 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_230_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_232_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_426 ( input C0, output F0 );
  wire   GNDI;

  lut40223 \thirdblock/sub_229_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_427 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_229_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \thirdblock/sub_229_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_428 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_229_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_229_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_433 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_229_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \thirdblock/i2883_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_435 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_233_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_436 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_229_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_437 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_229_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \thirdblock/i2879_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_440 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_229_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_442 ( input C0, output F0 );
  wire   GNDI;

  lut40223 \thirdblock/sub_229_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_443 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_230_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_445 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_231_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_446 ( input D1, C1, B1, C0, output F0, F1 );
  wire   GNDI;

  lut40227 \thirdblock/i1504_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \thirdblock/sub_231_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_447 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_231_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_231_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_448 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_231_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_449 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40135 \thirdblock/sub_230_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \thirdblock/sub_230_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_453 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_231_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_456 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_231_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_460 ( input D0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/sub_230_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_pad_3__SLICE_464 ( output F0 );
  wire   GNDI;

  lut40228 \RGB_pad[3].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_orange_get_col_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_3/orange/get_col_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_orange_get_col_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0229 \thirdblock/fruit_3/orange/get_col_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0229 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0230 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0230 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0231 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0231 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_3_cherry_get_row_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0232 \thirdblock/fruit_3/cherry/get_row_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0232 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_3_cherry_get_row_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0233 \thirdblock/fruit_3/cherry/get_row_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0233 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_3_blueberry_get_row_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0234 \thirdblock/fruit_3/blueberry/get_row_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0234 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_3_blueberry_get_row_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0235 \thirdblock/fruit_3/blueberry/get_row_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0235 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_orange_get_col_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0236 \thirdblock/fruit_2/orange/get_col_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0236 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_orange_get_col_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0237 \thirdblock/fruit_2/orange/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0237 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0238 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0238 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0239 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0239 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_2_cherry_get_row_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0240 \thirdblock/fruit_2/cherry/get_row_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0240 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_2_cherry_get_row_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0241 \thirdblock/fruit_2/cherry/get_row_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0241 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_2_blueberry_get_row_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0242 \thirdblock/fruit_2/blueberry/get_row_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0242 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_blueberry_get_row_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0243 \thirdblock/fruit_2/blueberry/get_row_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0243 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_cherry_get_row_1_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0244 \thirdblock/fruit_1/cherry/get_row_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0244 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_1_cherry_get_row_1_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0245 \thirdblock/fruit_1/cherry/get_row_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0245 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nesblock_instanceshift_data_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \nesblock/instanceshift/data_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), 
    .DO0(GNDI), .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(GNDI), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module nesblock_instanceosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nesblock/instanceosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module buttonout_4_ ( input PADDO, output buttonout4 );
  wire   VCCI;

  BB_B_B \buttonout_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_5_ ( input PADDO, output buttonout5 );
  wire   VCCI;

  BB_B_B \buttonout_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_6_ ( input PADDO, output buttonout6 );
  wire   VCCI;

  BB_B_B \buttonout_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_7_ ( input PADDO, output buttonout7 );
  wire   VCCI;

  BB_B_B \buttonout_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_3_ ( input PADDO, output buttonout3 );
  wire   VCCI;

  BB_B_B \buttonout_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_2_ ( input PADDO, output buttonout2 );
  wire   VCCI;

  BB_B_B \buttonout_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_1_ ( input PADDO, output buttonout1 );
  wire   VCCI;

  BB_B_B \buttonout_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_0_ ( input PADDO, output buttonout0 );
  wire   VCCI;

  BB_B_B \buttonout_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module NESclk ( input PADDO, output NESclk );
  wire   VCCI;

  BB_B_B \NESclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(NESclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => NESclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module CTRLclk ( input PADDO, output CTRLclk );
  wire   VCCI;

  BB_B_B \CTRLclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(CTRLclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => CTRLclk) = (0:0:0,0:0:0);
  endspecify

endmodule
