

================================================================
== Vitis HLS Report for 'read_inputs_ap_uint_256_ap_int_8_32u_s'
================================================================
* Date:           Tue May 14 16:31:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1           |        ?|        ?|         3|          -|          -|       ?|        no|
        |- Loop 2           |        0|     1271|        41|          -|          -|  0 ~ 31|        no|
        |- Loop 3           |        ?|        ?|         3|          -|          -|       ?|        no|
        |- Loop 4           |        0|     1271|        41|          -|          -|  0 ~ 31|        no|
        |- VITIS_LOOP_19_1  |        ?|        ?|         3|          -|          -|       ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4689|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      20|    -|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1148|    -|
|Register         |        -|     -|    1937|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     3|    1937|    5857|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ram1_U  |read_inputs_ap_uint_256_ap_int_8_32u_s_ram1_RAM_AUTO_1R1W  |        8|  0|   0|    0|    32|  256|     1|         8192|
    |ram2_U  |read_inputs_ap_uint_256_ap_int_8_32u_s_ram1_RAM_AUTO_1R1W  |        8|  0|   0|    0|    32|  256|     1|         8192|
    +--------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                           |       16|  0|   0|    0|    64|  512|     2|        16384|
    +--------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln16_fu_321_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln17_fu_493_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln19_fu_788_p2    |         +|   0|  0|   34|          27|           1|
    |empty_39_fu_392_p2    |         +|   0|  0|   34|          27|           1|
    |empty_41_fu_406_p2    |         +|   0|  0|   12|           5|           5|
    |empty_43_fu_432_p2    |         +|   0|  0|   12|           5|           1|
    |empty_44_fu_438_p2    |         +|   0|  0|   17|          10|          10|
    |empty_45_fu_452_p2    |         +|   0|  0|   71|          64|          64|
    |empty_46_fu_523_p2    |         +|   0|  0|   12|           5|           5|
    |empty_49_fu_552_p2    |         +|   0|  0|   12|           5|           5|
    |empty_53_fu_612_p2    |         +|   0|  0|   34|          27|           1|
    |empty_55_fu_644_p2    |         +|   0|  0|   12|           5|           1|
    |empty_56_fu_650_p2    |         +|   0|  0|   17|          10|          10|
    |empty_57_fu_664_p2    |         +|   0|  0|   71|          64|          64|
    |empty_58_fu_679_p2    |         +|   0|  0|   12|           5|           5|
    |empty_61_fu_684_p2    |         +|   0|  0|   12|           5|           5|
    |tmp1_fu_655_p2        |         +|   0|  0|   41|          34|          34|
    |tmp_fu_443_p2         |         +|   0|  0|   41|          34|          34|
    |sub_ln16_fu_366_p2    |         -|   0|  0|   40|          33|          33|
    |exitcond10_fu_607_p2  |      icmp|   0|  0|   17|          27|          27|
    |exitcond11_fu_427_p2  |      icmp|   0|  0|    9|           5|           5|
    |exitcond12_fu_387_p2  |      icmp|   0|  0|   17|          27|          27|
    |exitcond9_fu_639_p2   |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln19_fu_783_p2   |      icmp|   0|  0|   17|          27|          27|
    |empty_47_fu_539_p2    |      lshr|   0|  0|  950|         256|         256|
    |empty_59_fu_730_p2    |      lshr|   0|  0|  950|         256|         256|
    |ap_block_state1       |        or|   0|  0|    2|           1|           1|
    |empty_50_fu_560_p2    |       shl|   0|  0|   96|           1|          32|
    |empty_51_fu_579_p2    |       shl|   0|  0|  950|         256|         256|
    |empty_62_fu_746_p2    |       shl|   0|  0|   96|           1|          32|
    |empty_63_fu_764_p2    |       shl|   0|  0|  950|         256|         256|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 4689|        1611|        1587|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |COLS_c_blk_n                 |    9|          2|    1|          2|
    |ROWS_c_blk_n                 |    9|          2|    1|          2|
    |ap_NS_fsm                    |  893|        169|    1|        169|
    |ap_done                      |    9|          2|    1|          2|
    |concat_data_blk_n_AR         |    9|          2|    1|          2|
    |concat_data_blk_n_R          |    9|          2|    1|          2|
    |data_out1_blk_n              |    9|          2|    1|          2|
    |data_out1_din                |   14|          3|  256|        768|
    |i_fu_136                     |    9|          2|   27|         54|
    |loop_index4_fu_112           |    9|          2|   27|         54|
    |loop_index_fu_128            |    9|          2|   27|         54|
    |m_axi_concat_data_ARADDR     |   26|          5|   64|        320|
    |m_axi_concat_data_ARLEN      |   20|          4|   32|        128|
    |ram1_address0                |   20|          4|    5|         20|
    |ram1_d0                      |   14|          3|  256|        768|
    |ram1_we0                     |   14|          3|   32|         96|
    |ram2_address0                |   20|          4|    5|         20|
    |ram2_d0                      |   14|          3|  256|        768|
    |ram2_we0                     |   14|          3|   32|         96|
    |residual_loop_index7_fu_124  |    9|          2|    5|         10|
    |residual_loop_index_fu_132   |    9|          2|    5|         10|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1148|        223| 1036|       3347|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln16_reg_829                   |   64|   0|   64|          0|
    |add_ln17_reg_938                   |   64|   0|   64|          0|
    |ap_CS_fsm                          |  168|   0|  168|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |concat_data_addr_1_read_reg_980    |  256|   0|  256|          0|
    |concat_data_addr_2_read_reg_954    |  256|   0|  256|          0|
    |concat_data_addr_3_read_reg_1022   |  256|   0|  256|          0|
    |concat_data_addr_read_reg_907      |  256|   0|  256|          0|
    |empty_40_reg_895                   |    5|   0|    5|          0|
    |empty_41_reg_901                   |    5|   0|    5|          0|
    |empty_58_reg_993                   |    5|   0|    5|          0|
    |empty_61_reg_998                   |    5|   0|    5|          0|
    |empty_reg_874                      |   10|   0|   10|          0|
    |i_fu_136                           |   27|   0|   27|          0|
    |loop_index4_cast_reg_880           |   27|   0|   64|         37|
    |loop_index4_fu_112                 |   27|   0|   27|          0|
    |loop_index_cast_reg_965            |   27|   0|   64|         37|
    |loop_index_fu_128                  |   27|   0|   27|          0|
    |mul_ln13_reg_811                   |   32|   0|   32|          0|
    |p_cast1_reg_988                    |   59|   0|   59|          0|
    |p_cast3_reg_943                    |   59|   0|   59|          0|
    |p_cast5_reg_921                    |   59|   0|   59|          0|
    |p_cast_reg_841                     |   59|   0|   59|          0|
    |ram_depth_reg_816                  |   27|   0|   27|          0|
    |residual_loop_index7_fu_124        |    5|   0|    5|          0|
    |residual_loop_index7_load_reg_912  |    5|   0|    5|          0|
    |residual_loop_index_fu_132         |    5|   0|    5|          0|
    |sub_ln16_cast10_reg_868            |   34|   0|   34|          0|
    |sub_ln16_reg_863                   |   33|   0|   33|          0|
    |tmp_3_reg_926                      |    5|   0|    5|          0|
    |tmp_6_reg_1004                     |    5|   0|    5|          0|
    |trunc_ln16_1_reg_834               |    5|   0|    5|          0|
    |trunc_ln16_reg_824                 |    5|   0|    5|          0|
    |zext_ln13_reg_846                  |   27|   0|   32|          5|
    |zext_ln19_reg_1027                 |   27|   0|   64|         37|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 1937|   0| 2053|        116|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  read_inputs<ap_uint<256>, ap_int<8>, 32u>|  return value|
|m_axi_concat_data_AWVALID   |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWREADY   |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWADDR    |  out|   64|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWID      |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWLEN     |  out|   32|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWSIZE    |  out|    3|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWBURST   |  out|    2|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWLOCK    |  out|    2|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWCACHE   |  out|    4|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWPROT    |  out|    3|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWQOS     |  out|    4|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWREGION  |  out|    4|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_AWUSER    |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WVALID    |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WREADY    |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WDATA     |  out|  256|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WSTRB     |  out|   32|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WLAST     |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WID       |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_WUSER     |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARVALID   |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARREADY   |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARADDR    |  out|   64|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARID      |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARLEN     |  out|   32|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARSIZE    |  out|    3|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARBURST   |  out|    2|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARLOCK    |  out|    2|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARCACHE   |  out|    4|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARPROT    |  out|    3|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARQOS     |  out|    4|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARREGION  |  out|    4|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_ARUSER    |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RVALID    |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RREADY    |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RDATA     |   in|  256|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RLAST     |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RID       |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RFIFONUM  |   in|    9|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RUSER     |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_RRESP     |   in|    2|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_BVALID    |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_BREADY    |  out|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_BRESP     |   in|    2|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_BID       |   in|    1|       m_axi|                                concat_data|       pointer|
|m_axi_concat_data_BUSER     |   in|    1|       m_axi|                                concat_data|       pointer|
|inputs                      |   in|   64|     ap_none|                                     inputs|        scalar|
|data_out1_din               |  out|  256|     ap_fifo|                                  data_out1|       pointer|
|data_out1_num_data_valid    |   in|    8|     ap_fifo|                                  data_out1|       pointer|
|data_out1_fifo_cap          |   in|    8|     ap_fifo|                                  data_out1|       pointer|
|data_out1_full_n            |   in|    1|     ap_fifo|                                  data_out1|       pointer|
|data_out1_write             |  out|    1|     ap_fifo|                                  data_out1|       pointer|
|input_data_addr1            |   in|   32|     ap_none|                           input_data_addr1|        scalar|
|input_data_addr2            |   in|   32|     ap_none|                           input_data_addr2|        scalar|
|ROWS                        |   in|   32|     ap_none|                                       ROWS|        scalar|
|COLS                        |   in|   32|     ap_none|                                       COLS|        scalar|
|ROWS_c_din                  |  out|   32|     ap_fifo|                                     ROWS_c|       pointer|
|ROWS_c_num_data_valid       |   in|    2|     ap_fifo|                                     ROWS_c|       pointer|
|ROWS_c_fifo_cap             |   in|    2|     ap_fifo|                                     ROWS_c|       pointer|
|ROWS_c_full_n               |   in|    1|     ap_fifo|                                     ROWS_c|       pointer|
|ROWS_c_write                |  out|    1|     ap_fifo|                                     ROWS_c|       pointer|
|COLS_c_din                  |  out|   32|     ap_fifo|                                     COLS_c|       pointer|
|COLS_c_num_data_valid       |   in|    2|     ap_fifo|                                     COLS_c|       pointer|
|COLS_c_fifo_cap             |   in|    2|     ap_fifo|                                     COLS_c|       pointer|
|COLS_c_full_n               |   in|    1|     ap_fifo|                                     COLS_c|       pointer|
|COLS_c_write                |  out|    1|     ap_fifo|                                     COLS_c|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------+--------------+

