Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  7 12:07:53 2023
| Host         : LAPTOP-S2JGJMUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_wrap_timing_summary_routed.rpt -pb Top_wrap_timing_summary_routed.pb -rpx Top_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_wrap
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       217         
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1463)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (519)
5. checking no_input_delay (18)
6. checking no_output_delay (46)
7. checking multiple_clock (78)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1463)
---------------------------
 There are 203 register/latch pins with no clock driven by root clock pin: BTC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: BTD (HIGH)

 There are 203 register/latch pins with no clock driven by root clock pin: SWs[13] (HIGH)

 There are 203 register/latch pins with no clock driven by root clock pin: SWs[14] (HIGH)

 There are 203 register/latch pins with no clock driven by root clock pin: SWs[15] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Top_inst/input_logic_0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Top_inst/input_logic_0/aquire_f.lock_reg/Q (HIGH)

 There are 203 register/latch pins with no clock driven by root clock pin: divider_100Hz_clk/clk_out_reg/Q (HIGH)

 There are 203 register/latch pins with no clock driven by root clock pin: divider_10Hz_clk/clk_out_reg/Q (HIGH)

 There are 203 register/latch pins with no clock driven by root clock pin: divider_2Hz_clk/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: divider_7seg_disp_clk/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (519)
--------------------------------------------------
 There are 519 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (78)
-------------------------------
 There are 78 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.492        0.000                      0                  152        0.108        0.000                      0                  152        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_100MHz                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz    {0.000 5.000}        10.000          100.000         
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_10MHz_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz         94.492        0.000                      0                  152        0.226        0.000                      0                  152       49.500        0.000                       0                    80  
  clkfbout_clk_wiz_10MHz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_10MHz_1       94.496        0.000                      0                  152        0.226        0.000                      0                  152       49.500        0.000                       0                    80  
  clkfbout_clk_wiz_10MHz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_10MHz_1  clk_out1_clk_wiz_10MHz         94.492        0.000                      0                  152        0.108        0.000                      0                  152  
clk_out1_clk_wiz_10MHz    clk_out1_clk_wiz_10MHz_1       94.492        0.000                      0                  152        0.108        0.000                      0                  152  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                                                        
(none)                    clk_out1_clk_wiz_10MHz                              
(none)                    clk_out1_clk_wiz_10MHz_1                            
(none)                    clkfbout_clk_wiz_10MHz                              
(none)                    clkfbout_clk_wiz_10MHz_1                            
(none)                                              clk_out1_clk_wiz_10MHz    
(none)                                              clk_out1_clk_wiz_10MHz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       94.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[17]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.725ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.118    99.043    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.406    divider_7seg_disp_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.725    

Slack (MET) :             94.725ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.118    99.043    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.406    divider_7seg_disp_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.331ns (83.165%)  route 0.067ns (16.835%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y89         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.387    divider_100Hz_clk/value_reg[10]
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.342 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.342    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.197 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.197    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.159    -0.423    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.335    divider_100Hz_clk/value_reg[7]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[4]_i_1_n_4
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.490    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[11]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[11]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[8]_i_1__0_n_4
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_10Hz_clk/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[7]
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_100Hz_clk/value_reg[15]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_100Hz_clk/value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_100Hz_clk/value_reg[12]_i_1_n_4
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_10Hz_clk/value_reg[15]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_10Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_10Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.571    -0.593    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  divider_10Hz_clk/value_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.332    divider_10Hz_clk/value_reg[19]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  divider_10Hz_clk/value_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.224    divider_10Hz_clk/value_reg[16]_i_1__0_n_4
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.842    -0.831    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105    -0.488    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.334    divider_10Hz_clk/value_reg[3]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[0]_i_2__0_n_4
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.490    divider_10Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[3]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[0]_i_2_n_4
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838    -0.835    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.105    -0.491    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.338    divider_100Hz_clk/value_reg[4]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.223 r  divider_100Hz_clk/value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    divider_100Hz_clk/value_reg[4]_i_1_n_7
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.490    divider_100Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  clkfbout_clk_wiz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       94.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.114    98.962    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.329    divider_10Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.114    98.962    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.329    divider_10Hz_clk/value_reg[17]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.114    98.962    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.329    divider_10Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.496ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.114    98.962    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.329    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.496    

Slack (MET) :             94.636ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.114    98.961    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.328    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.328    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.636    

Slack (MET) :             94.636ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.114    98.961    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.328    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.328    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.636    

Slack (MET) :             94.636ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.114    98.961    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.328    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.328    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.636    

Slack (MET) :             94.636ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.114    98.961    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.328    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.328    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.636    

Slack (MET) :             94.729ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.114    99.046    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.409    divider_7seg_disp_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.409    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.729    

Slack (MET) :             94.729ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.114    99.046    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.409    divider_7seg_disp_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.409    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.331ns (83.165%)  route 0.067ns (16.835%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y89         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.387    divider_100Hz_clk/value_reg[10]
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.342 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.342    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.197 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.197    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.582    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.159    -0.423    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.335    divider_100Hz_clk/value_reg[7]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[4]_i_1_n_4
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.490    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[11]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[11]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[8]_i_1__0_n_4
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_10Hz_clk/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[7]
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_100Hz_clk/value_reg[15]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_100Hz_clk/value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_100Hz_clk/value_reg[12]_i_1_n_4
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_10Hz_clk/value_reg[15]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_10Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_10Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.105    -0.489    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.571    -0.593    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  divider_10Hz_clk/value_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.332    divider_10Hz_clk/value_reg[19]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  divider_10Hz_clk/value_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.224    divider_10Hz_clk/value_reg[16]_i_1__0_n_4
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.842    -0.831    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105    -0.488    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.334    divider_10Hz_clk/value_reg[3]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[0]_i_2__0_n_4
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.490    divider_10Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[3]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[0]_i_2_n_4
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838    -0.835    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.105    -0.491    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.338    divider_100Hz_clk/value_reg[4]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.223 r  divider_100Hz_clk/value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    divider_100Hz_clk/value_reg[4]_i_1_n_7
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.490    divider_100Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y90     divider_100Hz_clk/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y89     divider_100Hz_clk/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y87     divider_100Hz_clk/value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y89     divider_100Hz_clk/value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y90     divider_100Hz_clk/value_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  clkfbout_clk_wiz_10MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  clk_out1_clk_wiz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       94.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[17]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.725ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.118    99.043    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.406    divider_7seg_disp_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.725    

Slack (MET) :             94.725ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz rise@100.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.118    99.043    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.406    divider_7seg_disp_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.331ns (83.165%)  route 0.067ns (16.835%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y89         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.387    divider_100Hz_clk/value_reg[10]
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.342 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.342    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.197 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.197    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.118    -0.465    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.159    -0.306    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.335    divider_100Hz_clk/value_reg[7]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[4]_i_1_n_4
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.373    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[11]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[11]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[8]_i_1__0_n_4
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_10Hz_clk/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[7]
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_100Hz_clk/value_reg[15]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_100Hz_clk/value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_100Hz_clk/value_reg[12]_i_1_n_4
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_10Hz_clk/value_reg[15]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_10Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_10Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.571    -0.593    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  divider_10Hz_clk/value_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.332    divider_10Hz_clk/value_reg[19]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  divider_10Hz_clk/value_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.224    divider_10Hz_clk/value_reg[16]_i_1__0_n_4
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.842    -0.831    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.118    -0.476    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105    -0.371    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.334    divider_10Hz_clk/value_reg[3]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[0]_i_2__0_n_4
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.373    divider_10Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[3]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[0]_i_2_n_4
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838    -0.835    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.105    -0.374    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz rise@0.000ns - clk_out1_clk_wiz_10MHz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.338    divider_100Hz_clk/value_reg[4]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.223 r  divider_100Hz_clk/value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    divider_100Hz_clk/value_reg[4]_i_1_n_7
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.373    divider_100Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  clk_out1_clk_wiz_10MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       94.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[16]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[17]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[18]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[18]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.492ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.966ns (41.524%)  route 2.769ns (58.476%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     3.834    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    98.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.576    99.076    
                         clock uncertainty           -0.118    98.959    
    SLICE_X33Y93         FDRE (Setup_fdre_C_R)       -0.633    98.326    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                         98.326    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 94.492    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[12]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[13]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[14]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[14]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.633ns  (required time - arrival time)
  Source:                 divider_10Hz_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.966ns (42.807%)  route 2.627ns (57.193%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.639    -0.901    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  divider_10Hz_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.445     0.000    divider_10Hz_clk/value_reg[1]
    SLICE_X32Y89         LUT2 (Prop_lut2_I1_O)        0.124     0.124 r  divider_10Hz_clk/geqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.527     0.651    divider_10Hz_clk/geqOp_carry_i_1__0_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.231 r  divider_10Hz_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.231    divider_10Hz_clk/geqOp_carry_n_0
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.345 r  divider_10Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.345    divider_10Hz_clk/geqOp_carry__0_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.638 r  divider_10Hz_clk/geqOp_carry__1/CO[0]
                         net (fo=2, routed)           0.972     2.610    divider_10Hz_clk/geqOp_carry__1_n_3
    SLICE_X34Y90         LUT2 (Prop_lut2_I1_O)        0.399     3.009 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.683     3.692    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.519    98.499    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.576    99.075    
                         clock uncertainty           -0.118    98.958    
    SLICE_X33Y92         FDRE (Setup_fdre_C_R)       -0.633    98.325    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                         98.325    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                 94.633    

Slack (MET) :             94.725ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[12]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.118    99.043    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.406    divider_7seg_disp_clk/value_reg[12]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.725    

Slack (MET) :             94.725ns  (required time - arrival time)
  Source:                 divider_7seg_disp_clk/value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_7seg_disp_clk/value_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_10MHz_1 rise@100.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.695ns (37.696%)  route 2.801ns (62.304%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.724    -0.816    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  divider_7seg_disp_clk/value_reg[1]/Q
                         net (fo=2, routed)           0.446     0.086    divider_7seg_disp_clk/value_reg[1]
    SLICE_X1Y92          LUT2 (Prop_lut2_I1_O)        0.124     0.210 r  divider_7seg_disp_clk/geqOp_carry_i_1__2/O
                         net (fo=1, routed)           0.331     0.541    divider_7seg_disp_clk/geqOp_carry_i_1__2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.121 r  divider_7seg_disp_clk/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.121    divider_7seg_disp_clk/geqOp_carry_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     1.299 r  divider_7seg_disp_clk/geqOp_carry__0/CO[1]
                         net (fo=2, routed)           1.005     2.305    divider_7seg_disp_clk/geqOp
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.357     2.662 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          1.019     3.681    divider_7seg_disp_clk/clear
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.605    98.585    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y95          FDRE                                         r  divider_7seg_disp_clk/value_reg[13]/C
                         clock pessimism              0.575    99.160    
                         clock uncertainty           -0.118    99.043    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.637    98.406    divider_7seg_disp_clk/value_reg[13]
  -------------------------------------------------------------------
                         required time                         98.406    
                         arrival time                          -3.681    
  -------------------------------------------------------------------
                         slack                                 94.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.331ns (83.165%)  route 0.067ns (16.835%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y89         FDRE                                         r  divider_100Hz_clk/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[10]/Q
                         net (fo=2, routed)           0.067    -0.387    divider_100Hz_clk/value_reg[10]
    SLICE_X30Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.342 r  divider_100Hz_clk/geqOp_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.342    divider_100Hz_clk/geqOp_carry__0_i_5_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145    -0.197 r  divider_100Hz_clk/geqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000    -0.197    divider_100Hz_clk/geqOp_carry__0_n_0
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.118    -0.465    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.159    -0.306    divider_100Hz_clk/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.335    divider_100Hz_clk/value_reg[7]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[4]_i_1_n_4
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.373    divider_100Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[11]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[11]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[8]_i_1__0_n_4
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y91         FDRE                                         r  divider_10Hz_clk/value_reg[11]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_10Hz_clk/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.334    divider_10Hz_clk/value_reg[7]
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[4]_i_1__0_n_4
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y90         FDRE                                         r  divider_10Hz_clk/value_reg[7]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_10Hz_clk/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_100Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_100Hz_clk/value_reg[15]
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_100Hz_clk/value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_100Hz_clk/value_reg[12]_i_1_n_4
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_100Hz_clk/clk_out1
    SLICE_X31Y90         FDRE                                         r  divider_100Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_100Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.570    -0.594    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  divider_10Hz_clk/value_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.333    divider_10Hz_clk/value_reg[15]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.225 r  divider_10Hz_clk/value_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.225    divider_10Hz_clk/value_reg[12]_i_1__0_n_4
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.841    -0.832    divider_10Hz_clk/clk_out1
    SLICE_X33Y92         FDRE                                         r  divider_10Hz_clk/value_reg[15]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.118    -0.477    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.105    -0.372    divider_10Hz_clk/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.571    -0.593    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  divider_10Hz_clk/value_reg[19]/Q
                         net (fo=2, routed)           0.120    -0.332    divider_10Hz_clk/value_reg[19]
    SLICE_X33Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.224 r  divider_10Hz_clk/value_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.224    divider_10Hz_clk/value_reg[16]_i_1__0_n_4
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.842    -0.831    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[19]/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.118    -0.476    
    SLICE_X33Y93         FDRE (Hold_fdre_C_D)         0.105    -0.371    divider_10Hz_clk/value_reg[19]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_10Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_10Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_10Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.334    divider_10Hz_clk/value_reg[3]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.226 r  divider_10Hz_clk/value_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    divider_10Hz_clk/value_reg[0]_i_2__0_n_4
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_10Hz_clk/clk_out1
    SLICE_X33Y89         FDRE                                         r  divider_10Hz_clk/value_reg[3]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105    -0.373    divider_10Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.568    -0.596    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  divider_100Hz_clk/value_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.335    divider_100Hz_clk/value_reg[3]
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  divider_100Hz_clk/value_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.227    divider_100Hz_clk/value_reg[0]_i_2_n_4
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.838    -0.835    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.118    -0.479    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.105    -0.374    divider_100Hz_clk/value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 divider_100Hz_clk/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            divider_100Hz_clk/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_10MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_10MHz_1 rise@0.000ns - clk_out1_clk_wiz_10MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  divider_100Hz_clk/value_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.338    divider_100Hz_clk/value_reg[4]
    SLICE_X31Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.223 r  divider_100Hz_clk/value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.223    divider_100Hz_clk/value_reg[4]_i_1_n_7
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.840    -0.833    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.118    -0.478    
    SLICE_X31Y88         FDRE (Hold_fdre_C_D)         0.105    -0.373    divider_100Hz_clk/value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.150    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           565 Endpoints
Min Delay           565 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.303ns  (logic 6.256ns (47.028%)  route 7.047ns (52.972%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.995     3.449    Top_inst/Register_addr/douta[3]
    SLICE_X8Y96          LUT5 (Prop_lut5_I0_O)        0.124     3.573 r  Top_inst/Register_addr/LEDs_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           1.049     4.621    Top_inst/Kontroler_0/storage_reg[5]_1
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124     4.745 r  Top_inst/Kontroler_0/LEDs_OBUF[13]_inst_i_1/O
                         net (fo=26, routed)          5.004     9.749    LEDs_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.303 r  LEDs_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.303    LEDs[13]
    V14                                                               r  LEDs[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SWs[14]
                            (input port)
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.073ns  (logic 5.375ns (41.115%)  route 7.698ns (58.885%))
  Logic Levels:           5  (BUFG=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SWs[14] (IN)
                         net (fo=0)                   0.000     0.000    SWs[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SWs_IBUF[14]_inst/O
                         net (fo=1, routed)           3.107     4.617    divider_10Hz_clk/SWs_IBUF[1]
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.124     4.741 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.995     5.737    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.861 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     6.441    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.537 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=204, routed)         3.015     9.552    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         3.521    13.073 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000    13.073    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Top_inst/ALU_inst/flags_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.353ns  (logic 4.291ns (34.737%)  route 8.062ns (65.263%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.324     3.778    Top_inst/Register_addr/douta[0]
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     3.902 r  Top_inst/Register_addr/LEDs_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.802     4.704    Top_inst/Kontroler_0/storage_reg[0]_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_1/O
                         net (fo=25, routed)          1.833     6.661    Top_inst/Kontroler_0/source_reg[2]_0[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I3_O)        0.124     6.785 r  Top_inst/Kontroler_0/flags[1]_i_8/O
                         net (fo=2, routed)           0.487     7.272    Top_inst/Register_A/flags_reg[1]
    SLICE_X8Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.867 r  Top_inst/Register_A/result_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.867    Top_inst/Register_A/result_reg[3]_i_5_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.182 f  Top_inst/Register_A/result_reg[5]_i_5/O[3]
                         net (fo=1, routed)           0.644     8.825    Top_inst/Kontroler_0/c0[7]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.307     9.132 f  Top_inst/Kontroler_0/flags[3]_i_3/O
                         net (fo=1, routed)           0.433     9.566    Top_inst/Kontroler_0/flags[3]_i_3_n_0
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.124     9.690 f  Top_inst/Kontroler_0/flags[3]_i_1/O
                         net (fo=4, routed)           1.771    11.461    Top_inst/Kontroler_0/neg
    SLICE_X9Y99          LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  Top_inst/Kontroler_0/flags[2]_i_1/O
                         net (fo=2, routed)           0.768    12.353    Top_inst/ALU_inst/flags_reg[2]_2[2]
    SLICE_X7Y101         FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            Top_inst/ALU_inst/flags_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.163ns  (logic 4.291ns (35.278%)  route 7.872ns (64.722%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.324     3.778    Top_inst/Register_addr/douta[0]
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     3.902 r  Top_inst/Register_addr/LEDs_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.802     4.704    Top_inst/Kontroler_0/storage_reg[0]_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_1/O
                         net (fo=25, routed)          1.833     6.661    Top_inst/Kontroler_0/source_reg[2]_0[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I3_O)        0.124     6.785 r  Top_inst/Kontroler_0/flags[1]_i_8/O
                         net (fo=2, routed)           0.487     7.272    Top_inst/Register_A/flags_reg[1]
    SLICE_X8Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.867 r  Top_inst/Register_A/result_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.867    Top_inst/Register_A/result_reg[3]_i_5_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.182 f  Top_inst/Register_A/result_reg[5]_i_5/O[3]
                         net (fo=1, routed)           0.644     8.825    Top_inst/Kontroler_0/c0[7]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.307     9.132 f  Top_inst/Kontroler_0/flags[3]_i_3/O
                         net (fo=1, routed)           0.433     9.566    Top_inst/Kontroler_0/flags[3]_i_3_n_0
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.124     9.690 f  Top_inst/Kontroler_0/flags[3]_i_1/O
                         net (fo=4, routed)           1.771    11.461    Top_inst/Kontroler_0/neg
    SLICE_X9Y99          LUT6 (Prop_lut6_I2_O)        0.124    11.585 r  Top_inst/Kontroler_0/flags[2]_i_1/O
                         net (fo=2, routed)           0.578    12.163    Top_inst/ALU_inst/flags_reg[2]_2[2]
    SLICE_X7Y101         FDRE                                         r  Top_inst/ALU_inst/flags_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.503ns  (logic 6.254ns (54.365%)  route 5.250ns (45.635%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y39         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y39         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.332     3.786    Top_inst/ALU_inst/storage_reg[6][1]
    SLICE_X8Y96          LUT5 (Prop_lut5_I4_O)        0.124     3.910 r  Top_inst/ALU_inst/LEDs_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           1.198     5.108    Top_inst/Kontroler_0/storage_reg[4]_1
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.124     5.232 r  Top_inst/Kontroler_0/LEDs_OBUF[12]_inst_i_1/O
                         net (fo=25, routed)          2.719     7.952    LEDs_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.503 r  LEDs_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.503    LEDs[12]
    V15                                                               r  LEDs[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 6.272ns (54.829%)  route 5.167ns (45.171%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y39         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y39         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.030     3.484    Top_inst/ALU_inst/storage_reg[6][2]
    SLICE_X8Y96          LUT5 (Prop_lut5_I4_O)        0.124     3.608 r  Top_inst/ALU_inst/LEDs_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           1.028     4.636    Top_inst/Kontroler_0/storage_reg[6]_1
    SLICE_X4Y96          LUT5 (Prop_lut5_I4_O)        0.124     4.760 r  Top_inst/Kontroler_0/LEDs_OBUF[14]_inst_i_1/O
                         net (fo=26, routed)          3.109     7.869    LEDs_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.440 r  LEDs_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.440    LEDs[14]
    V12                                                               r  LEDs[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 6.256ns (54.850%)  route 5.150ns (45.150%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y39         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.885     3.339    Top_inst/Register_addr/storage_reg[7]_0[1]
    SLICE_X7Y97          LUT5 (Prop_lut5_I2_O)        0.124     3.463 r  Top_inst/Register_addr/LEDs_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.731     4.193    Top_inst/Kontroler_0/storage_reg[1]_0
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.124     4.317 r  Top_inst/Kontroler_0/LEDs_OBUF[9]_inst_i_1/O
                         net (fo=26, routed)          3.534     7.852    LEDs_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.406 r  LEDs_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.406    LEDs[9]
    T15                                                               r  LEDs[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.263ns  (logic 6.250ns (55.488%)  route 5.013ns (44.512%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1                     0.000     0.000 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     2.454 r  Top_inst/RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.324     3.778    Top_inst/Register_addr/douta[0]
    SLICE_X9Y97          LUT5 (Prop_lut5_I0_O)        0.124     3.902 r  Top_inst/Register_addr/LEDs_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.802     4.704    Top_inst/Kontroler_0/storage_reg[0]_0
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124     4.828 r  Top_inst/Kontroler_0/LEDs_OBUF[8]_inst_i_1/O
                         net (fo=25, routed)          2.887     7.715    LEDs_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.263 r  LEDs_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.263    LEDs[8]
    V16                                                               r  LEDs[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.211ns  (logic 6.271ns (55.937%)  route 4.940ns (44.063%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y39         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
    RAMB18_X0Y39         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           1.012     3.466    Top_inst/Register_addr/storage_reg[7]_0[4]
    SLICE_X8Y96          LUT5 (Prop_lut5_I2_O)        0.124     3.590 r  Top_inst/Register_addr/LEDs_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.523     4.113    Top_inst/Kontroler_0/storage_reg[7]_1
    SLICE_X5Y96          LUT5 (Prop_lut5_I4_O)        0.124     4.237 r  Top_inst/Kontroler_0/LEDs_OBUF[15]_inst_i_1/O
                         net (fo=26, routed)          3.405     7.642    LEDs_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.211 r  LEDs_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.211    LEDs[15]
    V11                                                               r  LEDs[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            LEDs[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.013ns  (logic 6.254ns (56.789%)  route 4.759ns (43.211%))
  Logic Levels:           4  (LUT5=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y39         RAMB18E1                     0.000     0.000 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     2.454 r  Top_inst/ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.775     3.229    Top_inst/Register_addr/storage_reg[7]_0[2]
    SLICE_X9Y97          LUT5 (Prop_lut5_I2_O)        0.124     3.353 r  Top_inst/Register_addr/LEDs_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.802     4.155    Top_inst/Kontroler_0/storage_reg[2]_0
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124     4.279 r  Top_inst/Kontroler_0/LEDs_OBUF[10]_inst_i_1/O
                         net (fo=25, routed)          3.182     7.461    LEDs_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.013 r  LEDs_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.013    LEDs[10]
    U14                                                               r  LEDs[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Top_inst/IO_logic_0/enabled_pr_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA_IOBUF[7]_inst_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE                         0.000     0.000 r  Top_inst/IO_logic_0/enabled_pr_reg[7]/C
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Top_inst/IO_logic_0/enabled_pr_reg[7]/Q
                         net (fo=4, routed)           0.076     0.217    Top_inst/Kontroler_0/enabled_pr_reg[7]_1[7]
    SLICE_X1Y106         LUT6 (Prop_lut6_I1_O)        0.045     0.262 r  Top_inst/Kontroler_0/JA_IOBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.262    Top_inst_n_33
    SLICE_X1Y106         FDRE                                         r  JA_IOBUF[7]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.151ns (51.795%)  route 0.141ns (48.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=13, routed)          0.141     0.292    Top_inst/Register_inst/E[0]
    SLICE_X5Y103         FDCE                                         r  Top_inst/Register_inst/storage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.151ns (51.795%)  route 0.141ns (48.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=13, routed)          0.141     0.292    Top_inst/Register_inst/E[0]
    SLICE_X5Y103         FDCE                                         r  Top_inst/Register_inst/storage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.151ns (51.795%)  route 0.141ns (48.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=13, routed)          0.141     0.292    Top_inst/Register_inst/E[0]
    SLICE_X5Y103         FDCE                                         r  Top_inst/Register_inst/storage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Kontroler_0/inst_in_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/Register_inst/storage_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.151ns (51.795%)  route 0.141ns (48.205%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDRE                         0.000     0.000 r  Top_inst/Kontroler_0/inst_in_reg/C
    SLICE_X6Y102         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  Top_inst/Kontroler_0/inst_in_reg/Q
                         net (fo=13, routed)          0.141     0.292    Top_inst/Register_inst/E[0]
    SLICE_X5Y103         FDCE                                         r  Top_inst/Register_inst/storage_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/input_logic_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/input_logic_0/data_out_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.472%)  route 0.156ns (52.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  Top_inst/input_logic_0/FSM_onehot_state_reg[1]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Top_inst/input_logic_0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.156     0.297    Top_inst/input_logic_0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y96          FDRE                                         r  Top_inst/input_logic_0/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/input_logic_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Top_inst/input_logic_0/data_out_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.472%)  route 0.156ns (52.528%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  Top_inst/input_logic_0/FSM_onehot_state_reg[1]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Top_inst/input_logic_0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.156     0.297    Top_inst/input_logic_0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y96          FDRE                                         r  Top_inst/input_logic_0/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/IO_logic_0/enabled_pr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA_IOBUF[2]_inst_i_1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE                         0.000     0.000 r  Top_inst/IO_logic_0/enabled_pr_reg[2]/C
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  Top_inst/IO_logic_0/enabled_pr_reg[2]/Q
                         net (fo=4, routed)           0.083     0.211    Top_inst/Kontroler_0/enabled_pr_reg[7]_1[2]
    SLICE_X3Y108         LUT6 (Prop_lut6_I1_O)        0.099     0.310 r  Top_inst/Kontroler_0/JA_IOBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.310    Top_inst_n_38
    SLICE_X3Y108         FDRE                                         r  JA_IOBUF[2]_inst_i_1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/Register_out/storage_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg7_sys_inst/number_to_digits_inst/dig3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.371%)  route 0.133ns (41.629%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  Top_inst/Register_out/storage_reg[7]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Top_inst/Register_out/storage_reg[7]/Q
                         net (fo=13, routed)          0.133     0.274    Top_inst/Register_out/storage[7]
    SLICE_X3Y93          LUT2 (Prop_lut2_I1_O)        0.045     0.319 r  Top_inst/Register_out/dig3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    seg7_sys_inst/number_to_digits_inst/dig3_reg[0]_1[0]
    SLICE_X3Y93          FDRE                                         r  seg7_sys_inst/number_to_digits_inst/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Top_inst/input_logic_0/saved_reg/G
                            (positive level-sensitive latch)
  Destination:            Top_inst/input_logic_0/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.203ns (62.358%)  route 0.123ns (37.642%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          LDCE                         0.000     0.000 r  Top_inst/input_logic_0/saved_reg/G
    SLICE_X3Y97          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Top_inst/input_logic_0/saved_reg/Q
                         net (fo=10, routed)          0.123     0.281    Top_inst/input_logic_0/saved
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.045     0.326 r  Top_inst/input_logic_0/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    Top_inst/input_logic_0/data_out[0]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Top_inst/input_logic_0/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_10Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 4.321ns (43.230%)  route 5.674ns (56.770%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.640    -0.900    divider_10Hz_clk/clk_out1
    SLICE_X32Y92         FDRE                                         r  divider_10Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  divider_10Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           1.084     0.640    divider_10Hz_clk/clk_out_reg_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     0.764 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.995     1.759    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     2.463    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.559 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=204, routed)         3.015     5.574    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         3.521     9.095 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.095    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_100Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.502ns (50.769%)  route 1.456ns (49.231%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  divider_100Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           0.104    -0.328    divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1_1
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.283 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.392     0.110    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.155 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     0.367    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.393 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=204, routed)         0.748     1.141    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         1.222     2.363 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     2.363    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_10MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_10Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 4.321ns (43.230%)  route 5.674ns (56.770%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.640    -0.900    divider_10Hz_clk/clk_out1
    SLICE_X32Y92         FDRE                                         r  divider_10Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  divider_10Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           1.084     0.640    divider_10Hz_clk/clk_out_reg_n_0
    SLICE_X32Y89         LUT6 (Prop_lut6_I0_O)        0.124     0.764 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.995     1.759    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.883 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.580     2.463    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.559 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=204, routed)         3.015     5.574    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         3.521     9.095 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     9.095    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_100Hz_clk/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.502ns (50.769%)  route 1.456ns (49.231%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.569    -0.595    divider_100Hz_clk/clk_out1
    SLICE_X30Y89         FDRE                                         r  divider_100Hz_clk/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  divider_100Hz_clk/clk_out_reg/Q
                         net (fo=1, routed)           0.104    -0.328    divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1_1
    SLICE_X32Y89         LUT6 (Prop_lut6_I5_O)        0.045    -0.283 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_2/O
                         net (fo=1, routed)           0.392     0.110    divider_10Hz_clk/p_0_in
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.155 r  divider_10Hz_clk/RGB1_G_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     0.367    RGB1_G_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.393 r  RGB1_G_OBUF_BUFG_inst/O
                         net (fo=204, routed)         0.748     1.141    RGB1_G_OBUF_BUFG
    M16                  OBUF (Prop_obuf_I_O)         1.222     2.363 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     2.363    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_10MHz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_10MHz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clkfbout_clk_wiz_10MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    main_clk/inst/clkfbout_buf_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  main_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_10MHz

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[1]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[2]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[5]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[6]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_10Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 1.636ns (24.855%)  route 4.945ns (75.145%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_10Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.150     5.756 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     6.581    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    -1.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_10Hz_clk/value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 1.636ns (24.855%)  route 4.945ns (75.145%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_10Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.150     5.756 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     6.581    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    -1.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/clk_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.281%)  route 0.676ns (72.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.676     0.930    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X1Y94          FDRE                                         r  divider_7seg_disp_clk/clk_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider_7seg_disp_clk/clk_out_reg/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[4]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[5]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[6]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[7]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[10]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[11]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[8]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[9]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.297ns (18.303%)  route 1.324ns (81.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.415     1.620    divider_7seg_disp_clk/clear
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.876    -0.797    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_10MHz_1

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[0]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[1]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[2]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 1.610ns (23.933%)  route 5.117ns (76.067%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.996     6.726    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.516    -1.504    divider_100Hz_clk/clk_out1
    SLICE_X31Y87         FDRE                                         r  divider_100Hz_clk/value_reg[3]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[4]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[5]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[6]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_100Hz_clk/value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.677ns  (logic 1.610ns (24.108%)  route 5.068ns (75.892%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_100Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.124     5.730 r  divider_100Hz_clk/value[0]_i_1/O
                         net (fo=17, routed)          0.947     6.677    divider_100Hz_clk/value[0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.517    -1.503    divider_100Hz_clk/clk_out1
    SLICE_X31Y88         FDRE                                         r  divider_100Hz_clk/value_reg[7]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_10Hz_clk/value_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 1.636ns (24.855%)  route 4.945ns (75.145%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_10Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.150     5.756 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     6.581    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    -1.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[16]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_10Hz_clk/value_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 1.636ns (24.855%)  route 4.945ns (75.145%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         4.121     5.606    divider_10Hz_clk/BTU_IBUF
    SLICE_X34Y90         LUT2 (Prop_lut2_I0_O)        0.150     5.756 r  divider_10Hz_clk/value[0]_i_1__0/O
                         net (fo=20, routed)          0.825     6.581    divider_10Hz_clk/value[0]_i_1__0_n_0
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          1.520    -1.500    divider_10Hz_clk/clk_out1
    SLICE_X33Y93         FDRE                                         r  divider_10Hz_clk/value_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/clk_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.254ns (27.281%)  route 0.676ns (72.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.676     0.930    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X1Y94          FDRE                                         r  divider_7seg_disp_clk/clk_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X1Y94          FDRE                                         r  divider_7seg_disp_clk/clk_out_reg/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[4]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[5]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[6]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.297ns (19.668%)  route 1.211ns (80.332%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.302     1.508    divider_7seg_disp_clk/clear
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y93          FDRE                                         r  divider_7seg_disp_clk/value_reg[7]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[10]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[11]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[8]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.297ns (18.876%)  route 1.275ns (81.124%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.366     1.571    divider_7seg_disp_clk/clear
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.877    -0.796    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y94          FDRE                                         r  divider_7seg_disp_clk/value_reg[9]/C

Slack:                    inf
  Source:                 BTU
                            (input port)
  Destination:            divider_7seg_disp_clk/value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_10MHz_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.297ns (18.303%)  route 1.324ns (81.697%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTU (IN)
                         net (fo=0)                   0.000     0.000    BTU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTU_IBUF_inst/O
                         net (fo=191, routed)         0.909     1.162    divider_7seg_disp_clk/BTU_IBUF
    SLICE_X5Y97          LUT2 (Prop_lut2_I0_O)        0.043     1.205 r  divider_7seg_disp_clk/value[0]_i_1__2/O
                         net (fo=14, routed)          0.415     1.620    divider_7seg_disp_clk/clear
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_10MHz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_10MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_10MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=78, routed)          0.876    -0.797    divider_7seg_disp_clk/clk_out1
    SLICE_X0Y92          FDRE                                         r  divider_7seg_disp_clk/value_reg[0]/C





