

================================================================
== Vitis HLS Report for 'kernel_wrapper'
================================================================
* Date:           Thu Jul  4 07:55:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    65706|    65706|  0.329 ms|  0.329 ms|  41035|  41035|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %in_r" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 8 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_r_c = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 9 'alloca' 'out_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_buf_V = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:37]   --->   Operation 10 'alloca' 'in_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_buf_V = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 11 'alloca' 'out_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_buf_V_1 = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 12 'alloca' 'out_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_buf_V_2 = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 13 'alloca' 'out_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_buf_V_3 = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 14 'alloca' 'out_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_buf_V_4 = alloca i64 1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:38]   --->   Operation 15 'alloca' 'out_buf_V_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 16 [2/2] (3.65ns)   --->   "%call_ln43 = call void @read_input, i512 %gmem0, i64 %in_r_read, i256 %in_buf_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:43]   --->   Operation 16 'call' 'call_ln43' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln43 = call void @read_input, i512 %gmem0, i64 %in_r_read, i256 %in_buf_V" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:43]   --->   Operation 17 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln44 = call void @run_inference, i256 %in_buf_V, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:44]   --->   Operation 18 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 19 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %out_r" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 19 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 20 [1/1] (1.41ns)   --->   "%call_ln42 = call void @entry_proc, i64 %out_r_read, i64 %out_r_c" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 20 'call' 'call_ln42' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln44 = call void @run_inference, i256 %in_buf_V, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:44]   --->   Operation 21 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln45 = call void @write_result, i16 %gmem1, i64 %out_r_c, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:45]   --->   Operation 22 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @out_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %out_r_c, i64 %out_r_c" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln42 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 24 'specinterface' 'specinterface_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln42 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42]   --->   Operation 25 'specdataflowpipeline' 'specdataflowpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln36 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:36]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln36 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:36]   --->   Operation 27 'specinterface' 'specinterface_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_15, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_4, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln45 = call void @write_result, i16 %gmem1, i64 %out_r_c, i16 %out_buf_V, i16 %out_buf_V_1, i16 %out_buf_V_2, i16 %out_buf_V_3, i16 %out_buf_V_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:45]   --->   Operation 37 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:46]   --->   Operation 38 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read operation ('in_r_read', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42) on port 'in_r' (/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42) [8]  (1 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln43', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:43) to 'read_input' [31]  (3.65 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.41ns
The critical path consists of the following:
	wire read operation ('out_r_read', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42) on port 'out_r' (/home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42) [7]  (1 ns)
	'call' operation ('call_ln42', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/kernel_wrapper.cpp:42) to 'entry_proc' [30]  (1.41 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
