Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 24 09:29:43 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2p0/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sd/c2/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.901        0.000                      0                  301        0.233        0.000                      0                  301        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.901        0.000                      0                  301        0.233        0.000                      0                  301        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.014ns (21.982%)  route 3.599ns (78.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.983     9.755    counter_1[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[29]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.014ns (21.982%)  route 3.599ns (78.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.983     9.755    counter_1[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.014ns (21.982%)  route 3.599ns (78.018%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.983     9.755    counter_1[31]_i_1_n_0
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[31]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y92         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.014ns (22.084%)  route 3.577ns (77.916%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.962     9.733    counter_1[31]_i_1_n_0
    SLICE_X59Y85         FDSE                                         r  counter_1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y85         FDSE                                         r  counter_1_reg[1]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDSE (Setup_fdse_C_S)       -0.429    14.652    counter_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.014ns (22.084%)  route 3.577ns (77.916%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.962     9.733    counter_1[31]_i_1_n_0
    SLICE_X59Y85         FDSE                                         r  counter_1_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y85         FDSE                                         r  counter_1_reg[2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDSE (Setup_fdse_C_S)       -0.429    14.652    counter_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.014ns (22.084%)  route 3.577ns (77.916%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.962     9.733    counter_1[31]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  counter_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  counter_1_reg[3]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429    14.652    counter_1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.014ns (22.084%)  route 3.577ns (77.916%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.962     9.733    counter_1[31]_i_1_n_0
    SLICE_X59Y85         FDRE                                         r  counter_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y85         FDRE (Setup_fdre_C_R)       -0.429    14.652    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.014ns (22.876%)  route 3.419ns (77.124%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.803     9.574    counter_1[31]_i_1_n_0
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
                         clock pessimism              0.297    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X60Y87         FDSE (Setup_fdse_C_S)       -0.524    14.583    counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.014ns (22.669%)  route 3.459ns (77.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.844     9.615    counter_1[31]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  counter_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  counter_1_reg[25]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y91         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 counter_1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.014ns (22.669%)  route 3.459ns (77.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y87         FDSE                                         r  counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDSE (Prop_fdse_C_Q)         0.518     5.660 f  counter_1_reg[0]/Q
                         net (fo=3, routed)           1.250     6.910    counter_1[0]
    SLICE_X60Y87         LUT4 (Prop_lut4_I2_O)        0.124     7.034 f  counter_1[31]_i_13/O
                         net (fo=1, routed)           0.286     7.321    counter_1[31]_i_13_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.445 f  counter_1[31]_i_12/O
                         net (fo=1, routed)           0.415     7.860    counter_1[31]_i_12_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.984 f  counter_1[31]_i_6/O
                         net (fo=1, routed)           0.664     8.647    counter_1[31]_i_6_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.771 r  counter_1[31]_i_1/O
                         net (fo=32, routed)          0.844     9.615    counter_1[31]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  counter_1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.507    14.848    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  counter_1_reg[26]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y91         FDRE (Setup_fdre_C_R)       -0.429    14.656    counter_1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.242ns (64.095%)  route 0.136ns (35.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  counter_2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  counter_2_reg[31]/Q
                         net (fo=4, routed)           0.136     1.719    counter_2[31]
    SLICE_X56Y66         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.101     1.820 r  clk6p25m_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000     1.820    clk6p25m_reg_i_1_n_1
    SLICE_X56Y66         FDRE                                         r  clk6p25m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.827     1.955    CLK100MHZ_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  clk6p25m_reg/C
                         clock pessimism             -0.497     1.458    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.129     1.587    clk6p25m_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_1_reg[29]/Q
                         net (fo=4, routed)           0.079     1.694    counter_1[29]
    SLICE_X59Y92         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.818 r  counter_1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.818    counter_1_reg[31]_i_2_n_6
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  counter_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_1_reg[23]/Q
                         net (fo=4, routed)           0.079     1.694    counter_1[23]
    SLICE_X59Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.821 r  counter_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    counter_1_reg[24]_i_1_n_4
    SLICE_X59Y90         FDRE                                         r  counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  counter_1_reg[24]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X59Y90         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_2_reg[7]/Q
                         net (fo=4, routed)           0.079     1.666    counter_2[7]
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.793 r  counter_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    counter_2_reg[8]_i_1_n_4
    SLICE_X57Y62         FDRE                                         r  counter_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  counter_2_reg[8]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.079     1.667    counter_2[3]
    SLICE_X57Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.794 r  counter_2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    counter_2_reg[4]_i_1_n_4
    SLICE_X57Y61         FDRE                                         r  counter_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.832     1.960    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.105     1.552    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  counter_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_2_reg[9]/Q
                         net (fo=4, routed)           0.090     1.676    counter_2[9]
    SLICE_X57Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.800 r  counter_2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.800    counter_2_reg[12]_i_1_n_6
    SLICE_X57Y63         FDRE                                         r  counter_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  counter_2_reg[10]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_1_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y87         FDSE                                         r  counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  counter_1_reg[9]/Q
                         net (fo=5, routed)           0.090     1.703    counter_1[9]
    SLICE_X59Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.827 r  counter_1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    counter_1_reg[11]_i_1_n_6
    SLICE_X59Y87         FDRE                                         r  counter_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  counter_1_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.590     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  counter_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_1_reg[13]/Q
                         net (fo=4, routed)           0.090     1.704    counter_1[13]
    SLICE_X59Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.828 r  counter_1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.828    counter_1_reg[16]_i_1_n_6
    SLICE_X59Y88         FDRE                                         r  counter_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  counter_1_reg[14]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.563     1.446    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  counter_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_2_reg[5]/Q
                         net (fo=4, routed)           0.090     1.677    counter_2[5]
    SLICE_X57Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.801 r  counter_2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.801    counter_2_reg[8]_i_1_n_6
    SLICE_X57Y62         FDRE                                         r  counter_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  counter_2_reg[6]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.551    counter_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.584%)  route 0.090ns (25.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  counter_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_2_reg[13]/Q
                         net (fo=4, routed)           0.090     1.677    counter_2[13]
    SLICE_X57Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.801 r  counter_2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.801    counter_2_reg[16]_i_1_n_6
    SLICE_X57Y64         FDRE                                         r  counter_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     1.957    CLK100MHZ_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  counter_2_reg[14]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.105     1.550    counter_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y89   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y90   ac/sclk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94   bl/c1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   ac/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   ac/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   ac/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   ac/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   c2p0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c2p0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c2p0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   c2p0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   clk20k_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   c2p0/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y91   counter_1_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y91   counter_1_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y91   counter_1_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y91   counter_1_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   counter_1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   counter_1_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y92   counter_1_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y63   counter_2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   counter_2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64   counter_2_reg[14]/C



