
--------------------------
 Variant Name: SimpleMixedLoadPmos
 Number of circuits: 7
--------------------------
📁Load[p, 1][#instances=1,#ports=4]: [Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1),innerLoad1(/innerLoad1)]
└── LoadPart1[#ports=4]: [Inner(/innerLoad1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 1][#instances=2,#ports=4]: [Inner(/inner),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=3]: [In(/out1),Out(/inner),Source(/source)]
        │   └── 📁VoltageBias[p, 2][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        │       └── Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        │           └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=3]: [In(/inner),Out(/out2),Source(/source)]
            └── 📁CurrentBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
                └── Transistor[#ports=3]: [Drain(/out),Gate(/in),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 2][#instances=1,#ports=5]: [InnerSourceLoad1(/innerSourceLoad1),InnerTransistorStack2Load1(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
└── LoadPart1[#ports=5]: [InnerSource(/innerSourceLoad1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 2][#instances=2,#ports=5]: [InnerSource(/innerSource),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=3]: [In(/out1),Out(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 1][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        │       └── Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/out1),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 3][#instances=1,#ports=6]: [InnerOutputLoad1(/innerOutputLoad1),InnerSourceLoad1(/innerSourceLoad1),InnerTransistorStack2Load1(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
└── LoadPart1[#ports=6]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 3][#instances=2,#ports=6]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=3]: [In(/out1),Out(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 2][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        │       └── Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        │           └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 4][#instances=1,#ports=7]: [InnerOutputLoad1(/innerOutputLoad1),InnerSourceLoad1(/innerSourceLoad1),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack2Load1(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
└── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 4][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 3][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 5][#instances=1,#ports=7]: [InnerOutputLoad1(/innerOutputLoad1),InnerSourceLoad1(/innerSourceLoad1),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack2Load1(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
└── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 5][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 4][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 6][#instances=1,#ports=7]: [InnerOutputLoad1(/innerOutputLoad1),InnerSourceLoad1(/innerSourceLoad1),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack2Load1(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
└── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 6][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 5][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/outSource),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/outSource),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 3][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
📁Load[p, 7][#instances=1,#ports=7]: [InnerOutputLoad1(/innerOutputLoad1),InnerSourceLoad1(/innerSourceLoad1),InnerTransistorStack1Load1(/innerTransistorStack1Load1),InnerTransistorStack2Load1(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
└── LoadPart1[#ports=7]: [InnerOutput(/innerOutputLoad1),InnerSource(/innerSourceLoad1),InnerTransistorStack1(/innerTransistorStack1Load1),InnerTransistorStack2(/innerTransistorStack2Load1),Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    └── 📁LoadPart[p, 7][#instances=2,#ports=7]: [InnerOutput(/innerOutput),InnerSource(/innerSource),InnerTransistorStack1(/innerTransistorStack1),InnerTransistorStack2(/innerTransistorStack2),Out1(/out1),Out2(/out2),Source(/source)]
        ├── TransistorStack1[#ports=5]: [In(/out1),Inner(/innerTransistorStack1),OutInput(/innerOutput),OutSource(/innerSource),Source(/source)]
        │   └── 📁VoltageBias[p, 6][#instances=2,#ports=5]: [In(/in),Inner(/inner),OutInput(/outInput),OutSource(/in),Source(/source)]
        │       ├── OutputTransistor[#ports=3]: [Drain(/in),Gate(/outInput),Source(/inner)]
        │       │   └── 📁DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        │       └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/in),Source(/source)]
        │           └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
        └── TransistorStack2[#ports=5]: [Out(/out2),Source(/source),inOutput(/innerOutput),inSource(/innerSource),inner(/innerTransistorStack2)]
            └── 📁CurrentBias[p, 2][#instances=2,#ports=5]: [Out(/out),Source(/source),inOutput(/inOutput),inSource(/inSource),inner(/inner)]
                ├── OutputTransistor[#ports=3]: [Drain(/out),Gate(/inOutput),Source(/inner)]
                │   └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]
                └── SourceTransistor[#ports=3]: [Drain(/inner),Gate(/inSource),Source(/source)]
                    └── 📁NormalTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/gate),Source(/source)]

++++++++++++++++++++++++
********************************************************************************************************