library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Display_7 is
	Port(
		i_opcao	: in std_logic;
		i_rst		: in std_logic;
		o_display: out std_logic_vector
	);
end Display_7

architecture Behavioral of Display_7 is

begin
	
end Behavioral;