5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (elsif1.vcd) 2 -o (elsif1.cdd) 2 -v (elsif1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 elsif1.v 3 28 1
2 1 3d 7 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 5 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 7 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 elsif1.v 0 17 1
2 2 0 9 50008 1 21004 0 0 1 16 0 0
2 3 1 9 10001 0 1410 0 0 1 1 a
2 4 37 9 10008 1 16 2 3
2 5 0 10 50008 1 21008 0 0 1 16 1 0
2 6 1 10 10001 0 1410 0 0 1 1 a
2 7 37 10 10008 1 1a 5 6
4 4 9 1 11 7 7 4
4 7 10 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 elsif1.v 0 26 1
