[Inputs]
LOAD
DB_BUS_ENABLE
ADL_BUS_ENABLE
ADH_BUS_ENABLE
=DATA[7:0]=
[Outputs]
=DB_OUT[7:0]=
=ADL_OUT[7:0]=
=ADH_OUT[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel reg_DL

