 
****************************************
Report : qor
Design : AES_Encryption
Version: O-2018.06-SP1
Date   : Mon Sep  8 11:05:50 2025
****************************************


  Timing Path Group 'INREG'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          0.72
  Critical Path Slack:           0.07
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REG2REG'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.81
  Critical Path Slack:           0.08
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:       -222.63
  No. of Hold Violations:     4576.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.03
  Critical Path Slack:           0.77
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        300
  Hierarchical Port Count:      30408
  Leaf Cell Count:             116005
  Buf/Inv Cell Count:           24109
  Buf Cell Count:               15438
  Inv Cell Count:                8671
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    109605
  Sequential Cell Count:         6400
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    32694.561832
  Noncombinational Area:  6819.840240
  Buf/Inv Area:           5652.652913
  Total Buffer Area:          4112.68
  Total Inverter Area:        1539.97
  Macro/Black Box Area:      0.000000
  Net Area:              84371.784070
  -----------------------------------
  Cell Area:             39514.402073
  Design Area:          123886.186142


  Design Rules
  -----------------------------------
  Total Number of Nets:        116263
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.62
  Logic Optimization:                158.56
  Mapping Optimization:              793.68
  -----------------------------------------
  Overall Compile Time:             1156.55
  Overall Compile Wall Clock Time:  1173.08

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.07  TNS: 222.63  Number of Violating Paths: 4576

  --------------------------------------------------------------------


1
