// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_codeRepl320123_proc.h"
#include "dense_resource_ap_ufixed_ap_fixed_config2_s.h"
#include "normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.h"
#include "relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s.h"
#include "Block_codeRepl320123320129_proc72.h"
#include "fifo_w2520_d2_A.h"
#include "fifo_w20_d2_A.h"
#include "fifo_w5_d2_A.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 45
    sc_in< sc_lv<128> > link_in_0_V;
    sc_in< sc_lv<128> > link_in_1_V;
    sc_in< sc_lv<128> > link_in_2_V;
    sc_in< sc_lv<128> > link_in_3_V;
    sc_in< sc_lv<128> > link_in_4_V;
    sc_in< sc_lv<128> > link_in_5_V;
    sc_in< sc_lv<128> > link_in_6_V;
    sc_in< sc_lv<128> > link_in_7_V;
    sc_in< sc_lv<128> > link_in_8_V;
    sc_in< sc_lv<128> > link_in_9_V;
    sc_in< sc_lv<128> > link_in_10_V;
    sc_in< sc_lv<128> > link_in_11_V;
    sc_in< sc_lv<128> > link_in_12_V;
    sc_in< sc_lv<128> > link_in_13_V;
    sc_in< sc_lv<128> > link_in_14_V;
    sc_in< sc_lv<128> > link_in_15_V;
    sc_in< sc_lv<128> > link_in_16_V;
    sc_in< sc_lv<128> > link_in_17_V;
    sc_in< sc_lv<128> > link_in_18_V;
    sc_in< sc_lv<128> > link_in_19_V;
    sc_in< sc_lv<128> > link_in_20_V;
    sc_in< sc_lv<128> > link_in_21_V;
    sc_in< sc_lv<128> > link_in_22_V;
    sc_in< sc_lv<128> > link_in_23_V;
    sc_in< sc_lv<128> > link_in_24_V;
    sc_in< sc_lv<128> > link_in_25_V;
    sc_in< sc_lv<128> > link_in_26_V;
    sc_in< sc_lv<128> > link_in_27_V;
    sc_in< sc_lv<128> > link_in_28_V;
    sc_in< sc_lv<128> > link_in_29_V;
    sc_in< sc_lv<128> > link_in_30_V;
    sc_in< sc_lv<128> > link_in_31_V;
    sc_in< sc_lv<128> > link_in_32_V;
    sc_in< sc_lv<128> > link_in_33_V;
    sc_in< sc_lv<128> > link_in_34_V;
    sc_in< sc_lv<128> > link_in_35_V;
    sc_in< sc_lv<128> > link_out_0_V_i;
    sc_out< sc_lv<128> > link_out_0_V_o;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > link_out_0_V_o_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Block_codeRepl320123_proc* Block_codeRepl320123_proc_U0;
    dense_resource_ap_ufixed_ap_fixed_config2_s* dense_resource_ap_ufixed_ap_fixed_config2_U0;
    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s* normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0;
    relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s* relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0;
    Block_codeRepl320123320129_proc72* Block_codeRepl320123320129_proc72_U0;
    fifo_w2520_d2_A* Inputs_V_channel_U;
    fifo_w20_d2_A* layer2_out_0_V_U;
    fifo_w20_d2_A* layer2_out_1_V_U;
    fifo_w20_d2_A* layer2_out_2_V_U;
    fifo_w20_d2_A* layer2_out_3_V_U;
    fifo_w20_d2_A* layer2_out_4_V_U;
    fifo_w20_d2_A* layer2_out_5_V_U;
    fifo_w20_d2_A* layer2_out_6_V_U;
    fifo_w20_d2_A* layer2_out_7_V_U;
    fifo_w20_d2_A* layer2_out_8_V_U;
    fifo_w20_d2_A* layer2_out_9_V_U;
    fifo_w20_d2_A* layer2_out_10_V_U;
    fifo_w20_d2_A* layer2_out_11_V_U;
    fifo_w20_d2_A* layer2_out_12_V_U;
    fifo_w20_d2_A* layer2_out_13_V_U;
    fifo_w20_d2_A* layer2_out_14_V_U;
    fifo_w20_d2_A* layer4_out_0_V_U;
    fifo_w20_d2_A* layer4_out_1_V_U;
    fifo_w20_d2_A* layer4_out_2_V_U;
    fifo_w20_d2_A* layer4_out_3_V_U;
    fifo_w20_d2_A* layer4_out_4_V_U;
    fifo_w20_d2_A* layer4_out_5_V_U;
    fifo_w20_d2_A* layer4_out_6_V_U;
    fifo_w20_d2_A* layer4_out_7_V_U;
    fifo_w20_d2_A* layer4_out_8_V_U;
    fifo_w20_d2_A* layer4_out_9_V_U;
    fifo_w20_d2_A* layer4_out_10_V_U;
    fifo_w20_d2_A* layer4_out_11_V_U;
    fifo_w20_d2_A* layer4_out_12_V_U;
    fifo_w20_d2_A* layer4_out_13_V_U;
    fifo_w20_d2_A* layer4_out_14_V_U;
    fifo_w5_d2_A* layer5_out_0_V_U;
    fifo_w5_d2_A* layer5_out_1_V_U;
    fifo_w5_d2_A* layer5_out_2_V_U;
    fifo_w5_d2_A* layer5_out_3_V_U;
    fifo_w5_d2_A* layer5_out_4_V_U;
    fifo_w5_d2_A* layer5_out_5_V_U;
    fifo_w5_d2_A* layer5_out_6_V_U;
    fifo_w5_d2_A* layer5_out_7_V_U;
    fifo_w5_d2_A* layer5_out_8_V_U;
    fifo_w5_d2_A* layer5_out_9_V_U;
    fifo_w5_d2_A* layer5_out_10_V_U;
    fifo_w5_d2_A* layer5_out_11_V_U;
    fifo_w5_d2_A* layer5_out_12_V_U;
    fifo_w5_d2_A* layer5_out_13_V_U;
    fifo_w5_d2_A* layer5_out_14_V_U;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_ap_start;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_ap_done;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_ap_ready;
    sc_signal< sc_lv<2520> > Block_codeRepl320123_proc_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_Inputs_V_channel;
    sc_signal< sc_logic > Inputs_V_channel_full_n;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_start;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_idle;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_ready;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_0;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_1;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_2;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_3;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_4;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_5;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_6;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_7;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_8;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_9;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_10;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_11;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_12;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_13;
    sc_signal< sc_lv<20> > dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_14;
    sc_signal< sc_logic > ap_channel_done_layer2_out_14_V;
    sc_signal< sc_logic > layer2_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_13_V;
    sc_signal< sc_logic > layer2_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_12_V;
    sc_signal< sc_logic > layer2_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_11_V;
    sc_signal< sc_logic > layer2_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_10_V;
    sc_signal< sc_logic > layer2_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_9_V;
    sc_signal< sc_logic > layer2_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_8_V;
    sc_signal< sc_logic > layer2_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_7_V;
    sc_signal< sc_logic > layer2_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_6_V;
    sc_signal< sc_logic > layer2_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_5_V;
    sc_signal< sc_logic > layer2_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_4_V;
    sc_signal< sc_logic > layer2_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_3_V;
    sc_signal< sc_logic > layer2_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_2_V;
    sc_signal< sc_logic > layer2_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_1_V;
    sc_signal< sc_logic > layer2_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_0_V;
    sc_signal< sc_logic > layer2_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_2;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_3;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_4;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_5;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_6;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_7;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_8;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_9;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_10;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_11;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_12;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_13;
    sc_signal< sc_lv<20> > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_14;
    sc_signal< sc_logic > ap_channel_done_layer4_out_14_V;
    sc_signal< sc_logic > layer4_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_13_V;
    sc_signal< sc_logic > layer4_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_12_V;
    sc_signal< sc_logic > layer4_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_11_V;
    sc_signal< sc_logic > layer4_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_10_V;
    sc_signal< sc_logic > layer4_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_9_V;
    sc_signal< sc_logic > layer4_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_8_V;
    sc_signal< sc_logic > layer4_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_7_V;
    sc_signal< sc_logic > layer4_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_6_V;
    sc_signal< sc_logic > layer4_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_5_V;
    sc_signal< sc_logic > layer4_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_4_V;
    sc_signal< sc_logic > layer4_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_3_V;
    sc_signal< sc_logic > layer4_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_2_V;
    sc_signal< sc_logic > layer4_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_1_V;
    sc_signal< sc_logic > layer4_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_0_V;
    sc_signal< sc_logic > layer4_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_0;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_1;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_2;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_3;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_4;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_5;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_6;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_7;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_8;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_9;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_10;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_11;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_12;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_13;
    sc_signal< sc_lv<5> > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_14;
    sc_signal< sc_logic > ap_channel_done_layer5_out_14_V;
    sc_signal< sc_logic > layer5_out_14_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_14_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_14_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_13_V;
    sc_signal< sc_logic > layer5_out_13_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_13_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_13_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_12_V;
    sc_signal< sc_logic > layer5_out_12_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_12_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_12_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_11_V;
    sc_signal< sc_logic > layer5_out_11_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_11_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_11_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_10_V;
    sc_signal< sc_logic > layer5_out_10_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_10_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_10_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_9_V;
    sc_signal< sc_logic > layer5_out_9_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_9_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_9_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_8_V;
    sc_signal< sc_logic > layer5_out_8_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_8_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_8_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_7_V;
    sc_signal< sc_logic > layer5_out_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_6_V;
    sc_signal< sc_logic > layer5_out_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_5_V;
    sc_signal< sc_logic > layer5_out_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_4_V;
    sc_signal< sc_logic > layer5_out_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_3_V;
    sc_signal< sc_logic > layer5_out_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_2_V;
    sc_signal< sc_logic > layer5_out_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_1_V;
    sc_signal< sc_logic > layer5_out_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer5_out_0_V;
    sc_signal< sc_logic > layer5_out_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer5_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer5_out_0_V;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_ap_start;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_ap_done;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_ap_continue;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_ap_idle;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_ap_ready;
    sc_signal< sc_lv<128> > Block_codeRepl320123320129_proc72_U0_link_out_0_V_o;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_link_out_0_V_o_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_lv<2520> > Inputs_V_channel_dout;
    sc_signal< sc_logic > Inputs_V_channel_empty_n;
    sc_signal< sc_lv<20> > layer2_out_0_V_dout;
    sc_signal< sc_logic > layer2_out_0_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_1_V_dout;
    sc_signal< sc_logic > layer2_out_1_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_2_V_dout;
    sc_signal< sc_logic > layer2_out_2_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_3_V_dout;
    sc_signal< sc_logic > layer2_out_3_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_4_V_dout;
    sc_signal< sc_logic > layer2_out_4_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_5_V_dout;
    sc_signal< sc_logic > layer2_out_5_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_6_V_dout;
    sc_signal< sc_logic > layer2_out_6_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_7_V_dout;
    sc_signal< sc_logic > layer2_out_7_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_8_V_dout;
    sc_signal< sc_logic > layer2_out_8_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_9_V_dout;
    sc_signal< sc_logic > layer2_out_9_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_10_V_dout;
    sc_signal< sc_logic > layer2_out_10_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_11_V_dout;
    sc_signal< sc_logic > layer2_out_11_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_12_V_dout;
    sc_signal< sc_logic > layer2_out_12_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_13_V_dout;
    sc_signal< sc_logic > layer2_out_13_V_empty_n;
    sc_signal< sc_lv<20> > layer2_out_14_V_dout;
    sc_signal< sc_logic > layer2_out_14_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_0_V_dout;
    sc_signal< sc_logic > layer4_out_0_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_1_V_dout;
    sc_signal< sc_logic > layer4_out_1_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_2_V_dout;
    sc_signal< sc_logic > layer4_out_2_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_3_V_dout;
    sc_signal< sc_logic > layer4_out_3_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_4_V_dout;
    sc_signal< sc_logic > layer4_out_4_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_5_V_dout;
    sc_signal< sc_logic > layer4_out_5_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_6_V_dout;
    sc_signal< sc_logic > layer4_out_6_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_7_V_dout;
    sc_signal< sc_logic > layer4_out_7_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_8_V_dout;
    sc_signal< sc_logic > layer4_out_8_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_9_V_dout;
    sc_signal< sc_logic > layer4_out_9_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_10_V_dout;
    sc_signal< sc_logic > layer4_out_10_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_11_V_dout;
    sc_signal< sc_logic > layer4_out_11_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_12_V_dout;
    sc_signal< sc_logic > layer4_out_12_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_13_V_dout;
    sc_signal< sc_logic > layer4_out_13_V_empty_n;
    sc_signal< sc_lv<20> > layer4_out_14_V_dout;
    sc_signal< sc_logic > layer4_out_14_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_0_V_dout;
    sc_signal< sc_logic > layer5_out_0_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_1_V_dout;
    sc_signal< sc_logic > layer5_out_1_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_2_V_dout;
    sc_signal< sc_logic > layer5_out_2_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_3_V_dout;
    sc_signal< sc_logic > layer5_out_3_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_4_V_dout;
    sc_signal< sc_logic > layer5_out_4_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_5_V_dout;
    sc_signal< sc_logic > layer5_out_5_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_6_V_dout;
    sc_signal< sc_logic > layer5_out_6_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_7_V_dout;
    sc_signal< sc_logic > layer5_out_7_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_8_V_dout;
    sc_signal< sc_logic > layer5_out_8_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_9_V_dout;
    sc_signal< sc_logic > layer5_out_9_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_10_V_dout;
    sc_signal< sc_logic > layer5_out_10_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_11_V_dout;
    sc_signal< sc_logic > layer5_out_11_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_12_V_dout;
    sc_signal< sc_logic > layer5_out_12_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_13_V_dout;
    sc_signal< sc_logic > layer5_out_13_V_empty_n;
    sc_signal< sc_lv<5> > layer5_out_14_V_dout;
    sc_signal< sc_logic > layer5_out_14_V_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_codeRepl320123_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_codeRepl320123_proc_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_codeRepl320123320129_proc72_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_codeRepl320123320129_proc72_U0_ap_ready_count;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_codeRepl320123_proc_U0_start_write;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_start_full_n;
    sc_signal< sc_logic > dense_resource_ap_ufixed_ap_fixed_config2_U0_start_write;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n;
    sc_signal< sc_logic > normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_write;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_start_full_n;
    sc_signal< sc_logic > Block_codeRepl320123320129_proc72_U0_start_write;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Block_codeRepl320123320129_proc72_U0_ap_continue();
    void thread_Block_codeRepl320123320129_proc72_U0_ap_start();
    void thread_Block_codeRepl320123320129_proc72_U0_start_full_n();
    void thread_Block_codeRepl320123320129_proc72_U0_start_write();
    void thread_Block_codeRepl320123_proc_U0_ap_continue();
    void thread_Block_codeRepl320123_proc_U0_ap_start();
    void thread_Block_codeRepl320123_proc_U0_start_full_n();
    void thread_Block_codeRepl320123_proc_U0_start_write();
    void thread_ap_channel_done_Inputs_V_channel();
    void thread_ap_channel_done_layer2_out_0_V();
    void thread_ap_channel_done_layer2_out_10_V();
    void thread_ap_channel_done_layer2_out_11_V();
    void thread_ap_channel_done_layer2_out_12_V();
    void thread_ap_channel_done_layer2_out_13_V();
    void thread_ap_channel_done_layer2_out_14_V();
    void thread_ap_channel_done_layer2_out_1_V();
    void thread_ap_channel_done_layer2_out_2_V();
    void thread_ap_channel_done_layer2_out_3_V();
    void thread_ap_channel_done_layer2_out_4_V();
    void thread_ap_channel_done_layer2_out_5_V();
    void thread_ap_channel_done_layer2_out_6_V();
    void thread_ap_channel_done_layer2_out_7_V();
    void thread_ap_channel_done_layer2_out_8_V();
    void thread_ap_channel_done_layer2_out_9_V();
    void thread_ap_channel_done_layer4_out_0_V();
    void thread_ap_channel_done_layer4_out_10_V();
    void thread_ap_channel_done_layer4_out_11_V();
    void thread_ap_channel_done_layer4_out_12_V();
    void thread_ap_channel_done_layer4_out_13_V();
    void thread_ap_channel_done_layer4_out_14_V();
    void thread_ap_channel_done_layer4_out_1_V();
    void thread_ap_channel_done_layer4_out_2_V();
    void thread_ap_channel_done_layer4_out_3_V();
    void thread_ap_channel_done_layer4_out_4_V();
    void thread_ap_channel_done_layer4_out_5_V();
    void thread_ap_channel_done_layer4_out_6_V();
    void thread_ap_channel_done_layer4_out_7_V();
    void thread_ap_channel_done_layer4_out_8_V();
    void thread_ap_channel_done_layer4_out_9_V();
    void thread_ap_channel_done_layer5_out_0_V();
    void thread_ap_channel_done_layer5_out_10_V();
    void thread_ap_channel_done_layer5_out_11_V();
    void thread_ap_channel_done_layer5_out_12_V();
    void thread_ap_channel_done_layer5_out_13_V();
    void thread_ap_channel_done_layer5_out_14_V();
    void thread_ap_channel_done_layer5_out_1_V();
    void thread_ap_channel_done_layer5_out_2_V();
    void thread_ap_channel_done_layer5_out_3_V();
    void thread_ap_channel_done_layer5_out_4_V();
    void thread_ap_channel_done_layer5_out_5_V();
    void thread_ap_channel_done_layer5_out_6_V();
    void thread_ap_channel_done_layer5_out_7_V();
    void thread_ap_channel_done_layer5_out_8_V();
    void thread_ap_channel_done_layer5_out_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_Block_codeRepl320123320129_proc72_U0_ap_ready();
    void thread_ap_sync_Block_codeRepl320123_proc_U0_ap_ready();
    void thread_ap_sync_channel_write_layer2_out_0_V();
    void thread_ap_sync_channel_write_layer2_out_10_V();
    void thread_ap_sync_channel_write_layer2_out_11_V();
    void thread_ap_sync_channel_write_layer2_out_12_V();
    void thread_ap_sync_channel_write_layer2_out_13_V();
    void thread_ap_sync_channel_write_layer2_out_14_V();
    void thread_ap_sync_channel_write_layer2_out_1_V();
    void thread_ap_sync_channel_write_layer2_out_2_V();
    void thread_ap_sync_channel_write_layer2_out_3_V();
    void thread_ap_sync_channel_write_layer2_out_4_V();
    void thread_ap_sync_channel_write_layer2_out_5_V();
    void thread_ap_sync_channel_write_layer2_out_6_V();
    void thread_ap_sync_channel_write_layer2_out_7_V();
    void thread_ap_sync_channel_write_layer2_out_8_V();
    void thread_ap_sync_channel_write_layer2_out_9_V();
    void thread_ap_sync_channel_write_layer4_out_0_V();
    void thread_ap_sync_channel_write_layer4_out_10_V();
    void thread_ap_sync_channel_write_layer4_out_11_V();
    void thread_ap_sync_channel_write_layer4_out_12_V();
    void thread_ap_sync_channel_write_layer4_out_13_V();
    void thread_ap_sync_channel_write_layer4_out_14_V();
    void thread_ap_sync_channel_write_layer4_out_1_V();
    void thread_ap_sync_channel_write_layer4_out_2_V();
    void thread_ap_sync_channel_write_layer4_out_3_V();
    void thread_ap_sync_channel_write_layer4_out_4_V();
    void thread_ap_sync_channel_write_layer4_out_5_V();
    void thread_ap_sync_channel_write_layer4_out_6_V();
    void thread_ap_sync_channel_write_layer4_out_7_V();
    void thread_ap_sync_channel_write_layer4_out_8_V();
    void thread_ap_sync_channel_write_layer4_out_9_V();
    void thread_ap_sync_channel_write_layer5_out_0_V();
    void thread_ap_sync_channel_write_layer5_out_10_V();
    void thread_ap_sync_channel_write_layer5_out_11_V();
    void thread_ap_sync_channel_write_layer5_out_12_V();
    void thread_ap_sync_channel_write_layer5_out_13_V();
    void thread_ap_sync_channel_write_layer5_out_14_V();
    void thread_ap_sync_channel_write_layer5_out_1_V();
    void thread_ap_sync_channel_write_layer5_out_2_V();
    void thread_ap_sync_channel_write_layer5_out_3_V();
    void thread_ap_sync_channel_write_layer5_out_4_V();
    void thread_ap_sync_channel_write_layer5_out_5_V();
    void thread_ap_sync_channel_write_layer5_out_6_V();
    void thread_ap_sync_channel_write_layer5_out_7_V();
    void thread_ap_sync_channel_write_layer5_out_8_V();
    void thread_ap_sync_channel_write_layer5_out_9_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue();
    void thread_dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_start();
    void thread_dense_resource_ap_ufixed_ap_fixed_config2_U0_start_full_n();
    void thread_dense_resource_ap_ufixed_ap_fixed_config2_U0_start_write();
    void thread_link_out_0_V_o();
    void thread_link_out_0_V_o_ap_vld();
    void thread_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue();
    void thread_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start();
    void thread_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n();
    void thread_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write();
    void thread_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue();
    void thread_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_start();
    void thread_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_full_n();
    void thread_relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
