#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 02 22:12:17 2022
# Process ID: 7344
# Current directory: C:/Users/ilkay/Desktop/fpga/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9616 C:\Users\ilkay\Desktop\fpga\project_3\project_3.xpr
# Log file: C:/Users/ilkay/Desktop/fpga/project_3/vivado.log
# Journal file: C:/Users/ilkay/Desktop/fpga/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ilkay/Desktop/fpga/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/ilkay/Desktop/fpga/project_3/project_3.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 717.480 ; gain = 112.930
reset_run synth_1
launch_runs impl_1
[Wed Nov 02 22:38:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/ilkay/Desktop/fpga/project_3/project_3.runs/synth_1/runme.log
[Wed Nov 02 22:38:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/ilkay/Desktop/fpga/project_3/project_3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 737.527 ; gain = 0.727
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: source1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:19 ; elapsed = 00:29:35 . Memory (MB): peak = 779.914 ; gain = 570.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'source1' [C:/Users/ilkay/Desktop/fpga/project_3/project_3.srcs/sources_1/new/source1.v:3]
	Parameter coef bound to: 6'b110010 
INFO: [Synth 8-256] done synthesizing module 'source1' (1#1) [C:/Users/ilkay/Desktop/fpga/project_3/project_3.srcs/sources_1/new/source1.v:3]
WARNING: [Synth 8-3331] design source1 has unconnected port num1[5]
WARNING: [Synth 8-3331] design source1 has unconnected port num1[4]
WARNING: [Synth 8-3331] design source1 has unconnected port num1[3]
WARNING: [Synth 8-3331] design source1 has unconnected port num2[7]
WARNING: [Synth 8-3331] design source1 has unconnected port num2[6]
WARNING: [Synth 8-3331] design source1 has unconnected port num2[5]
WARNING: [Synth 8-3331] design source1 has unconnected port num2[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:20 ; elapsed = 00:29:37 . Memory (MB): peak = 806.273 ; gain = 597.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:20 ; elapsed = 00:29:37 . Memory (MB): peak = 806.273 ; gain = 597.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:44 ; elapsed = 00:29:56 . Memory (MB): peak = 1101.402 ; gain = 892.195
6 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1101.402 ; gain = 358.742
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 02 22:43:30 2022...
