library ieee ;
use ieee.std_logic_1164.all ;
entity shift4 is
	port (
		r : in std_logic_vector(3 downto 0);
		clock : in std_logic;
		l, w : in std_logic;
		q : buffer std_logic_vector(3 downto 0)
	);
end shift4;

architecture behavior of shift4 is
begin
	process
	begin
		wait until clock'event and clock = '1';
		if l = '1' then
			q <= r;
		else
			q(0) <= q(1);
			q(1) <= q(2);
			q(2) <= q(3);
			q(3) <= w;
		end if;
	end process;
end behavior;