

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div2
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 03 14:28:05 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           21
LUT:             76
FF:              69
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    1.445
CP achieved post-implementation:    1.530
Timing met
