// Seed: 628203848
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5
);
  uwire id_6, id_7;
  logic id_8;
  assign id_6[1] = (id_4 + 1'b0);
endmodule
