# do Aff7SegBcd.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:07 on Oct 14,2021
# vlog -work work Aff7SegBcd.vo 
# -- Compiling module Aff7SegBcd
# 
# Top level modules:
# 	Aff7SegBcd
# End time: 18:47:08 on Oct 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:47:08 on Oct 14,2021
# vlog -work work Aff7SegBcd.vwf.vt 
# -- Compiling module Aff7SegBcd_vlg_vec_tst
# 
# Top level modules:
# 	Aff7SegBcd_vlg_vec_tst
# End time: 18:47:08 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Aff7SegBcd_vlg_vec_tst 
# Start time: 18:47:08 on Oct 14,2021
# Loading work.Aff7SegBcd_vlg_vec_tst
# Loading work.Aff7SegBcd
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#23
# ** Note: $stop    : Aff7SegBcd.vwf.vt(45)
#    Time: 100 us  Iteration: 0  Instance: /Aff7SegBcd_vlg_vec_tst
# Break in Module Aff7SegBcd_vlg_vec_tst at Aff7SegBcd.vwf.vt line 45
# Stopped at Aff7SegBcd.vwf.vt line 45
# End time: 18:47:08 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
