# RISCV-CPU 2024

## ä»“åº“æ–‡ä»¶ç»“æ„

```C++
ğŸ“¦BurningCPU
â”£ ğŸ“‚sim
â”£ ğŸ“‚src
â”ƒ â”£ ğŸ“‚modules
â”ƒ â”£ ğŸ“‚utils
â”ƒ â”£ ğŸ“‚common
â”ƒ â”£ ğŸ“œcpu.v
â”ƒ â”£ ğŸ“œhci.v
â”ƒ â”— ğŸ“œriscv_top.v
â”£ ğŸ“œMakefile
â”— ğŸ“œREADME.md
```

## rv32c instruction set

RV32Iï¼š`LUI`, `AUIPC`, `JAL`, `JALR`, `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU`, `LB`, `LH`, `LW`, `LBU`, `LHU`, `SB`, `SH`, `SW`, `ADDI`, `SLLI`, `SLTI`, `SLTIU`, `XORI`, `SRLI`, `SRAI`, `ORI`, `ANDI`, `ADD`, `SUB`, `SLL`, `SLT`, `SLTU`, `XOR`, `SRL`, `SRA`, `OR`, `AND`

RV32Cï¼š`c.addi`ï¼Œ`c.jal`ï¼Œ`c.li`ï¼Œ`c.addi16sp`ï¼Œ`c.lui`ï¼Œ`c.srli`ï¼Œ`c.srai`ï¼Œ`c.andi`ï¼Œ`c.sub`ï¼Œ`c.xor`ï¼Œ`c.or`ï¼Œ`c.and`ï¼Œ`c.j`ï¼Œ`c.beqz`ï¼Œ`c.bnez`ï¼Œ`c.addi4spn`ï¼Œ`c.lw`ï¼Œ`c.sw`ï¼Œ`c.slli`ï¼Œ`c.jr`ï¼Œ`c.mv`ï¼Œ`c.jalr`ï¼Œ`c.add`ï¼Œ`c.lwsp`ï¼Œ`c.swsp`

all imm!=0, reg!=0

### 00 family

ls-type
inst|15-13|12-10|9-7|6-5|4-2|1-0
----|-----|------|---|---|---|---
c.lw|010|uimm[5:3]|rs1'|uimm[2,6]|rd'|00
c.sw|110|uimm[5:3]|rs1'|uimm[2,6]|rs2'|00

addi4spn-type
inst|15-13|12-5|4-2|1-0
----|-----|-----|---|---
c.addi4spn|000|nzuimm[5,4,9:6,2,3]|rd'|00

### 01 family

r-type
inst  | 15-12|11-10 | 9-7 | *6-5 | 4-2 | 1-0
------|------|--|--------|--------|-----|-----
c.sub | 1000|11 | rd'| 00 |rs2'|01
c.xor | 1000|11 | rd'| 01 |rs2'|01
c.or  | 1000|11 | rd'| 10 |rs2'|01
c.and | 1000|11 | rd'| 11 |rs2'|01

i-type
inst | 15-13 | 12 | *11-10 | 9-7 | 6-2 | 1-0
-----|--------|-----|--------|--------|--------|-----
c.srli|100|uimm[5]|00|rd'|uimm[4:0]|01
c.srai|100|uimm[5]|01|rd'|uimm[4:0]|01
c.andi|100|imm[5]|10|rd'|imm[4:0]|01

ai-type
inst|15-13|12|11-7|6-2|1-0
----|-----|--|-----|---|---
c.addi|000|nzimm[5]|rd|nzimm[4:0]|01
c.li|010|imm[5]|rd|imm[4:0]|01
c.addi16sp|011|imm[9]|rd=2|imm[4,6,8:7,5]|01
c.lui|011|imm[17]|rd!=2|imm[16:12]|01

j-type
inst|15-13|12-2|1-0
----|-----|-----|---
c.jal|001|imm[11,4,9:8,10,6,7,3:1,5]|01
c.j|101|imm[11,4,9:8,10,6,7,3:1,5]|01

bz-type
inst|15-13|12-10|9-7|6-2|1-0
----|-----|------|---|---|---
c.beqz|110|offset[8,4,3]|rs1'|offset[7,6,2,1,5]|01
c.bnez|111|offset[8,4,3]|rs1'|offset[7,6,2,1,5]|01

### 10-family

inst|15-13|12|11-7|6-2|1-0
----|-----|--|-----|---|---
c.slli|000|uimm[5]|rd|uimm[4:0]|10
c.lwsp|010|uimm[5]|rd|uimm[4:2,7:6]|10

inst|15-12|11-7|6-2|1-0
----|-----|-----|---|---
c.jr|1000|rs1|00000|10
c.mv|1000|rd|rs2!=0|10
c.jalr|1001|rs1|00000|10
c.add|1001|rd|rs2!=0|10

inst|15-13|12-7|6-2|1-0
----|-----|-----|---|---
c.swsp|110|uimm[5:2,7:6]|rs2|10

## æµ‹è¯•

```shell
make run_sim name=your_testcase_name
```

## CPUæ¶æ„

![image](doc/cpu_arch.png)

with some modifications to reduce WNS

## ä¹±åºæ‰§è¡Œ OoO

![OoO](doc/ooo.png)

from testpoint 006_multiarray
