Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
start asmTestbench
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl asmTestbench 
# ** Note: (vsim-3812) Design is being optimized...
###### ../../src/asmTestbench.v(28): 		   .FPGA_SERIAL_TX(FPGA_SERIAL_TX));
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2685) [TFMPC] - Too few port connections for 'CPU'.  Expected 15, found 5.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'instruction'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'dcache_dout'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'icache_din'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'dcache_din'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'icache_re'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'dcache_re'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'icache_we'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'dcache_we'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'icache_addr'.
# ** Warning: ../../src/asmTestbench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'dcache_addr'.
# //  ModelSim SE-64 10.1b_2 Jul  3 2012 Linux 2.6.32-279.5.2.el6.centos.plus.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.glbl(fast)
# Loading work.asmTestbench(fast)
# Loading work.MIPS150(fast)
# Loading work.Control(fast)
# Loading work.ALUdec(fast)
# Loading work.Datapath(fast)
# Loading work.IFControl(fast)
# Loading work.ALU(fast)
# Loading work.PC(fast)
# Loading work.RegFile(fast)
# Loading work.bios_mem(fast)
# Loading work.Branch_module(fast)
# Loading work.UART(fast)
# Loading work.IORegister(fast)
# Loading work.UATransmit(fast)
# Loading work.UAReceive(fast)
file copy -force ../../../software/asmtest/asmtest.mif imem_blk_ram.mif
file copy -force ../../../software/asmtest/asmtest.mif dmem_blk_ram.mif
add wave asmTestbench/*
add wave asmTestbench/CPU/*
add wave asmTestbench/CPU/the_datapath/*
add wave asmTestbench/CPU/the_controller/*
add wave asmTestbench/CPU/the_datapath/the_imem/*
# (vish-4014) No objects found matching 'asmTestbench/CPU/the_datapath/the_imem/*'.
add wave asmTestbench/CPU/the_datapath/the_regfile/*
add wave asmTestbench/CPU/the_datapath/the_regfile/the_registers/*
add wave asmTestbench/CPU/the_datapath/the_PC/*
add wave asmTestbench/CPU/the_uart/*
add wave asmTestbench/CPU/the_uart/uareceive/*
add wave asmTestbench/CPU/the_uart/uatransmit/*
add wave asmTestbench/uart/*
add wave asmTestbench/uart/uareceive/*
add wave asmTestbench/uart/uatransmit/*
run 1000us
#  Block Memory Generator CORE Generator module loading initial data...
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "bios_mem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V4_3.v(1248)
#    Time: 0 ps  Iteration: 0  Instance: /asmTestbench/CPU/the_datapath/the_bios/inst/blk_mem_gen_v4_3_inst
#  1465331350153982224147483919471631895098880318487563908736446485812192110490749824196221914140689441300495217927942945130827289426003030588447311599813025587                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  
#                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  30456994484482783531259226470
# ** Note: $finish    : /opt/Xilinx/14.1/ISE_DS/ISE/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V4_3.v(1253)
#    Time: 0 ps  Iteration: 0  Instance: /asmTestbench/CPU/the_datapath/the_bios/inst/blk_mem_gen_v4_3_inst
