{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416857231647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416857231649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:27:11 2014 " "Processing started: Mon Nov 24 13:27:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416857231649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416857231649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partA -c partA " "Command: quartus_map --read_settings_files=on --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416857231649 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416857232156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xorfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xorfour " "Found entity 1: xorfour" {  } { { "xorfour.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/xorfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector21 " "Found entity 1: Selector21" {  } { { "Selector21.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/Selector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadselector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quadselector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QuadSelector21 " "Found entity 1: QuadSelector21" {  } { { "QuadSelector21.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/QuadSelector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowdetect.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflowdetect.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflowDetect " "Found entity 1: overflowDetect" {  } { { "overflowDetect.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/overflowDetect.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Adder " "Found entity 1: Lab2Adder" {  } { { "Lab2Adder.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/Lab2Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/InstructionRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/FlagRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file andfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 andfour " "Found entity 1: andfour" {  } { { "andfour.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/andfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubovr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addersubovr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addersubovr " "Found entity 1: addersubovr" {  } { { "addersubovr.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/addersubovr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscramf14a.v 1 1 " "Found 1 design units, including 1 entities, in source file triscramf14a.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMf14A " "Found entity 1: TRISCRAMf14A" {  } { { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcodedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/opCodeDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file acccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 accController " "Found entity 1: accController" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 partA " "Found entity 1: partA" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(21) " "Verilog HDL or VHDL warning at accController.v(21): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 21 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857232328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(27) " "Verilog HDL or VHDL warning at accController.v(27): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 27 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857232328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(34) " "Verilog HDL or VHDL warning at accController.v(34): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 34 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857232328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(40) " "Verilog HDL or VHDL warning at accController.v(40): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 40 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857232328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(54) " "Verilog HDL or VHDL warning at accController.v(54): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 54 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857232328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(60) " "Verilog HDL or VHDL warning at accController.v(60): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 60 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857232328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partA " "Elaborating entity \"partA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416857232418 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "InstructionRegister inst19 " "Block or symbol \"InstructionRegister\" of instance \"inst19\" overlaps another block or symbol" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 232 920 1080 352 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1416857232482 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst " "Block or symbol \"GND\" of instance \"inst\" overlaps another block or symbol" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 64 96 128 96 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1416857232482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:MemAddSel " "Elaborating entity \"74157\" for hierarchy \"74157:MemAddSel\"" {  } { { "partA.bdf" "MemAddSel" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:MemAddSel " "Elaborated megafunction instantiation \"74157:MemAddSel\"" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "partA.bdf" "PC" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 80 536 696 240 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ProgramCounter:PC\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:PC\|74193:inst " "Elaborated megafunction instantiation \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acccontrol.bdf 1 1 " "Using design file acccontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 accControl " "Found entity 1: accControl" {  } { { "acccontrol.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/acccontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1416857232576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accControl accControl:inst18 " "Elaborating entity \"accControl\" for hierarchy \"accControl:inst18\"" {  } { { "partA.bdf" "inst18" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 424 920 1112 520 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accController accControl:inst18\|accController:inst1 " "Elaborating entity \"accController\" for hierarchy \"accControl:inst18\|accController:inst1\"" {  } { { "acccontrol.bdf" "inst1" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/acccontrol.bdf" { { 240 600 752 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232581 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "accController.v(18) " "Verilog HDL Case Statement information at accController.v(18): all case item expressions in this case statement are onehot" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1416857232582 "|partA|accControl:inst18|accController:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder accControl:inst18\|opCodeDecoder:inst " "Elaborating entity \"opCodeDecoder\" for hierarchy \"accControl:inst18\|opCodeDecoder:inst\"" {  } { { "acccontrol.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/acccontrol.bdf" { { 216 296 432 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:inst19 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:inst19\"" {  } { { "partA.bdf" "inst19" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 232 920 1080 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMf14A TRISCRAMf14A:inst1 " "Elaborating entity \"TRISCRAMf14A\" for hierarchy \"TRISCRAMf14A:inst1\"" {  } { { "partA.bdf" "inst1" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMf14A:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\"" {  } { { "TRISCRAMf14A.v" "altsyncram_component" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\"" {  } { { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMf14A.hex " "Parameter \"init_file\" = \"TRISCRAMf14A.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232783 ""}  } { { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416857232783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqh1 " "Found entity 1: altsyncram_uqh1" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857232847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqh1 TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated " "Elaborating entity \"altsyncram_uqh1\" for hierarchy \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:ACC " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:ACC\"" {  } { { "partA.bdf" "ACC" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 368 384 640 520 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourtosev.v 1 1 " "Using design file fourtosev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourtosev " "Found entity 1: fourtosev" {  } { { "fourtosev.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/fourtosev.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857232879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1416857232879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtosev fourtosev:MDoutHex " "Elaborating entity \"fourtosev\" for hierarchy \"fourtosev:MDoutHex\"" {  } { { "partA.bdf" "MDoutHex" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { -88 1040 1152 88 "MDoutHex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857232883 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[0\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232975 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[1\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232975 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[2\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232975 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[3\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857232975 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1416857232975 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1416857232975 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C3 C3 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C3\" to the node \"C3\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C2 C2 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C2\" to the node \"C2\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C4 C4 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C4\" to the node \"C4\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C42 C42 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C42\" to the node \"C42\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C9 C9 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C9\" to the node \"C9\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C8 C8 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C8\" to the node \"C8\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C0 C0 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C0\" to the node \"C0\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C7 C7 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C7\" to the node \"C7\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C4 inst4 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C4\" to the node \"inst4\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C42 inst4 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C42\" to the node \"inst4\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857233408 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1416857233408 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C3 74157:MemAddSel\|22 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C3\" to the node \"74157:MemAddSel\|22\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857233409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C2 ProgramCounter:PC\|74193:inst\|5 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C2\" to the node \"ProgramCounter:PC\|74193:inst\|5\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857233409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C9 Accumulator:ACC\|74193:inst2\|5 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C9\" to the node \"Accumulator:ACC\|74193:inst2\|5\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857233409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C8 Accumulator:ACC\|74193:inst2\|25 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C8\" to the node \"Accumulator:ACC\|74193:inst2\|25\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857233409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C0 ProgramCounter:PC\|74193:inst\|25 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C0\" to the node \"ProgramCounter:PC\|74193:inst\|25\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857233409 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C7 InstructionRegister:inst19\|inst " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C7\" to the node \"InstructionRegister:inst19\|inst\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857233409 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1416857233409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1416857233533 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416857233763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857233763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416857233842 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416857233842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416857233842 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416857233842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416857233842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416857233868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 13:27:13 2014 " "Processing ended: Mon Nov 24 13:27:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416857233868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416857233868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416857233868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416857233868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416857235178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416857235180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:27:14 2014 " "Processing started: Mon Nov 24 13:27:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416857235180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1416857235180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off partA -c partA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1416857235180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1416857235304 ""}
{ "Info" "0" "" "Project  = partA" {  } {  } 0 0 "Project  = partA" 0 0 "Fitter" 0 0 1416857235305 ""}
{ "Info" "0" "" "Revision = partA" {  } {  } 0 0 "Revision = partA" 0 0 "Fitter" 0 0 1416857235305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1416857235412 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "partA EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"partA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1416857235422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1416857235467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1416857235467 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a4 " "Atom \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1416857235519 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a5 " "Atom \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1416857235519 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a6 " "Atom \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1416857235519 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a7 " "Atom \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1416857235519 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1416857235519 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1416857235576 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1416857235592 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416857236094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416857236094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1416857236094 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1416857236094 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416857236096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416857236096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1416857236096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1416857236096 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1416857236097 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 51 " "No exact pin location assignment(s) for 20 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR0 " "Pin MAR0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MAR0 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 240 -144 32 256 "MAR0" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR1 " "Pin MAR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MAR1 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 224 -144 32 240 "MAR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR2 " "Pin MAR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MAR2 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 208 -144 32 224 "MAR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MAR3 " "Pin MAR3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MAR3 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 192 -144 32 208 "MAR3" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn0 " "Pin MDIn0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MDIn0 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 600 712 888 616 "MDIn0" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDIn0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn1 " "Pin MDIn1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MDIn1 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 616 712 888 632 "MDIn1" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDIn1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn2 " "Pin MDIn2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MDIn2 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 632 712 888 648 "MDIn2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDIn2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDIn3 " "Pin MDIn3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MDIn3 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 648 712 888 664 "MDIn3" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDIn3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR0 " "Pin IR0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR0 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 384 688 864 400 "IR0" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR1 " "Pin IR1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR1 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 368 688 864 384 "IR1" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR2 " "Pin IR2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR2 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 352 688 864 368 "IR2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR3 " "Pin IR3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { IR3 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 336 688 864 352 "IR3" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC0 " "Pin PC0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { PC0 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { -40 584 760 -24 "PC0" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC1 " "Pin PC1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { PC1 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { -24 584 760 -8 "PC1" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC2 " "Pin PC2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { PC2 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { -8 584 760 8 "PC2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC3 " "Pin PC3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { PC3 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 8 584 760 24 "PC3" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout3 " "Pin Mout3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { Mout3 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 88 1112 1288 104 "Mout3" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mout3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout2 " "Pin Mout2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { Mout2 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 104 1112 1288 120 "Mout2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mout2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout1 " "Pin Mout1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { Mout1 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 120 1112 1288 136 "Mout1" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mout1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mout0 " "Pin Mout0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { Mout0 } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 136 1112 1288 152 "Mout0" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mout0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1416857236124 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1416857236124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "partA.sdc " "Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1416857236264 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1416857236264 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1416857236268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accControl:inst18\|accController:inst1\|state.100  " "Automatically promoted node accControl:inst18\|accController:inst1\|state.100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|26 " "Destination node ProgramCounter:PC\|74193:inst\|26" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accControl:inst18\|accController:inst1\|Selector0~0 " "Destination node accControl:inst18\|accController:inst1\|Selector0~0" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { accControl:inst18|accController:inst1|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accControl:inst18\|opCodeDecoder:inst\|Decoder0~0 " "Destination node accControl:inst18\|opCodeDecoder:inst\|Decoder0~0" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/opCodeDecoder.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { accControl:inst18|opCodeDecoder:inst|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|5 " "Destination node ProgramCounter:PC\|74193:inst\|5" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 360 384 448 400 "5" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|51 " "Destination node ProgramCounter:PC\|74193:inst\|51" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 600 384 448 640 "51" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:PC\|74193:inst\|21 " "Destination node ProgramCounter:PC\|74193:inst\|21" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:PC|74193:inst|21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C2 " "Destination node C2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { C2 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C2" } } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 496 1456 1632 512 "C2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C7 " "Destination node C7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { C7 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C7" } } } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 560 1456 1632 576 "C7" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1416857236282 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1416857236282 ""}  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { accControl:inst18|accController:inst1|state.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416857236282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1416857236290 ""}  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 456 64 128 504 "inst3" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1416857236290 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1416857236363 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1416857236363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1416857236364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1416857236364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1416857236365 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1416857236365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1416857236365 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1416857236366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1416857236385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1416857236386 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1416857236386 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1416857236390 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1416857236390 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1416857236390 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 10 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 11 25 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1416857236391 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1416857236391 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1416857236391 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416857236402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1416857237585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416857237675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1416857237684 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1416857238264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416857238264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1416857238341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1416857239233 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1416857239233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416857239523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1416857239525 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1416857239525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1416857239532 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1416857239534 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "49 " "Found 49 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR0 0 " "Pin \"MAR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C42 0 " "Pin \"C42\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C9 0 " "Pin \"C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR1 0 " "Pin \"MAR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR2 0 " "Pin \"MAR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MAR3 0 " "Pin \"MAR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn0 0 " "Pin \"MDIn0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn1 0 " "Pin \"MDIn1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn2 0 " "Pin \"MDIn2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDIn3 0 " "Pin \"MDIn3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR0 0 " "Pin \"IR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR1 0 " "Pin \"IR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR2 0 " "Pin \"IR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR3 0 " "Pin \"IR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC0 0 " "Pin \"PC0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC1 0 " "Pin \"PC1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC2 0 " "Pin \"PC2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC3 0 " "Pin \"PC3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout3 0 " "Pin \"Mout3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout2 0 " "Pin \"Mout2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout1 0 " "Pin \"Mout1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Mout0 0 " "Pin \"Mout0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex0 0 " "Pin \"MDoutHex0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex1 0 " "Pin \"MDoutHex1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex2 0 " "Pin \"MDoutHex2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex3 0 " "Pin \"MDoutHex3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex4 0 " "Pin \"MDoutHex4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex5 0 " "Pin \"MDoutHex5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDoutHex6 0 " "Pin \"MDoutHex6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex0 0 " "Pin \"MARHex0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex1 0 " "Pin \"MARHex1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex2 0 " "Pin \"MARHex2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex3 0 " "Pin \"MARHex3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex4 0 " "Pin \"MARHex4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex5 0 " "Pin \"MARHex5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MARHex6 0 " "Pin \"MARHex6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex0 0 " "Pin \"MDinHex0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex1 0 " "Pin \"MDinHex1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex2 0 " "Pin \"MDinHex2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex3 0 " "Pin \"MDinHex3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex4 0 " "Pin \"MDinHex4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex5 0 " "Pin \"MDinHex5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDinHex6 0 " "Pin \"MDinHex6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1416857239538 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1416857239538 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1416857239707 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1416857239720 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1416857239856 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1416857240147 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1416857240149 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1416857240168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/output_files/partA.fit.smsg " "Generated suppressed messages file C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/output_files/partA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1416857240279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416857240483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 13:27:20 2014 " "Processing ended: Mon Nov 24 13:27:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416857240483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416857240483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416857240483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1416857240483 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1416857241561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416857241563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:27:21 2014 " "Processing started: Mon Nov 24 13:27:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416857241563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1416857241563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off partA -c partA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1416857241563 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1416857242682 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1416857242730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416857243327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 13:27:23 2014 " "Processing ended: Mon Nov 24 13:27:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416857243327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416857243327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416857243327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1416857243327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1416857243945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1416857244610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416857244612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:27:24 2014 " "Processing started: Mon Nov 24 13:27:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416857244612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416857244612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta partA -c partA " "Command: quartus_sta partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416857244612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1416857244745 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416857244924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416857244978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416857244978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "partA.sdc " "Synopsys Design Constraints File file not found: 'partA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1416857245086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1416857245086 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKcontroller CLKcontroller " "create_clock -period 1.000 -name CLKcontroller CLKcontroller" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ProgramCounter:PC\|74193:inst\|24 ProgramCounter:PC\|74193:inst\|24 " "create_clock -period 1.000 -name ProgramCounter:PC\|74193:inst\|24 ProgramCounter:PC\|74193:inst\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ProgramCounter:PC\|74193:inst\|25 ProgramCounter:PC\|74193:inst\|25 " "create_clock -period 1.000 -name ProgramCounter:PC\|74193:inst\|25 ProgramCounter:PC\|74193:inst\|25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name accControl:inst18\|accController:inst1\|state.100 accControl:inst18\|accController:inst1\|state.100 " "create_clock -period 1.000 -name accControl:inst18\|accController:inst1\|state.100 accControl:inst18\|accController:inst1\|state.100" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245087 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name accControl:inst18\|accController:inst1\|state.110 accControl:inst18\|accController:inst1\|state.110 " "create_clock -period 1.000 -name accControl:inst18\|accController:inst1\|state.110 accControl:inst18\|accController:inst1\|state.110" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245087 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245087 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1416857245091 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1416857245104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416857245111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.470 " "Worst-case setup slack is -3.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.470       -12.942 accControl:inst18\|accController:inst1\|state.100  " "   -3.470       -12.942 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564       -27.645 CLKcontroller  " "   -2.564       -27.645 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.687        -0.687 ProgramCounter:PC\|74193:inst\|24  " "   -0.687        -0.687 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 ProgramCounter:PC\|74193:inst\|25  " "    0.307         0.000 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 accControl:inst18\|accController:inst1\|state.110  " "    0.307         0.000 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857245114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.669 " "Worst-case hold slack is -4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669       -17.689 CLKcontroller  " "   -4.669       -17.689 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.762        -2.311 ProgramCounter:PC\|74193:inst\|25  " "   -1.762        -2.311 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661        -3.548 accControl:inst18\|accController:inst1\|state.100  " "   -1.661        -3.548 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 ProgramCounter:PC\|74193:inst\|24  " "    0.445         0.000 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 accControl:inst18\|accController:inst1\|state.110  " "    0.445         0.000 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857245118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.055 " "Worst-case recovery slack is -3.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.055        -9.666 accControl:inst18\|accController:inst1\|state.100  " "   -3.055        -9.666 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.011        -7.472 accControl:inst18\|accController:inst1\|state.110  " "   -3.011        -7.472 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643        -2.643 ProgramCounter:PC\|74193:inst\|24  " "   -2.643        -2.643 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.129        -3.778 ProgramCounter:PC\|74193:inst\|25  " "   -2.129        -3.778 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857246125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.758 " "Worst-case removal slack is -0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.758        -0.758 accControl:inst18\|accController:inst1\|state.110  " "   -0.758        -0.758 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.401         0.000 ProgramCounter:PC\|74193:inst\|25  " "    2.401         0.000 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.549         0.000 accControl:inst18\|accController:inst1\|state.100  " "    2.549         0.000 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.395         0.000 ProgramCounter:PC\|74193:inst\|24  " "    3.395         0.000 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857246141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.064 " "Worst-case minimum pulse width slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064       -76.071 CLKcontroller  " "   -2.064       -76.071 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -9.776 accControl:inst18\|accController:inst1\|state.100  " "   -0.611        -9.776 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -4.888 accControl:inst18\|accController:inst1\|state.110  " "   -0.611        -4.888 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -2.444 ProgramCounter:PC\|74193:inst\|25  " "   -0.611        -2.444 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.222 ProgramCounter:PC\|74193:inst\|24  " "   -0.611        -1.222 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857246148 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416857247306 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1416857247309 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416857247327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -10.386 CLKcontroller  " "   -1.460       -10.386 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995        -3.606 accControl:inst18\|accController:inst1\|state.100  " "   -0.995        -3.606 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 ProgramCounter:PC\|74193:inst\|24  " "    0.301         0.000 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 ProgramCounter:PC\|74193:inst\|25  " "    0.665         0.000 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 accControl:inst18\|accController:inst1\|state.110  " "    0.665         0.000 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857247334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.708 " "Worst-case hold slack is -2.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.708       -10.589 CLKcontroller  " "   -2.708       -10.589 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752        -0.901 ProgramCounter:PC\|74193:inst\|25  " "   -0.752        -0.901 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746        -1.481 accControl:inst18\|accController:inst1\|state.100  " "   -0.746        -1.481 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 ProgramCounter:PC\|74193:inst\|24  " "    0.215         0.000 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 accControl:inst18\|accController:inst1\|state.110  " "    0.215         0.000 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857247340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.243 " "Worst-case recovery slack is -1.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243        -3.998 accControl:inst18\|accController:inst1\|state.100  " "   -1.243        -3.998 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194        -3.035 accControl:inst18\|accController:inst1\|state.110  " "   -1.194        -3.035 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066        -1.066 ProgramCounter:PC\|74193:inst\|24  " "   -1.066        -1.066 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903        -1.605 ProgramCounter:PC\|74193:inst\|25  " "   -0.903        -1.605 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857247345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.213 " "Worst-case removal slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 accControl:inst18\|accController:inst1\|state.110  " "    0.213         0.000 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.582         0.000 ProgramCounter:PC\|74193:inst\|25  " "    1.582         0.000 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668         0.000 accControl:inst18\|accController:inst1\|state.100  " "    1.668         0.000 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.946         0.000 ProgramCounter:PC\|74193:inst\|24  " "    1.946         0.000 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857247350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000       -72.222 CLKcontroller  " "   -2.000       -72.222 CLKcontroller " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 accControl:inst18\|accController:inst1\|state.100  " "   -0.500        -8.000 accControl:inst18\|accController:inst1\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 accControl:inst18\|accController:inst1\|state.110  " "   -0.500        -4.000 accControl:inst18\|accController:inst1\|state.110 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 ProgramCounter:PC\|74193:inst\|25  " "   -0.500        -2.000 ProgramCounter:PC\|74193:inst\|25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 ProgramCounter:PC\|74193:inst\|24  " "   -0.500        -1.000 ProgramCounter:PC\|74193:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416857247355 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416857251553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416857252627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416857252628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416857252731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 13:27:32 2014 " "Processing ended: Mon Nov 24 13:27:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416857252731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416857252731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416857252731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416857252731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416857253916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416857253917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:27:33 2014 " "Processing started: Mon Nov 24 13:27:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416857253917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416857253917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off partA -c partA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416857253917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "partA.vo C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/simulation/modelsim/ simulation " "Generated file partA.vo in folder \"C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416857254365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416857254416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 13:27:34 2014 " "Processing ended: Mon Nov 24 13:27:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416857254416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416857254416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416857254416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416857254416 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416857255042 ""}
