Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 10 21:52:20 2022
| Host         : DESKTOP-FSOE1PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ALU_main_timing_summary_routed.rpt -rpx ALU_main_timing_summary_routed.rpx
| Design       : ALU_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.384        0.000                      0                   20        0.498        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.384        0.000                      0                   20        0.498        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.180ns (26.355%)  route 3.297ns (73.645%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.825     9.164    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I0_O)        0.124     9.288 r  displ7seg/Num[0]_i_1/O
                         net (fo=1, routed)           0.505     9.793    displ7seg/Num[0]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
                         clock pessimism              0.300    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X4Y68          FDRE (Setup_fdre_C_D)       -0.103    15.177    displ7seg/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 2.115ns (52.146%)  route 1.941ns (47.854%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.712     5.315    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  displ7seg/Num_reg[5]/Q
                         net (fo=2, routed)           0.975     6.709    displ7seg/Num_reg_n_0_[5]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.540 r  displ7seg/Num0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    displ7seg/Num0_carry__0_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  displ7seg/Num0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.654    displ7seg/Num0_carry__1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  displ7seg/Num0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.768    displ7seg/Num0_carry__2_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.102 r  displ7seg/Num0_carry__3/O[1]
                         net (fo=1, routed)           0.966     9.068    displ7seg/data0[18]
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.303     9.371 r  displ7seg/Num[18]_i_1/O
                         net (fo=1, routed)           0.000     9.371    displ7seg/Num[18]
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[18]/C
                         clock pessimism              0.298    15.315    
                         clock uncertainty           -0.035    15.279    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.031    15.310    displ7seg/Num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.180ns (29.468%)  route 2.824ns (70.532%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.857     9.196    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.124     9.320 r  displ7seg/Num[17]_i_1/O
                         net (fo=1, routed)           0.000     9.320    displ7seg/Num[17]
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[17]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.029    15.269    displ7seg/Num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.180ns (29.465%)  route 2.825ns (70.535%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.858     9.196    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I1_O)        0.124     9.320 r  displ7seg/Num[6]_i_1/O
                         net (fo=1, routed)           0.000     9.320    displ7seg/Num[6]
    SLICE_X3Y68          FDRE                                         r  displ7seg/Num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  displ7seg/Num_reg[6]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)        0.029    15.270    displ7seg/Num_reg[6]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.206ns (29.923%)  route 2.824ns (70.077%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.857     9.196    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.150     9.346 r  displ7seg/Num[5]_i_1/O
                         net (fo=1, routed)           0.000     9.346    displ7seg/Num[5]
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.075    15.315    displ7seg/Num_reg[5]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.206ns (29.938%)  route 2.822ns (70.062%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.855     9.194    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.150     9.344 r  displ7seg/Num[4]_i_1/O
                         net (fo=1, routed)           0.000     9.344    displ7seg/Num[4]
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[4]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.075    15.315    displ7seg/Num_reg[4]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.180ns (29.598%)  route 2.807ns (70.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.840     9.179    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     9.303 r  displ7seg/Num[11]_i_1/O
                         net (fo=1, routed)           0.000     9.303    displ7seg/Num[11]
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[11]/C
                         clock pessimism              0.278    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)        0.031    15.289    displ7seg/Num_reg[11]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 1.174ns (29.359%)  route 2.825ns (70.641%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.858     9.196    displ7seg/Num[19]_i_2_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I1_O)        0.118     9.314 r  displ7seg/Num[7]_i_1/O
                         net (fo=1, routed)           0.000     9.314    displ7seg/Num[7]
    SLICE_X3Y68          FDRE                                         r  displ7seg/Num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  displ7seg/Num_reg[7]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X3Y68          FDRE (Setup_fdre_C_D)        0.075    15.316    displ7seg/Num_reg[7]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.180ns (29.760%)  route 2.785ns (70.240%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.818     9.157    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.124     9.281 r  displ7seg/Num[8]_i_1/O
                         net (fo=1, routed)           0.000     9.281    displ7seg/Num[8]
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[8]/C
                         clock pessimism              0.278    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)        0.032    15.290    displ7seg/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 displ7seg/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.175ns (29.509%)  route 2.807ns (70.491%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.713     5.316    displ7seg/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  displ7seg/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  displ7seg/Num_reg[0]/Q
                         net (fo=3, routed)           0.934     6.705    displ7seg/Num_reg_n_0_[0]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.150     6.855 r  displ7seg/Num[19]_i_5/O
                         net (fo=1, routed)           0.583     7.439    displ7seg/Num[19]_i_5_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.326     7.765 r  displ7seg/Num[19]_i_3/O
                         net (fo=1, routed)           0.450     8.215    displ7seg/Num[19]_i_3_n_0
    SLICE_X5Y70          LUT6 (Prop_lut6_I4_O)        0.124     8.339 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.840     9.179    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.119     9.298 r  displ7seg/Num[2]_i_1/O
                         net (fo=1, routed)           0.000     9.298    displ7seg/Num[2]
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.593    15.016    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[2]/C
                         clock pessimism              0.278    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y68          FDRE (Setup_fdre_C_D)        0.075    15.333    displ7seg/Num_reg[2]
  -------------------------------------------------------------------
                         required time                         15.333    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  6.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  displ7seg/Num_reg[15]/Q
                         net (fo=2, routed)           0.069     1.724    displ7seg/Num_reg_n_0_[15]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  displ7seg/Num0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.996    displ7seg/data0[15]
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.108     2.104 r  displ7seg/Num[15]_i_1/O
                         net (fo=1, routed)           0.000     2.104    displ7seg/Num[15]
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.028    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[15]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.092     1.605    displ7seg/Num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.272ns (42.414%)  route 0.369ns (57.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  displ7seg/Num_reg[19]/Q
                         net (fo=21, routed)          0.155     1.797    displ7seg/sel0[2]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.214     2.110    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.045     2.155 r  displ7seg/Num[1]_i_1/O
                         net (fo=1, routed)           0.000     2.155    displ7seg/Num[1]
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.107     1.636    displ7seg/Num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.272ns (42.414%)  route 0.369ns (57.586%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  displ7seg/Num_reg[19]/Q
                         net (fo=21, routed)          0.155     1.797    displ7seg/sel0[2]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.214     2.110    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.045     2.155 r  displ7seg/Num[12]_i_1/O
                         net (fo=1, routed)           0.000     2.155    displ7seg/Num[12]
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[12]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.092     1.621    displ7seg/Num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.275ns (42.827%)  route 0.367ns (57.173%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  displ7seg/Num_reg[19]/Q
                         net (fo=21, routed)          0.155     1.797    displ7seg/sel0[2]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.212     2.107    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.048     2.155 r  displ7seg/Num[19]_i_1/O
                         net (fo=1, routed)           0.000     2.155    displ7seg/Num[19]
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.028    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.107     1.620    displ7seg/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.276ns (42.850%)  route 0.368ns (57.150%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  displ7seg/Num_reg[19]/Q
                         net (fo=21, routed)          0.155     1.797    displ7seg/sel0[2]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.213     2.108    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.049     2.157 r  displ7seg/Num[16]_i_1/O
                         net (fo=1, routed)           0.000     2.157    displ7seg/Num[16]
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.028    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[16]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.107     1.620    displ7seg/Num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.272ns (42.559%)  route 0.367ns (57.441%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  displ7seg/Num_reg[19]/Q
                         net (fo=21, routed)          0.155     1.797    displ7seg/sel0[2]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.212     2.107    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.045     2.152 r  displ7seg/Num[14]_i_1/O
                         net (fo=1, routed)           0.000     2.152    displ7seg/Num[14]
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     2.028    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[14]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.091     1.604    displ7seg/Num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.399ns (54.058%)  route 0.339ns (45.942%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  displ7seg/Num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  displ7seg/Num_reg[3]/Q
                         net (fo=2, routed)           0.131     1.786    displ7seg/Num_reg_n_0_[3]
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  displ7seg/Num0_carry/O[3]
                         net (fo=1, routed)           0.208     2.138    displ7seg/data0[4]
    SLICE_X3Y70          LUT2 (Prop_lut2_I0_O)        0.114     2.252 r  displ7seg/Num[4]_i_1/O
                         net (fo=1, routed)           0.000     2.252    displ7seg/Num[4]
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    displ7seg/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  displ7seg/Num_reg[4]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.107     1.658    displ7seg/Num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.358ns (52.082%)  route 0.329ns (47.918%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  displ7seg/Num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  displ7seg/Num_reg[10]/Q
                         net (fo=2, routed)           0.130     1.785    displ7seg/Num_reg_n_0_[10]
    SLICE_X4Y69          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.895 r  displ7seg/Num0_carry__1/O[1]
                         net (fo=1, routed)           0.199     2.095    displ7seg/data0[10]
    SLICE_X5Y69          LUT2 (Prop_lut2_I0_O)        0.107     2.202 r  displ7seg/Num[10]_i_1/O
                         net (fo=1, routed)           0.000     2.202    displ7seg/Num[10]
    SLICE_X5Y69          FDRE                                         r  displ7seg/Num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  displ7seg/Num_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.091     1.605    displ7seg/Num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.359ns (51.829%)  route 0.334ns (48.171%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  displ7seg/Num_reg[8]/Q
                         net (fo=2, routed)           0.131     1.787    displ7seg/Num_reg_n_0_[8]
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  displ7seg/Num0_carry__0/O[3]
                         net (fo=1, routed)           0.203     2.098    displ7seg/data0[8]
    SLICE_X5Y68          LUT2 (Prop_lut2_I0_O)        0.110     2.208 r  displ7seg/Num[8]_i_1/O
                         net (fo=1, routed)           0.000     2.208    displ7seg/Num[8]
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  displ7seg/Num_reg[8]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.092     1.607    displ7seg/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 displ7seg/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displ7seg/Num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.275ns (37.984%)  route 0.449ns (62.016%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  displ7seg/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     1.641 f  displ7seg/Num_reg[19]/Q
                         net (fo=21, routed)          0.155     1.797    displ7seg/sel0[2]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.099     1.896 r  displ7seg/Num[19]_i_2/O
                         net (fo=20, routed)          0.294     2.189    displ7seg/Num[19]_i_2_n_0
    SLICE_X5Y69          LUT2 (Prop_lut2_I1_O)        0.048     2.237 r  displ7seg/Num[13]_i_1/O
                         net (fo=1, routed)           0.000     2.237    displ7seg/Num[13]
    SLICE_X5Y69          FDRE                                         r  displ7seg/Num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.864     2.029    displ7seg/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  displ7seg/Num_reg[13]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X5Y69          FDRE (Hold_fdre_C_D)         0.107     1.635    displ7seg/Num_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.602    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y68     displ7seg/Num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69     displ7seg/Num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68     displ7seg/Num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y68     displ7seg/Num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y69     displ7seg/Num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y70     displ7seg/Num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y70     displ7seg/Num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y70     displ7seg/Num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     displ7seg/Num_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y68     displ7seg/Num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y69     displ7seg/Num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y69     displ7seg/Num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     displ7seg/Num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     displ7seg/Num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     displ7seg/Num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     displ7seg/Num_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y68     displ7seg/Num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y68     displ7seg/Num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y69     displ7seg/Num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y69     displ7seg/Num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y68     displ7seg/Num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y69     displ7seg/Num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y69     displ7seg/Num_reg[13]/C



