0.7
2020.1
May 27 2020
20:09:33
D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.srcs/sim_1/new/Gray_to_Binary_TB.v,1697036118,verilog,,,,Gray_to_Binary_TB,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.srcs/sources_1/new/Gray_to_Binary.v,1697035461,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_14/Day_14.srcs/sim_1/new/Gray_to_Binary_TB.v,,Gray_to_Binary,,,,,,,,
