// Seed: 4049990304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_11,
    output tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    output supply1 id_9
);
  integer id_12;
  ;
  assign id_4 = 1'd0;
  or primCall (id_4, id_3, id_12, id_7, id_2, id_11, id_1, id_6);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
