<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

</twCmdLine><twDesign>pcb.ncd</twDesign><twDesignPath>pcb.ncd</twDesignPath><twPCF>pcb.pcf</twPCF><twPcfPath>pcb.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg484"><twDevName>xc3s700an</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="16.001" period="20.000" constraintValue="20.000" deviceLimit="3.999" freqLimit="250.063" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clk_50m_in"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  </twConstName><twItemCnt>11177</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1191</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.201</twMinPer></twConstHead><twPathRptBanner iPaths="162" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (SLICE_X7Y39.CIN), 162 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>13.178</twTotPathDel><twClkSkew dest = "0.257" src = "0.280">0.023</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.941</twLogDel><twRouteDel>4.237</twRouteDel><twTotDel>13.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>13.140</twTotPathDel><twClkSkew dest = "0.257" src = "0.280">0.023</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y38.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ila0_trig0&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ddr_mgr_main_inst/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.313</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>13.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>13.007</twTotPathDel><twClkSkew dest = "0.257" src = "0.280">0.023</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y39.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y38.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y38.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/in_port&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y39.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ddr_mgr_main_inst/in_port&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y39.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y38.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y38.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y39.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.941</twLogDel><twRouteDel>4.066</twRouteDel><twTotDel>13.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15 (SLICE_X5Y82.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twDest><twTotPathDel>12.981</twTotPathDel><twClkSkew dest = "0.570" src = "0.683">0.113</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twBEL></twPathDel><twLogDel>6.083</twLogDel><twRouteDel>6.898</twRouteDel><twTotDel>12.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twDest><twTotPathDel>12.810</twTotPathDel><twClkSkew dest = "0.570" src = "0.683">0.113</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twBEL></twPathDel><twLogDel>6.083</twLogDel><twRouteDel>6.727</twRouteDel><twTotDel>12.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twDest><twTotPathDel>12.809</twTotPathDel><twClkSkew dest = "0.570" src = "0.683">0.113</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15</twBEL></twPathDel><twLogDel>6.083</twLogDel><twRouteDel>6.726</twRouteDel><twTotDel>12.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14 (SLICE_X5Y82.CE), 57 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twDest><twTotPathDel>12.981</twTotPathDel><twClkSkew dest = "0.570" src = "0.683">0.113</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.585</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_7.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y37.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twBEL></twPathDel><twLogDel>6.083</twLogDel><twRouteDel>6.898</twRouteDel><twTotDel>12.981</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twDest><twTotPathDel>12.810</twTotPathDel><twClkSkew dest = "0.570" src = "0.683">0.113</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y35.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_6.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y38.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y38.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;6&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twBEL></twPathDel><twLogDel>6.083</twLogDel><twRouteDel>6.727</twRouteDel><twTotDel>12.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twDest><twTotPathDel>12.809</twTotPathDel><twClkSkew dest = "0.570" src = "0.683">0.113</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y4.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y4.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y37.F4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y41.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>ddr_mgr_main_inst/pi_blk_sel&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_23_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_mem_req_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y45.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.874</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_15_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;15&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_14</twBEL></twPathDel><twLogDel>6.083</twLogDel><twRouteDel>6.726</twRouteDel><twTotDel>12.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F (SLICE_X2Y23.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.718</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F</twDest><twTotPathDel>0.732</twTotPathDel><twClkSkew dest = "0.053" src = "0.039">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y23.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/F</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G (SLICE_X2Y23.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.718</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G</twDest><twTotPathDel>0.732</twTotPathDel><twClkSkew dest = "0.053" src = "0.039">-0.014</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X3Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y23.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y23.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_0/G</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F (SLICE_X2Y22.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.771</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_2</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F</twDest><twTotPathDel>0.779</twTotPathDel><twClkSkew dest = "0.053" src = "0.045">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_2</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X3Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.432</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y22.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_2/F</twBEL></twPathDel><twLogDel>0.347</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>0.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="10.157" period="13.333" constraintValue="13.333" deviceLimit="3.176" freqLimit="314.861" physResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" logResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="clk_75m"/><twPinLimit anchorID="39" type="MINPERIOD" name="" slack="10.331" period="13.333" constraintValue="13.333" deviceLimit="3.002" freqLimit="333.111" physResource="clock_gen_inst/DCM_SP_INST/CLKFX" logResource="clock_gen_inst/DCM_SP_INST/CLKFX" locationPin="DCM_X2Y3.CLKFX" clockNet="clock_gen_inst/CLKFX_BUF"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Tcl" slack="11.731" period="13.333" constraintValue="6.666" deviceLimit="0.801" physResource="ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg&lt;1&gt;/CLK" logResource="ddr_mgr_main_inst/ddr2_mgr_inst/ddr_bank_reg_1/CK" locationPin="SLICE_X10Y23.CLK" clockNet="clk_75m"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.718" period="7.518" constraintValue="3.759" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tdcmpc" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>3687</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1367</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.430</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17 (SLICE_X22Y9.BY), 15 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.088</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twDest><twTotPathDel>7.264</twTotPathDel><twClkSkew dest = "0.582" src = "0.748">0.166</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X34Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;17&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twBEL></twPathDel><twLogDel>3.498</twLogDel><twRouteDel>3.766</twRouteDel><twTotDel>7.264</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twDest><twTotPathDel>6.792</twTotPathDel><twClkSkew dest = "0.234" src = "0.305">0.071</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y10.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;17&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twBEL></twPathDel><twLogDel>3.453</twLogDel><twRouteDel>3.339</twRouteDel><twTotDel>6.792</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.663</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twDest><twTotPathDel>6.763</twTotPathDel><twClkSkew dest = "0.582" src = "0.674">0.092</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y8.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X42Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.302</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y9.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;17&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;17&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_17</twBEL></twPathDel><twLogDel>2.855</twLogDel><twRouteDel>3.908</twRouteDel><twTotDel>6.763</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18 (SLICE_X22Y10.BY), 15 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twDest><twTotPathDel>7.206</twTotPathDel><twClkSkew dest = "0.590" src = "0.748">0.158</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X34Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.F3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;18&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twBEL></twPathDel><twLogDel>3.498</twLogDel><twRouteDel>3.708</twRouteDel><twTotDel>7.206</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.376</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twDest><twTotPathDel>6.984</twTotPathDel><twClkSkew dest = "0.590" src = "0.748">0.158</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X34Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;18&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twBEL></twPathDel><twLogDel>3.503</twLogDel><twRouteDel>3.481</twRouteDel><twTotDel>6.984</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twDest><twTotPathDel>6.906</twTotPathDel><twClkSkew dest = "0.590" src = "0.748">0.158</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X34Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_len_nxt&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y10.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;18&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y10.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;18&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_18</twBEL></twPathDel><twLogDel>3.503</twLogDel><twRouteDel>3.403</twRouteDel><twTotDel>6.906</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13 (SLICE_X31Y8.BY), 15 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twDest><twTotPathDel>7.147</twTotPathDel><twClkSkew dest = "0.605" src = "0.748">0.143</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/rd_req_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y17.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X34Y17.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp><twBEL>ddr_mgr_main_inst/rd_req_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.069</twDelInfo><twComp>ddr_mgr_main_inst/rd_req_r</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twBEL></twPathDel><twLogDel>3.506</twLogDel><twRouteDel>3.641</twRouteDel><twTotDel>7.147</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.795</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twDest><twTotPathDel>6.675</twTotPathDel><twClkSkew dest = "0.257" src = "0.305">0.048</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y10.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twBEL></twPathDel><twLogDel>3.461</twLogDel><twRouteDel>3.214</twRouteDel><twTotDel>6.675</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.803</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twDest><twTotPathDel>6.646</twTotPathDel><twClkSkew dest = "0.605" src = "0.674">0.069</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y8.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X42Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y8.G3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.926</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N41</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y8.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt&lt;13&gt;10</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_13</twBEL></twPathDel><twLogDel>2.863</twLogDel><twRouteDel>3.783</twRouteDel><twTotDel>6.646</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="11.277">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E (SLICE_X4Y65.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.784</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E</twDest><twTotPathDel>0.778</twTotPathDel><twClkSkew dest = "0.004" src = "0.010">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y66.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X4Y66.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y65.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.399</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/rst_dqs_div_r</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y65.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/read_fifo_rden</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_read_fifo_rden/SRL16E</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>0.399</twRouteDel><twTotDel>0.778</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E (SLICE_X4Y22.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.795</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_1</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "0.345" src = "0.227">-0.118</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_1</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y23.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X11Y23.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.586</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y22.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ba_address_reg2&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_1/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.586</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E (SLICE_X4Y22.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.841</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_0</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E</twDest><twTotPathDel>0.959</twTotPathDel><twClkSkew dest = "0.345" src = "0.227">-0.118</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_0</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y23.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X11Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y22.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.621</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y22.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/ba_address_reg2&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_ba_address_reg2_0/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.621</twRouteDel><twTotDel>0.959</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.759">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" locationPin="DCM_X2Y0.CLK0" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm"/><twPinLimit anchorID="73" type="MINLOWPULSE" name="Tcl" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CLK" logResource="ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CK" locationPin="SLICE_X28Y10.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tch" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CLK" logResource="ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd7/CK" locationPin="SLICE_X28Y10.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  </twConstName><twItemCnt>1207</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>556</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.224</twMinPer></twConstHead><twPathRptBanner iPaths="70" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X44Y36.BY), 70 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/data_fault</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>7.119</twTotPathDel><twClkSkew dest = "0.578" src = "0.683">0.105</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/data_fault</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X37Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/data_fault</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_wr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>3.764</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>7.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.644</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>6.825</twTotPathDel><twClkSkew dest = "0.439" src = "0.488">0.049</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X56Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X56Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y33.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_0_and00001</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y35.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>4.022</twLogDel><twRouteDel>2.803</twRouteDel><twTotDel>6.825</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.694</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>6.775</twTotPathDel><twClkSkew dest = "0.439" src = "0.488">0.049</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X56Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X56Y28.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y33.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y33.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_0_and00001</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms</twBEL><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y35.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ila0_trig0&lt;7&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>4.037</twLogDel><twRouteDel>2.738</twRouteDel><twTotDel>6.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8 (SLICE_X55Y32.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.539</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/data_fault</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twDest><twTotPathDel>6.844</twTotPathDel><twClkSkew dest = "0.548" src = "0.683">0.135</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/data_fault</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X37Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/data_fault</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_wr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twBEL></twPathDel><twLogDel>2.305</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>6.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.256</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/data_fault_1d</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twDest><twTotPathDel>5.151</twTotPathDel><twClkSkew dest = "0.409" src = "0.520">0.111</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/data_fault_1d</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X44Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/data_fault_1d</twComp><twBEL>ddr_mgr_main_inst/data_fault_1d</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>ddr_mgr_main_inst/data_fault_1d</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_wr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>2.750</twRouteDel><twTotDel>5.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.209</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.409" src = "0.482">0.073</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X47Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_8</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 (SLICE_X55Y32.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.539</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/data_fault</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twDest><twTotPathDel>6.844</twTotPathDel><twClkSkew dest = "0.548" src = "0.683">0.135</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/data_fault</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X37Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/data_fault</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>ila0_trig0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_wr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twBEL></twPathDel><twLogDel>2.305</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>6.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.256</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/data_fault_1d</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twDest><twTotPathDel>5.151</twTotPathDel><twClkSkew dest = "0.409" src = "0.520">0.111</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/data_fault_1d</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X44Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/data_fault_1d</twComp><twBEL>ddr_mgr_main_inst/data_fault_1d</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>ddr_mgr_main_inst/data_fault_1d</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_wr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>2.750</twRouteDel><twTotDel>5.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.209</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.409" src = "0.482">0.073</twClkSkew><twDelConst>7.518</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X47Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/N11</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y32.CE</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.853</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y32.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>2.627</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.397">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E (SLICE_X2Y48.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.647</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_5</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E</twDest><twTotPathDel>0.659</twTotPathDel><twClkSkew dest = "0.053" src = "0.041">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_5</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X3Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y48.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.332</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y48.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_data_falling&lt;5&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_5/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.332</twRouteDel><twTotDel>0.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E (SLICE_X0Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.653</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_29</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E</twDest><twTotPathDel>0.684</twTotPathDel><twClkSkew dest = "0.295" src = "0.264">-0.031</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_29</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X3Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;29&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y61.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4&lt;29&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data4_29/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (SLICE_X4Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.653</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twDest><twTotPathDel>0.708</twTotPathDel><twClkSkew dest = "0.273" src = "0.218">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twSrcClk><twPathDel><twSite>SLICE_X6Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y83.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_data_falling&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.879">ddr_mgr_main_inst/mig_clk90</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 
</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Tdcmpco" slack="3.519" period="7.518" constraintValue="7.518" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" locationPin="DCM_X2Y0.CLK90" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm"/><twPinLimit anchorID="102" type="MINLOWPULSE" name="Tcl" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r&lt;3&gt;/CLK" logResource="ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r_3/CK" locationPin="SLICE_X2Y64.CLK" clockNet="ddr_mgr_main_inst/mig_clk90"/><twPinLimit anchorID="103" type="MINHIGHPULSE" name="Tch" slack="5.916" period="7.518" constraintValue="3.759" deviceLimit="0.801" physResource="ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r&lt;3&gt;/CLK" logResource="ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/fifo1_rd_addr_r_3/CK" locationPin="SLICE_X2Y64.CLK" clockNet="ddr_mgr_main_inst/mig_clk90"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS  </twConstName><twItemCnt>1533</twItemCnt><twErrCntSetup>123</twErrCntSetup><twErrCntEndPt>123</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>754</twEndPtCnt><twPathErrCnt>512</twPathErrCnt><twMinPer>5.167</twMinPer></twConstHead><twPathRptBanner iPaths="88" iCriticalPaths="60" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG (SLICE_X28Y82.CIN), 88 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.408</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[9].U_TREG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twDest><twTotPathDel>4.991</twTotPathDel><twClkSkew dest = "0.272" src = "0.448">0.176</twClkSkew><twDelConst>3.759</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[9].U_TREG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X27Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[9].U_TREG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.I_SRLT_EQ_2.U_SRLL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_XORH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twBEL></twPathDel><twLogDel>3.840</twLogDel><twRouteDel>1.151</twRouteDel><twTotDel>4.991</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.321</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[2].U_IREG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twDest><twTotPathDel>5.037</twTotPathDel><twClkSkew dest = "0.481" src = "0.524">0.043</twClkSkew><twDelConst>3.759</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[2].U_IREG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X30Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[2].U_IREG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y71.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y71.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.I_SRLT_EQ_2.U_SRLH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[0].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_XORH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twBEL></twPathDel><twLogDel>4.228</twLogDel><twRouteDel>0.809</twRouteDel><twTotDel>5.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>83.9</twPctLog><twPctRoute>16.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.210</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[18].U_IREG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twDest><twTotPathDel>4.802</twTotPathDel><twClkSkew dest = "0.272" src = "0.439">0.167</twClkSkew><twDelConst>3.759</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[18].U_IREG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X27Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;19&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[18].U_IREG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.294</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.I_SRLT_EQ_2.U_SRLH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_XORH</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.I_OREG.U_OREG</twBEL></twPathDel><twLogDel>3.508</twLogDel><twRouteDel>1.294</twRouteDel><twTotDel>4.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y5.WEB1), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.374</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>5.040</twTotPathDel><twClkSkew dest = "0.581" src = "0.674">0.093</twClkSkew><twDelConst>3.759</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y5.WEB1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">3.112</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y5.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>5.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X0Y9.WEB0), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.373</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twTotPathDel>5.045</twTotPathDel><twClkSkew dest = "0.587" src = "0.674">0.087</twClkSkew><twDelConst>3.759</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.WEB0</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">3.117</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKB</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[10].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i</twBEL></twPathDel><twLogDel>1.928</twLogDel><twRouteDel>3.117</twRouteDel><twTotDel>5.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.684</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.767</twTotPathDel><twClkSkew dest = "0.498" src = "0.415">-0.083</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y70.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[21].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y73.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>0.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.688</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.717</twTotPathDel><twClkSkew dest = "0.241" src = "0.212">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y71.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[9].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y71.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.359</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y72.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.689</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.722</twTotPathDel><twClkSkew dest = "0.247" src = "0.214">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;33&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[32].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y72.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.384</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;32&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y72.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;33&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.759">ila0_clk</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from
 NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 
</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Trper_CLKB" slack="0.583" period="3.759" constraintValue="3.759" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="123" type="MINPERIOD" name="Trper_CLKB" slack="0.583" period="3.759" constraintValue="3.759" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKB" slack="0.583" period="3.759" constraintValue="3.759" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y5.CLKB" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y23.X</twSrc><twDest>SLICE_X28Y20.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="126" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y21.X</twSrc><twDest>SLICE_X28Y18.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="127" twConstType="NETDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y19.X</twSrc><twDest>SLICE_X28Y16.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="128" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y63.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twUnconstPath anchorID="130" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.891</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.089</twDel><twSUTime>0.802</twSUTime><twTotPathDel>5.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y57.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.802</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.893</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>5.891</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X48Y60.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twUnconstPath anchorID="132" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.709</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.323</twDel><twSUTime>0.386</twSUTime><twTotPathDel>2.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.739</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>2.709</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y60.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twUnconstPath anchorID="134" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.964</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.237</twDel><twSUTime>0.727</twSUTime><twTotPathDel>1.964</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>1.964</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y60.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twUnconstPath anchorID="136" twDataPathType="twDataPathMinDelay" ><twTotDel>1.460</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.990</twDel><twSUTime>-0.470</twSUTime><twTotPathDel>1.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y60.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>1.460</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X48Y60.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twUnconstPath anchorID="138" twDataPathType="twDataPathMinDelay" ><twTotDel>2.031</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.858</twDel><twSUTime>-0.173</twSUTime><twTotPathDel>2.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y60.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y60.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>2.031</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y63.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twUnconstPath anchorID="140" twDataPathType="twDataPathMinDelay" ><twTotDel>4.577</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.072</twDel><twSUTime>-0.505</twSUTime><twTotPathDel>4.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y61.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y61.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y57.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y63.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.979</twLogDel><twRouteDel>1.598</twRouteDel><twTotDel>4.577</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>65.1</twPctLog><twPctRoute>34.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="141" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="142" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="143" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X49Y61.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="144"><twUnconstPath anchorID="145" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.064</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.064</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>2.031</twLogDel><twRouteDel>4.033</twRouteDel><twTotDel>6.064</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="146"><twUnconstPath anchorID="147" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.992</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.992</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X55Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.935</twLogDel><twRouteDel>4.057</twRouteDel><twTotDel>5.992</twTotDel><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="148"><twUnconstPath anchorID="149" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.891</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.891</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;15&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.929</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.986</twLogDel><twRouteDel>3.905</twRouteDel><twTotDel>5.891</twTotDel><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="150" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.872</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y89.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathFromToDelay"><twSlack>13.128</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.872</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X60Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>1.062</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>1.872</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X60Y89.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="153"><twSlack>1.362</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X60Y89.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.714</twLogDel><twRouteDel>0.648</twRouteDel><twTotDel>1.362</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>52.4</twPctLog><twPctRoute>47.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="154"><twConstRollup name="clk_50m_in" fullName="NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="19.802" errors="0" errorRollup="0" items="0" itemsRollup="11177"/><twConstRollup name="clock_gen_inst/CLKFX_BUF" fullName="PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clk_50m_in&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  " type="child" depth="1" requirement="13.333" prefType="period" actual="13.201" actualRollup="N/A" errors="0" errorRollup="0" items="11177" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="155"><twConstRollup name="mem_clk_s" fullName="NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;" type="origin" depth="0" requirement="7.519" prefType="period" actual="4.800" actualRollup="10.334" errors="0" errorRollup="123" items="0" itemsRollup="6427"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="7.430" actualRollup="N/A" errors="0" errorRollup="0" items="3687" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  duty cycle corrected to 7.519 nS  HIGH 3.759 nS  " type="child" depth="1" requirement="7.519" prefType="period" actual="7.224" actualRollup="N/A" errors="0" errorRollup="0" items="1207" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x&quot; derived from  NET &quot;mem_clk_s&quot; PERIOD = 7.5187 ns HIGH 50%;  divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS  " type="child" depth="1" requirement="3.759" prefType="period" actual="5.167" actualRollup="N/A" errors="123" errorRollup="0" items="1533" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="156">1</twUnmetConstCnt><twDataSheet anchorID="157" twNameLen="15"><twClk2SUList anchorID="158" twDestWidth="7"><twDest>CLK_50M</twDest><twClk2SU><twSrc>CLK_50M</twSrc><twRiseRise>13.201</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="159" twDestWidth="7"><twDest>CLK_AUX</twDest><twClk2SU><twSrc>CLK_AUX</twSrc><twRiseRise>7.224</twRiseRise><twFallRise>4.976</twFallRise><twRiseFall>2.687</twRiseFall><twFallFall>7.430</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="160"><twErrCnt>123</twErrCnt><twScore>51117</twScore><twSetupScore>51117</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>17619</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>5607</twConnCnt></twConstCov><twStats anchorID="161"><twMinPer>13.201</twMinPer><twFootnote number="1" /><twMaxFreq>75.752</twMaxFreq><twMaxFromToDel>1.872</twMaxFromToDel><twMaxNetDel>0.398</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec  4 00:40:04 2016 </twTimestamp></twFoot><twClientInfo anchorID="162"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 423 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
