
---------- Begin Simulation Statistics ----------
final_tick                                 4893794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797268                       # Number of bytes of host memory used
host_op_rate                                   337020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.14                       # Real time elapsed on the host
host_tick_rate                              346056937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2899195                       # Number of instructions simulated
sim_ops                                       4765984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004894                       # Number of seconds simulated
sim_ticks                                  4893794000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               562017                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116237                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            838171                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             304869                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          562017                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           257148                       # Number of indirect misses.
system.cpu.branchPred.lookups                  838171                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        52647                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2899195                       # Number of instructions committed
system.cpu.committedOps                       4765984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.687984                       # CPI: cycles per instruction
system.cpu.discardedOps                        440760                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      438389                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            47                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      397464                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  7                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          143525                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.592423                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1139785                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.numCycles                          4893794                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                8234      0.17%      0.17% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4008627     84.11%     84.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     2      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     34      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     36      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    50      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     84.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                 420324      8.82%     93.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                328471      6.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                28      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              152      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4765984                       # Class of committed instruction
system.cpu.tickCycles                         4750269                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2027                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                972                       # Transaction distribution
system.membus.trans_dist::ReadExReq               604                       # Transaction distribution
system.membus.trans_dist::ReadExResp              604                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       100864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       100864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  100864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1576                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1576000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7881500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          185                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          603                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        88512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 127424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000608                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024656                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1644     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2721000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3663000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1269000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   35                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   33                       # number of demand (read+write) hits
system.l2.demand_hits::total                       68                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  35                       # number of overall hits
system.l2.overall_hits::.cpu.data                  33                       # number of overall hits
system.l2.overall_hits::total                      68                       # number of overall hits
system.l2.demand_misses::.cpu.inst                389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1188                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               389                       # number of overall misses
system.l2.overall_misses::.cpu.data              1188                       # number of overall misses
system.l2.overall_misses::total                  1577                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40839000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    137225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        178064000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40839000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    137225000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       178064000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1645                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1645                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.958663                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.958663                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104984.575835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115509.259259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112913.126189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104984.575835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115509.259259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112913.126189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    113465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    146544000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    113465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    146544000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.958663                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.958663                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85035.989717                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95509.259259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92925.808497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85035.989717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95509.259259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92925.808497                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          162                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              162                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          185                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              185                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          185                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          185                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             604                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 604                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     69036000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69036000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.977346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114298.013245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114298.013245                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     56956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.977346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94298.013245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94298.013245                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104984.575835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104984.575835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33079000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33079000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85035.989717                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85035.989717                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     68189000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     68189000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.968491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968491                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 116761.986301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116761.986301                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     56509000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     56509000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.968491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968491                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96761.986301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96761.986301                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1067.971655                       # Cycle average of tags in use
system.l2.tags.total_refs                        2025                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1576                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.284898                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       360.833590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       707.138065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.088094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.172641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.260735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1408                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.384766                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17784                       # Number of tag accesses
system.l2.tags.data_accesses                    17784                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          76032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             100864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1576                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5074182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          15536412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20610594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5074182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5074182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5074182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         15536412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20610594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5980                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66141000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12608000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               126029000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20983.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39983.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  3152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     81.865353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.136483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    68.276890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1097     90.07%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           45      3.69%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           30      2.46%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           11      0.90%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            7      0.57%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            9      0.74%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      0.33%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           15      1.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1218                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 100864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  100864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4893682000                       # Total gap between requests
system.mem_ctrls.avgGap                    3105128.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        76032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5074181.708506733179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 15536412.035324739292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25030000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    100999000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32255.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42508.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    61.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3441852500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    327340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1124601500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1139361                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1139361                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1139361                       # number of overall hits
system.cpu.icache.overall_hits::total         1139361                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          424                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            424                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          424                       # number of overall misses
system.cpu.icache.overall_misses::total           424                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43691000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43691000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43691000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43691000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1139785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1139785                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1139785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1139785                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103044.811321                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103044.811321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103044.811321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103044.811321                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          185                       # number of writebacks
system.cpu.icache.writebacks::total               185                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42845000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42845000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000372                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000372                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101049.528302                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101049.528302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101049.528302                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101049.528302                       # average overall mshr miss latency
system.cpu.icache.replacements                    185                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1139361                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1139361                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          424                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           424                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43691000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43691000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1139785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1139785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103044.811321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103044.811321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42845000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42845000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101049.528302                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101049.528302                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.968975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1139784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2694.524823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.968975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.874879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874879                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2279993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2279993                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       764470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           764470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       764470                       # number of overall hits
system.cpu.dcache.overall_hits::total          764470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1817                       # number of overall misses
system.cpu.dcache.overall_misses::total          1817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    190248000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    190248000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    190248000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    190248000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       766287                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       766287                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       766287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       766287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002371                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002371                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104704.457898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104704.457898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104704.457898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104704.457898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          162                       # number of writebacks
system.cpu.dcache.writebacks::total               162                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          596                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1221                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1221                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    141584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    141584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    141584000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    141584000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115957.411957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115957.411957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115957.411957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115957.411957                       # average overall mshr miss latency
system.cpu.dcache.replacements                    197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       437051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          437051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     72707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     72707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       437663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       437663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001398                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 118802.287582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 118802.287582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     70400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70400000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 116749.585406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 116749.585406                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       327419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         327419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    117541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    117541000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97544.398340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97544.398340                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          587                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          587                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115184.466019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115184.466019                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           654.928061                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              765691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1221                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            627.101556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   654.928061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.639578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.639578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          865                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1533795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1533795                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4893794000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
