
Project_Gateway/out/Project_Gateway.elf:     file format elf32-littlearm
Project_Gateway/out/Project_Gateway.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0027cd

Program Header:
0x70000001 off    0x00015260 vaddr 0x1a005260 paddr 0x1a005260 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x000019a0 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00005268 memsz 0x00005268 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a005268 align 2**16
         filesz 0x0000018c memsz 0x0000018c flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005260  1a000000  1a000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000018c  10000000  1a005268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  0002018c  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  0002018c  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  0002018c  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  0002018c  2**2
                  CONTENTS
  6 .bss          00001810  10000190  10000190  00000190  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  0002018c  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  0002018c  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  0002018c  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  0002018c  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a005260  1a005260  00015260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  0002018c  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  0002018c  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  0002018c  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  0002018c  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  0002018c  2**2
                  CONTENTS
 17 .noinit       00000000  100019a0  100019a0  0002018c  2**2
                  CONTENTS
 18 .debug_info   00026ecc  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00005046  00000000  00000000  00047058  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00008b33  00000000  00000000  0004c09e  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000c88  00000000  00000000  00054bd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000c08  00000000  00000000  00055859  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000dbdb  00000000  00000000  00056461  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00010a54  00000000  00000000  0006403c  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0002710b  00000000  00000000  00074a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000007e  00000000  00000000  0009bb9b  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  0009bc19  2**0
                  CONTENTS, READONLY
 28 .debug_frame  0000269c  00000000  00000000  0009bc50  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000190 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a005260 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100019a0 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a001248 l     F .text	000000a4 uartProcessIRQ
100001bc l     O .bss	00000004 rxIsrCallbackUART0
100001c0 l     O .bss	00000004 rxIsrCallbackUART2
100001c4 l     O .bss	00000004 rxIsrCallbackUART3
100001c8 l     O .bss	00000004 txIsrCallbackUART0
100001cc l     O .bss	00000004 txIsrCallbackUART2
100001d0 l     O .bss	00000004 txIsrCallbackUART3
1a005024 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 Project_Gateway.c
1000019c l     O .bss	0000000a uartBuff_rtc
00000000 l    df *ABS*	00000000 sapi_sleep.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000005c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a000ca8 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_timer.c
1a000f1a l     F .text	00000002 errorOcurred
1a000f1c l     F .text	00000002 doNothing
10000064 l     O .data	00000040 timer_dd
1a004ff4 l     O .text	00000030 timer_sd
00000000 l    df *ABS*	00000000 sapi_tick.c
100001a8 l     O .bss	00000004 callBackFuncParams
100001b0 l     O .bss	00000008 tickCounter
100001b8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_rtc.c
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100001d4 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_convert.c
100001d8 l     O .bss	00000014 result.11845
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a001858 l     F .text	00000010 clearInterrupt
1a001868 l     F .text	0000005c serveInterrupt
100000a4 l     O .data	00000048 ultrasonicSensors
1a00506c l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 sapi_lcd.c
1a0018e2 l     F .text	0000002e lcdSendNibble
1a001910 l     F .text	0000001c lcdEnablePulse
00000000 l    df *ABS*	00000000 board_sysinit.c
1a005074 l     O .text	00000004 InitClkStates
1a005078 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 board.c
1a001ac0 l     F .text	00000044 Board_LED_Init
1a001b04 l     F .text	00000040 Board_TEC_Init
1a001b44 l     F .text	00000040 Board_GPIO_Init
1a001b84 l     F .text	00000038 Board_SPI_Init
1a001bbc l     F .text	00000024 Board_I2C_Init
1a001be0 l     F .text	00000030 Board_ADC_Init
1a0050f0 l     O .text	00000008 GpioButtons
1a0050f8 l     O .text	0000000c GpioLeds
1a005104 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001c60 l     F .text	00000014 Chip_SSP_GetClockIndex
1a001c74 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 rtc_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a001d98 l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a001de8 l     F .text	00000014 Chip_ADC_GetClockIndex
1a001dfc l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a00511c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002004 l     F .text	000000a4 pll_calc_divs
1a0020a8 l     F .text	0000010c pll_get_frac
1a0021b4 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002428 l     F .text	00000022 Chip_Clock_GetDivRate
100001ec l     O .bss	00000008 audio_usb_pll_freq
1a005170 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0025a8 l     F .text	0000002c Chip_UART_GetIndex
1a0051dc l     O .text	00000008 UART_BClock
1a0051e4 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
100000ec l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_pow.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
1a0051f0 l     O .text	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_unorddf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_ldivmod.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strstr.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 impure.c
1000012c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a005260 l       .bss_RAM5	00000000 __init_array_end
1a005260 l       .bss_RAM5	00000000 __preinit_array_end
1a005260 l       .bss_RAM5	00000000 __init_array_start
1a005260 l       .bss_RAM5	00000000 __preinit_array_start
1a004304 g     F .text	0000002c .hidden __aeabi_dcmpun
1a00224c g     F .text	0000001c Chip_Clock_GetDividerSource
1a0042c8 g     F .text	00000012 .hidden __aeabi_dcmple
100001f4 g     O .bss	00000400 sdBuffer
1a0010b8 g     F .text	00000044 TIMER2_IRQHandler
1a001428 g     F .text	00000014 uartRxRead
1a00151c g     F .text	0000001c uartWriteByteArray
1a004204 g     F .text	0000007a .hidden __cmpdf2
1a0037dc g     F .text	00000012 fabs
1a00018e  w    F .text	00000002 DebugMon_Handler
1a000194  w    F .text	00000002 RIT_IRQHandler
10000199 g     O .bss	00000001 estadoIntEsp
10000058 g     O .data	00000004 ptrFunction
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a004204 g     F .text	0000007a .hidden __eqdf2
1a000194  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000194  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00165c g     F .text	00000090 int64ToString
1a003d74 g     F .text	0000005a .hidden __floatdidf
1a000194  w    F .text	00000002 I2C0_IRQHandler
1a0014cc g     F .text	0000001e uartReadByte
1a001d16 g     F .text	0000002e Chip_RTC_GetFullTime
1a000184  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001ea2 g     F .text	0000000c Chip_ADC_SetResolution
1a0011e0 g     F .text	00000034 SysTick_Handler
1a002628 g     F .text	00000040 Chip_UART_SetBaud
1a000194  w    F .text	00000002 SDIO_IRQHandler
1a000194  w    F .text	00000002 ATIMER_IRQHandler
1a000190  w    F .text	00000002 PendSV_Handler
1a000182  w    F .text	00000002 NMI_Handler
1a005268 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000194  w    F .text	00000002 I2C1_IRQHandler
1a000194  w    F .text	00000002 UART1_IRQHandler
1a0041f4 g     F .text	0000008a .hidden __gtdf2
1a004720 g     F .text	0000000c __errno
1a000194  w    F .text	00000002 GPIO5_IRQHandler
1a000194  w    F .text	00000002 CAN1_IRQHandler
10000000 g     O .data	00000005 IPD_Rcv
53ff5090 g       *ABS*	00000000 __valid_user_code_checksum
1a005268 g       .ARM.exidx	00000000 _etext
100005f4 g     O .bss	00000002 cantDatos
1a004290 g     F .text	00000010 .hidden __aeabi_cdcmple
1a001214 g     F .text	00000034 rtcRead
1a000194  w    F .text	00000002 USB1_IRQHandler
1a000194  w    F .text	00000002 I2S0_IRQHandler
1a0010fc g     F .text	00000044 TIMER3_IRQHandler
1a0024ca g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178 g     F .text	0000000a UART0_IRQHandler
1a0001b4 g     F .text	00000012 bss_init
1a001dd0 g     F .text	00000018 Chip_TIMER_Reset
1a0003a0 g     F .text	00000098 INT_GPIO_RX
1a004280 g     F .text	00000020 .hidden __aeabi_cdrcmple
1a000194  w    F .text	00000002 SGPIO_IRQHandler
1a003cfc g     F .text	00000022 .hidden __floatsidf
1a0041fc g     F .text	00000082 .hidden __ltdf2
1a004420 g     F .text	00000000 .hidden __aeabi_uldivmod
100019a0 g       .noinit	00000000 _noinit
1a001504 g     F .text	00000018 uartWriteString
1000199c g     O .bss	00000004 SystemCoreClock
1a0025d4 g     F .text	00000054 Chip_UART_Init
1a000194  w    F .text	00000002 ADC0_IRQHandler
100005f8 g     O .bss	00000004 punt_rx_gpio
1a00018a  w    F .text	00000002 UsageFault_Handler
1a002548 g     F .text	0000004c Chip_Clock_GetRate
1a000194  w    F .text	00000002 GPIO6_IRQHandler
1a001a2c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000720 g     F .text	00000068 itoa
1a003cdc g     F .text	0000001e .hidden __aeabi_ui2d
1a004450 g     F .text	000002cc .hidden __udivmoddi4
1a003a58 g     F .text	00000000 .hidden __aeabi_drsub
1a0050ec g     O .text	00000004 ExtRateIn
1a000194  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
100005fc g     O .bss	0000023c sdcard
10000838 g     O .bss	00000004 cantDatosGuard
1a0042b4 g     F .text	00000012 .hidden __aeabi_dcmplt
1a0018ce g     F .text	0000000a GPIO1_IRQHandler
10000192 g     O .bss	00000001 botStatus
1a003d20 g     F .text	00000042 .hidden __extendsfdf2
1a004024 g     F .text	000001d0 .hidden __aeabi_ddiv
1a000194  w    F .text	00000002 SSP0_IRQHandler
1000083c g     O .bss	0000001e ssid_wifi
1a003a64 g     F .text	00000276 .hidden __adddf3
1a0013f8 g     F .text	00000018 uartRxReady
1a005260 g       .ARM.exidx	00000000 __exidx_start
1000085c g     O .bss	00000400 usbRxIntBuffer
1a003dd0 g     F .text	00000254 .hidden __aeabi_dmul
10000c5c g     O .bss	00000032 servidor_tcpip
100001a6 g     O .bss	00000001 usbStatus
10000124 g     O .data	00000001 __fdlib_version
1a0002fc g     O .text	00000004 CRP_WORD
10000c90 g     O .bss	00000030 packetBuffer
1a00472c g     F .text	00000048 __libc_init_array
1000019a g     O .bss	00000001 estadoIntIPD
1a003cdc g     F .text	0000001e .hidden __floatunsidf
1a000194  w    F .text	00000002 ADC1_IRQHandler
10000cc0 g     O .bss	00000004 length_IPD_Str
1a001c34 g     F .text	0000002c Board_Init
1a002850 g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000788 g     F .text	00000184 showDateAndTimeLCD
1a000a5c g     F .text	00000028 menuConfigServer
1a000194  w    F .text	00000002 RTC_IRQHandler
100019a0 g       .bss	00000000 _ebss
1a001038 g     F .text	00000040 TIMER0_IRQHandler
1a003818 g     F .text	00000110 rint
1a001164 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000b4c g     F .text	00000028 Mandar_Uart_TCP
1a000194  w    F .text	00000002 SPI_IRQHandler
1a002794 g     F .text	00000038 Chip_I2C_SetClockRate
1a004330 g     F .text	0000004e .hidden __fixdfsi
1a000194  w    F .text	00000002 LCD_IRQHandler
1a002200 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
10000cc4 g     O .bss	00000008 rtc_lcd
1a003a64 g     F .text	00000276 .hidden __aeabi_dadd
1a000196 g     F .text	0000001e data_init
1a0041fc g     F .text	00000082 .hidden __ledf2
1a004784 g     F .text	0000001e strcat
10000191 g     O .bss	00000001 bandera_mandar_datos
1a003d64 g     F .text	0000006a .hidden __aeabi_ul2d
1a001078 g     F .text	00000040 TIMER1_IRQHandler
1a005200 g     O .text	00000020 __sf_fake_stderr
1a002770 g     F .text	00000024 Chip_I2C_Init
1a001538 g     F .text	0000000a UART2_IRQHandler
1a0023bc g     F .text	0000006c Chip_Clock_GetMainPLLHz
10000197 g     O .bss	00000001 estadoATComm
1a004ebc g     O .text	00000136 gpioPinsInit
1a0012ec g     F .text	00000080 uartInterrupt
10000ccc g     O .bss	00000004 punt_rx_esp
1a0014ea g     F .text	0000001a uartWriteByte
1a001c8c g     F .text	00000012 Chip_SSP_SetClockRate
1a0042f0 g     F .text	00000012 .hidden __aeabi_dcmpgt
1a0018d8 g     F .text	0000000a GPIO2_IRQHandler
1a000f20 g     F .text	00000110 Timer_Init
1a001030 g     F .text	00000008 Timer_microsecondsToTicks
1a0024a4 g     F .text	00000026 Chip_Clock_GetBaseClock
1a0042dc g     F .text	00000012 .hidden __aeabi_dcmpge
10000190 g       .bss	00000000 _bss
1a001e70 g     F .text	00000032 Chip_ADC_SetSampleRate
1a003a60 g     F .text	0000027a .hidden __aeabi_dsub
1a0047cc g     F .text	00000034 strstr
10000194 g     O .bss	00000002 cantDataIPD
1a003d64 g     F .text	0000006a .hidden __floatundidf
1a000194  w    F .text	00000002 I2S1_IRQHandler
1a001c9e g     F .text	0000003e Chip_SSP_SetBitRate
1a000458 g     F .text	00000050 ResetIPD
10000cd0 g     O .bss	0000000a puerto_tcpip
1a001d14 g     F .text	00000002 Chip_GPIO_Init
1a005118 g     O .text	00000004 OscRateIn
1a001450 g     F .text	0000007c uartInit
1a002b90 g     F .text	00000ab8 __ieee754_pow
1a002858 g     F .text	00000338 pow
100019a0 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000194  w    F .text	00000002 SSP1_IRQHandler
1a001dc4 g     F .text	0000000c Chip_TIMER_Init
1a001964 g     F .text	00000030 lcdData
1a000178 g       .text	00000000 __bss_section_table_end
1a000a84 g     F .text	00000028 menuConfigNTP
1a003cfc g     F .text	00000022 .hidden __aeabi_i2d
1a000cdc g     F .text	00000194 gpioInit
1a00090c g     F .text	000000a8 mainMenu
1a000c88 g     F .text	00000004 sleepUntilNextInterrupt
1a00471c  w    F .text	00000002 .hidden __aeabi_ldiv0
10000cdc g     O .bss	0000001e servidor_ntp
1a004024 g     F .text	000001d0 .hidden __divdf3
1a00192c g     F .text	00000038 lcdCommand
1a003dd0 g     F .text	00000254 .hidden __muldf3
1a00154c g     F .text	0000001c USB0_IRQHandler
1a000194  w    F .text	00000002 GPIO3_IRQHandler
1a000588 g     F .text	00000198 espSendDataServer
1a000194  w    F .text	00000002 SCT_IRQHandler
10000cfc g     O .bss	00000004 punt_rx_usb
1a005220 g     O .text	00000020 __sf_fake_stdin
1a002268 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
10000008 g     O .data	00000050 estados_maq
1a004774 g     F .text	00000010 memset
1a000186  w    F .text	00000002 MemManage_Handler
1a000b74 g     F .text	00000114 main
1a0004a8 g     F .text	000000e0 INT_ESP_RX
10000d00 g     O .bss	0000001e clave_wifi
1a000194  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
10000060 g     O .data	00000004 DWT_CTRL
1a003800 g     F .text	00000004 matherr
1a003d74 g     F .text	0000005a .hidden __aeabi_l2d
1a001410 g     F .text	00000018 uartTxReady
1a000194  w    F .text	00000002 GPIO7_IRQHandler
1a0024d8 g     F .text	0000003c Chip_Clock_EnableOpts
1a002284 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0037f0 g     F .text	00000010 finite
1a001d44 g     F .text	00000054 fpuInit
10000005 g     O .data	00000001 boton_pulsado
1a00233c g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000438 g     F .text	00000020 ResetESPBuff
1a001aa4 g     F .text	0000001c SystemInit
1a000194  w    F .text	00000002 SPIFI_IRQHandler
1a003a3c g     F .text	0000001a copysign
1a001820 g     F .text	00000038 delay
1a000194  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a004204 g     F .text	0000007a .hidden __nedf2
1a000e70 g     F .text	00000056 gpioWrite
10000196 g     O .bss	00000001 contIPDStr
1a00033c g     F .text	00000020 LCD_Estado
1a001e30 g     F .text	00000040 Chip_ADC_Init
10001998 g     O .bss	00000004 g_pUsbApi
1a0019f4 g     F .text	00000038 Board_SetupMuxing
1a001994 g     F .text	00000034 lcdGoToXY
1a002668 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a001140 g     F .text	0000000c tickRead
10001990 g     O .bss	00000008 tickRateMS
1a000194  w    F .text	00000002 ETH_IRQHandler
10000128 g     O .data	00000004 _impure_ptr
1a003928 g     F .text	00000114 scalbn
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0019da g     F .text	00000018 lcdSendStringRaw
1a00143c g     F .text	00000014 uartTxWrite
1a000194  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
100019a0 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001cdc g     F .text	00000038 Chip_SSP_Init
1a000194  w    F .text	00000002 GINT0_IRQHandler
1a000300 g     F .text	0000003c myIntTick
1a003808 g     F .text	00000010 nan
1a003648 g     F .text	00000194 __ieee754_sqrt
1a000194  w    F .text	00000002 DAC_IRQHandler
1a001c10 g     F .text	00000024 Board_Debug_Init
10000d20 g     O .bss	00000064 tcpIpDataToSend
1a0042a0 g     F .text	00000012 .hidden __aeabi_dcmpeq
1000018c g       .data	00000000 _edata
1a002750 g     F .text	00000020 Chip_I2C_EventHandler
1a000194  w    F .text	00000002 M0SUB_IRQHandler
1a001eb0 g     F .text	00000154 Chip_SetupCoreClock
10000d84 g     O .bss	00000004 punt_rx_sd
1a0018c4 g     F .text	0000000a GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a000aac g     F .text	000000a0 startMenu
1a0027cc g     F .text	00000084 ResetISR
1a002594 g     F .text	00000014 SystemCoreClockUpdate
1a004330 g     F .text	0000004e .hidden __aeabi_d2iz
1a000194  w    F .text	00000002 DMA_IRQHandler
1a000194  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a0019c8 g     F .text	00000012 lcdClear
1a005240 g     O .text	00000020 __sf_fake_stdout
1a001708 g     F .text	000000b0 atoi
1a0017b8 g     F .text	00000068 delayInaccurateUs
1a00471c  w    F .text	00000002 .hidden __aeabi_idiv0
1a004304 g     F .text	0000002c .hidden __unorddf2
1000019b g     O .bss	00000001 lcdStatus
1a00136c g     F .text	0000008c uartCallbackSet
1a000188  w    F .text	00000002 BusFault_Handler
1a0047bc g     F .text	00000010 strlen
1a002514 g     F .text	00000034 Chip_Clock_Enable
1a004290 g     F .text	00000010 .hidden __aeabi_cdcmpeq
10000198 g     O .bss	00000001 estadoInt
1a0041f4 g     F .text	0000008a .hidden __gedf2
1a001542 g     F .text	0000000a UART3_IRQHandler
1a0009b4 g     F .text	000000a8 menuConfigWiFi
1a000194  w    F .text	00000002 MCPWM_IRQHandler
10000d88 g     O .bss	00000002 cuentaDatos
1a000194  w    F .text	00000002 M0APP_IRQHandler
1a0047a2 g     F .text	0000001a strchr
1a000ec6 g     F .text	00000054 gpioRead
10000d8c g     O .bss	00000400 espRxIntBuffer
1a003d20 g     F .text	00000042 .hidden __aeabi_f2d
1a001568 g     F .text	000000f4 boardInit
1a0016ec g     F .text	00000018 intToString
1a003a60 g     F .text	0000027a .hidden __subdf3
1a000194  w    F .text	00000002 GINT1_IRQHandler
1a00035c g     F .text	00000044 ResetGpioBuff
1a004380 g     F .text	00000000 .hidden __aeabi_ldivmod
1a00114c g     F .text	00000018 tickPowerSet
1000118c g     O .bss	00000400 gpioRxBuffer
10000190 g     O .bss	00000001 aciertos
1000158c g     O .bss	00000400 espResponseBuffer
1a00244c g     F .text	00000058 Chip_Clock_SetBaseClock
1a000c8c g     F .text	0000001c cyclesCounterInit
1a000194  w    F .text	00000002 GPIO4_IRQHandler
1a001a98 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 cd 27 00 1a 83 01 00 1a 85 01 00 1a     .....'..........
1a000010:	87 01 00 1a 89 01 00 1a 8b 01 00 1a 90 50 ff 53     .............P.S
	...
1a00002c:	8d 01 00 1a 8f 01 00 1a 00 00 00 00 91 01 00 1a     ................
1a00003c:	e1 11 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00004c:	00 00 00 00 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00005c:	95 01 00 1a 4d 15 00 1a 95 01 00 1a 95 01 00 1a     ....M...........
1a00006c:	95 01 00 1a 39 10 00 1a 79 10 00 1a b9 10 00 1a     ....9...y.......
1a00007c:	fd 10 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00008c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00009c:	95 01 00 1a 79 01 00 1a 95 01 00 1a 39 15 00 1a     ....y.......9...
1a0000ac:	43 15 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     C...............
1a0000bc:	95 01 00 1a c5 18 00 1a cf 18 00 1a d9 18 00 1a     ................
1a0000cc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000dc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000ec:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a0000fc:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a00010c:	95 01 00 1a 95 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a005268 	.word	0x1a005268
1a000118:	10000000 	.word	0x10000000
1a00011c:	0000018c 	.word	0x0000018c
1a000120:	1a005268 	.word	0x1a005268
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a005268 	.word	0x1a005268
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a005268 	.word	0x1a005268
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a005268 	.word	0x1a005268
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000190 	.word	0x10000190
1a000154:	00001810 	.word	0x00001810
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a000178:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a00017a:	2000      	movs	r0, #0
1a00017c:	f001 f864 	bl	1a001248 <uartProcessIRQ>
}
1a000180:	bd08      	pop	{r3, pc}

1a000182 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <NMI_Handler>

1a000184 <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <HardFault_Handler>

1a000186 <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <MemManage_Handler>

1a000188 <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <BusFault_Handler>

1a00018a <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a00018a:	e7fe      	b.n	1a00018a <UsageFault_Handler>

1a00018c <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>

1a00018e <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a00018e:	e7fe      	b.n	1a00018e <DebugMon_Handler>

1a000190 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000190:	e7fe      	b.n	1a000190 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000192:	e7fe      	b.n	1a000192 <PendSV_Handler+0x2>

1a000194 <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a000194:	e7fe      	b.n	1a000194 <ADC0_IRQHandler>

1a000196 <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	2300      	movs	r3, #0
1a000198:	4293      	cmp	r3, r2
1a00019a:	d20a      	bcs.n	1a0001b2 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00019c:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a00019e:	6804      	ldr	r4, [r0, #0]
1a0001a0:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001a4:	3004      	adds	r0, #4
1a0001a6:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	4293      	cmp	r3, r2
1a0001aa:	d3f8      	bcc.n	1a00019e <data_init+0x8>
}
1a0001ac:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b0:	4770      	bx	lr
1a0001b2:	4770      	bx	lr

1a0001b4 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	2300      	movs	r3, #0
1a0001b6:	e003      	b.n	1a0001c0 <bss_init+0xc>
        *pulDest++ = 0;
1a0001b8:	2200      	movs	r2, #0
1a0001ba:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001be:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c0:	428b      	cmp	r3, r1
1a0001c2:	d3f9      	bcc.n	1a0001b8 <bss_init+0x4>
}
1a0001c4:	4770      	bx	lr
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <myIntTick>:
uint8_t boton_pulsado = 2;
uint8_t botStatus = 0;
rtc_t rtc_lcd;

void myIntTick()
{   
1a000300:	b508      	push	{r3, lr}
    //      2- Saber que boton de la EDU-CIAA se apretó.
    //      3- Para indicarle al Main la acción a realizar.
    
    
    //Qué botón se apretó?
    if(gpioRead(TEC1)== FALSE)boton_pulsado = 1;
1a000302:	2024      	movs	r0, #36	; 0x24
1a000304:	f000 fddf 	bl	1a000ec6 <gpioRead>
1a000308:	b910      	cbnz	r0, 1a000310 <myIntTick+0x10>
1a00030a:	4b0a      	ldr	r3, [pc, #40]	; (1a000334 <myIntTick+0x34>)
1a00030c:	2201      	movs	r2, #1
1a00030e:	701a      	strb	r2, [r3, #0]
    if(gpioRead(TEC2)== FALSE)boton_pulsado = 2;
1a000310:	2025      	movs	r0, #37	; 0x25
1a000312:	f000 fdd8 	bl	1a000ec6 <gpioRead>
1a000316:	b910      	cbnz	r0, 1a00031e <myIntTick+0x1e>
1a000318:	4b06      	ldr	r3, [pc, #24]	; (1a000334 <myIntTick+0x34>)
1a00031a:	2202      	movs	r2, #2
1a00031c:	701a      	strb	r2, [r3, #0]
    if(gpioRead(TEC3)== FALSE)boton_pulsado = 3;
1a00031e:	2026      	movs	r0, #38	; 0x26
1a000320:	f000 fdd1 	bl	1a000ec6 <gpioRead>
1a000324:	b910      	cbnz	r0, 1a00032c <myIntTick+0x2c>
1a000326:	4b03      	ldr	r3, [pc, #12]	; (1a000334 <myIntTick+0x34>)
1a000328:	2203      	movs	r2, #3
1a00032a:	701a      	strb	r2, [r3, #0]
    botStatus = BOT_EJEC;
1a00032c:	4b02      	ldr	r3, [pc, #8]	; (1a000338 <myIntTick+0x38>)
1a00032e:	2201      	movs	r2, #1
1a000330:	701a      	strb	r2, [r3, #0]
    
    
1a000332:	bd08      	pop	{r3, pc}
1a000334:	10000005 	.word	0x10000005
1a000338:	10000192 	.word	0x10000192

1a00033c <LCD_Estado>:
    
};


void LCD_Estado(int est)
{
1a00033c:	b510      	push	{r4, lr}
1a00033e:	4604      	mov	r4, r0
  
        lcdClear(); // Borrar la pantalla
1a000340:	f001 fb42 	bl	1a0019c8 <lcdClear>
        lcdGoToXY( 1, 1 ); // Poner cursor en 1, 1
1a000344:	2101      	movs	r1, #1
1a000346:	4608      	mov	r0, r1
1a000348:	f001 fb24 	bl	1a001994 <lcdGoToXY>
        lcdSendStringRaw(estados_maq[est]);
1a00034c:	4b02      	ldr	r3, [pc, #8]	; (1a000358 <LCD_Estado+0x1c>)
1a00034e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
1a000352:	f001 fb42 	bl	1a0019da <lcdSendStringRaw>

1a000356:	bd10      	pop	{r4, pc}
1a000358:	10000008 	.word	0x10000008

1a00035c <ResetGpioBuff>:
{
1a00035c:	b510      	push	{r4, lr}
    memset( gpioRxBuffer, '\0', sizeof(gpioRxBuffer));
1a00035e:	4c0a      	ldr	r4, [pc, #40]	; (1a000388 <ResetGpioBuff+0x2c>)
1a000360:	f44f 6280 	mov.w	r2, #1024	; 0x400
1a000364:	2100      	movs	r1, #0
1a000366:	4620      	mov	r0, r4
1a000368:	f004 fa04 	bl	1a004774 <memset>
    punt_rx_gpio = gpioRxBuffer;
1a00036c:	4b07      	ldr	r3, [pc, #28]	; (1a00038c <ResetGpioBuff+0x30>)
1a00036e:	601c      	str	r4, [r3, #0]
    cantDatos = 0;
1a000370:	2300      	movs	r3, #0
1a000372:	4a07      	ldr	r2, [pc, #28]	; (1a000390 <ResetGpioBuff+0x34>)
1a000374:	8013      	strh	r3, [r2, #0]
    cuentaDatos = 1;
1a000376:	4a07      	ldr	r2, [pc, #28]	; (1a000394 <ResetGpioBuff+0x38>)
1a000378:	2101      	movs	r1, #1
1a00037a:	8011      	strh	r1, [r2, #0]
    bandera_mandar_datos = false;
1a00037c:	4a06      	ldr	r2, [pc, #24]	; (1a000398 <ResetGpioBuff+0x3c>)
1a00037e:	7013      	strb	r3, [r2, #0]
    estadoInt = MOTE_ESTADO_INICIAL;
1a000380:	4a06      	ldr	r2, [pc, #24]	; (1a00039c <ResetGpioBuff+0x40>)
1a000382:	7013      	strb	r3, [r2, #0]
}
1a000384:	bd10      	pop	{r4, pc}
1a000386:	bf00      	nop
1a000388:	1000118c 	.word	0x1000118c
1a00038c:	100005f8 	.word	0x100005f8
1a000390:	100005f4 	.word	0x100005f4
1a000394:	10000d88 	.word	0x10000d88
1a000398:	10000191 	.word	0x10000191
1a00039c:	10000198 	.word	0x10000198

1a0003a0 <INT_GPIO_RX>:
{
1a0003a0:	b538      	push	{r3, r4, r5, lr}
    *punt_rx_gpio = uartRxRead(UART_GPIO);
1a0003a2:	4c20      	ldr	r4, [pc, #128]	; (1a000424 <INT_GPIO_RX+0x84>)
1a0003a4:	6825      	ldr	r5, [r4, #0]
1a0003a6:	2000      	movs	r0, #0
1a0003a8:	f001 f83e 	bl	1a001428 <uartRxRead>
1a0003ac:	7028      	strb	r0, [r5, #0]
    uartWriteByte(UART_USB, *punt_rx_gpio);
1a0003ae:	6823      	ldr	r3, [r4, #0]
1a0003b0:	7819      	ldrb	r1, [r3, #0]
1a0003b2:	2003      	movs	r0, #3
1a0003b4:	f001 f899 	bl	1a0014ea <uartWriteByte>
    switch(estadoInt)
1a0003b8:	4b1b      	ldr	r3, [pc, #108]	; (1a000428 <INT_GPIO_RX+0x88>)
1a0003ba:	781b      	ldrb	r3, [r3, #0]
1a0003bc:	2b03      	cmp	r3, #3
1a0003be:	d817      	bhi.n	1a0003f0 <INT_GPIO_RX+0x50>
1a0003c0:	e8df f003 	tbb	[pc, r3]
1a0003c4:	2b0e1e02 	.word	0x2b0e1e02
            if(*punt_rx_gpio == 0x7E)estadoInt = MOTE_BUSCANDO_LONG;
1a0003c8:	4b16      	ldr	r3, [pc, #88]	; (1a000424 <INT_GPIO_RX+0x84>)
1a0003ca:	681b      	ldr	r3, [r3, #0]
1a0003cc:	781b      	ldrb	r3, [r3, #0]
1a0003ce:	2b7e      	cmp	r3, #126	; 0x7e
1a0003d0:	d103      	bne.n	1a0003da <INT_GPIO_RX+0x3a>
1a0003d2:	4b15      	ldr	r3, [pc, #84]	; (1a000428 <INT_GPIO_RX+0x88>)
1a0003d4:	2202      	movs	r2, #2
1a0003d6:	701a      	strb	r2, [r3, #0]
1a0003d8:	e00a      	b.n	1a0003f0 <INT_GPIO_RX+0x50>
            else   ResetGpioBuff();  
1a0003da:	f7ff ffbf 	bl	1a00035c <ResetGpioBuff>
1a0003de:	e007      	b.n	1a0003f0 <INT_GPIO_RX+0x50>
            cantDatos = *punt_rx_gpio;
1a0003e0:	4b10      	ldr	r3, [pc, #64]	; (1a000424 <INT_GPIO_RX+0x84>)
1a0003e2:	681b      	ldr	r3, [r3, #0]
1a0003e4:	781a      	ldrb	r2, [r3, #0]
1a0003e6:	4b11      	ldr	r3, [pc, #68]	; (1a00042c <INT_GPIO_RX+0x8c>)
1a0003e8:	801a      	strh	r2, [r3, #0]
            estadoInt = MOTE_RECIBIENDO_DATO;
1a0003ea:	4b0f      	ldr	r3, [pc, #60]	; (1a000428 <INT_GPIO_RX+0x88>)
1a0003ec:	2201      	movs	r2, #1
1a0003ee:	701a      	strb	r2, [r3, #0]
    if(estadoInt != MOTE_ESTADO_INICIAL)punt_rx_gpio++;
1a0003f0:	4b0d      	ldr	r3, [pc, #52]	; (1a000428 <INT_GPIO_RX+0x88>)
1a0003f2:	781b      	ldrb	r3, [r3, #0]
1a0003f4:	b11b      	cbz	r3, 1a0003fe <INT_GPIO_RX+0x5e>
1a0003f6:	4a0b      	ldr	r2, [pc, #44]	; (1a000424 <INT_GPIO_RX+0x84>)
1a0003f8:	6813      	ldr	r3, [r2, #0]
1a0003fa:	3301      	adds	r3, #1
1a0003fc:	6013      	str	r3, [r2, #0]
}
1a0003fe:	bd38      	pop	{r3, r4, r5, pc}
            cuentaDatos++;
1a000400:	4a0b      	ldr	r2, [pc, #44]	; (1a000430 <INT_GPIO_RX+0x90>)
1a000402:	8813      	ldrh	r3, [r2, #0]
1a000404:	3301      	adds	r3, #1
1a000406:	b29b      	uxth	r3, r3
1a000408:	8013      	strh	r3, [r2, #0]
            if(cuentaDatos == (cantDatos))estadoInt = MOTE_ENVIANDO_TRAMA;
1a00040a:	4a08      	ldr	r2, [pc, #32]	; (1a00042c <INT_GPIO_RX+0x8c>)
1a00040c:	8812      	ldrh	r2, [r2, #0]
1a00040e:	4293      	cmp	r3, r2
1a000410:	d1ee      	bne.n	1a0003f0 <INT_GPIO_RX+0x50>
1a000412:	4b05      	ldr	r3, [pc, #20]	; (1a000428 <INT_GPIO_RX+0x88>)
1a000414:	2203      	movs	r2, #3
1a000416:	701a      	strb	r2, [r3, #0]
1a000418:	e7ea      	b.n	1a0003f0 <INT_GPIO_RX+0x50>
            bandera_mandar_datos = true;
1a00041a:	4b06      	ldr	r3, [pc, #24]	; (1a000434 <INT_GPIO_RX+0x94>)
1a00041c:	2201      	movs	r2, #1
1a00041e:	701a      	strb	r2, [r3, #0]
        break;
1a000420:	e7e6      	b.n	1a0003f0 <INT_GPIO_RX+0x50>
1a000422:	bf00      	nop
1a000424:	100005f8 	.word	0x100005f8
1a000428:	10000198 	.word	0x10000198
1a00042c:	100005f4 	.word	0x100005f4
1a000430:	10000d88 	.word	0x10000d88
1a000434:	10000191 	.word	0x10000191

1a000438 <ResetESPBuff>:
{
1a000438:	b510      	push	{r4, lr}
    memset( espRxIntBuffer, '\0', sizeof(espRxIntBuffer));
1a00043a:	4c05      	ldr	r4, [pc, #20]	; (1a000450 <ResetESPBuff+0x18>)
1a00043c:	f44f 6280 	mov.w	r2, #1024	; 0x400
1a000440:	2100      	movs	r1, #0
1a000442:	4620      	mov	r0, r4
1a000444:	f004 f996 	bl	1a004774 <memset>
    punt_rx_esp = espRxIntBuffer;
1a000448:	4b02      	ldr	r3, [pc, #8]	; (1a000454 <ResetESPBuff+0x1c>)
1a00044a:	601c      	str	r4, [r3, #0]
}
1a00044c:	bd10      	pop	{r4, pc}
1a00044e:	bf00      	nop
1a000450:	10000d8c 	.word	0x10000d8c
1a000454:	10000ccc 	.word	0x10000ccc

1a000458 <ResetIPD>:
{
1a000458:	b510      	push	{r4, lr}
    memset( espRxIntBuffer, '\0', sizeof(espRxIntBuffer));
1a00045a:	4c0b      	ldr	r4, [pc, #44]	; (1a000488 <ResetIPD+0x30>)
1a00045c:	f44f 6280 	mov.w	r2, #1024	; 0x400
1a000460:	2100      	movs	r1, #0
1a000462:	4620      	mov	r0, r4
1a000464:	f004 f986 	bl	1a004774 <memset>
    punt_rx_esp = espRxIntBuffer;
1a000468:	4b08      	ldr	r3, [pc, #32]	; (1a00048c <ResetIPD+0x34>)
1a00046a:	601c      	str	r4, [r3, #0]
    memset( length_IPD_Str, '\0', sizeof(length_IPD_Str));
1a00046c:	2300      	movs	r3, #0
1a00046e:	4a08      	ldr	r2, [pc, #32]	; (1a000490 <ResetIPD+0x38>)
1a000470:	6013      	str	r3, [r2, #0]
    aciertos = 0;
1a000472:	4a08      	ldr	r2, [pc, #32]	; (1a000494 <ResetIPD+0x3c>)
1a000474:	7013      	strb	r3, [r2, #0]
    contIPDStr = 0;
1a000476:	4a08      	ldr	r2, [pc, #32]	; (1a000498 <ResetIPD+0x40>)
1a000478:	7013      	strb	r3, [r2, #0]
    cantDataIPD = 0;
1a00047a:	4a08      	ldr	r2, [pc, #32]	; (1a00049c <ResetIPD+0x44>)
1a00047c:	8013      	strh	r3, [r2, #0]
    cantDatosGuard = 0;
1a00047e:	4a08      	ldr	r2, [pc, #32]	; (1a0004a0 <ResetIPD+0x48>)
1a000480:	6013      	str	r3, [r2, #0]
    estadoIntIPD = IPD_INIT;
1a000482:	4a08      	ldr	r2, [pc, #32]	; (1a0004a4 <ResetIPD+0x4c>)
1a000484:	7013      	strb	r3, [r2, #0]
}
1a000486:	bd10      	pop	{r4, pc}
1a000488:	10000d8c 	.word	0x10000d8c
1a00048c:	10000ccc 	.word	0x10000ccc
1a000490:	10000cc0 	.word	0x10000cc0
1a000494:	10000190 	.word	0x10000190
1a000498:	10000196 	.word	0x10000196
1a00049c:	10000194 	.word	0x10000194
1a0004a0:	10000838 	.word	0x10000838
1a0004a4:	1000019a 	.word	0x1000019a

1a0004a8 <INT_ESP_RX>:
{
1a0004a8:	b510      	push	{r4, lr}
    *punt_rx_esp = uartRxRead(UART_232);
1a0004aa:	4b2e      	ldr	r3, [pc, #184]	; (1a000564 <INT_ESP_RX+0xbc>)
1a0004ac:	681c      	ldr	r4, [r3, #0]
1a0004ae:	2005      	movs	r0, #5
1a0004b0:	f000 ffba 	bl	1a001428 <uartRxRead>
1a0004b4:	7020      	strb	r0, [r4, #0]
    switch(estadoIntEsp)
1a0004b6:	4b2c      	ldr	r3, [pc, #176]	; (1a000568 <INT_ESP_RX+0xc0>)
1a0004b8:	781b      	ldrb	r3, [r3, #0]
1a0004ba:	2b00      	cmp	r3, #0
1a0004bc:	d14c      	bne.n	1a000558 <INT_ESP_RX+0xb0>
            switch(estadoIntIPD)
1a0004be:	4b2b      	ldr	r3, [pc, #172]	; (1a00056c <INT_ESP_RX+0xc4>)
1a0004c0:	781b      	ldrb	r3, [r3, #0]
1a0004c2:	2b03      	cmp	r3, #3
1a0004c4:	d848      	bhi.n	1a000558 <INT_ESP_RX+0xb0>
1a0004c6:	e8df f003 	tbb	[pc, r3]
1a0004ca:	1a02      	.short	0x1a02
1a0004cc:	452f      	.short	0x452f
                        if(*punt_rx_esp == IPD_Rcv[aciertos])
1a0004ce:	4b25      	ldr	r3, [pc, #148]	; (1a000564 <INT_ESP_RX+0xbc>)
1a0004d0:	681b      	ldr	r3, [r3, #0]
1a0004d2:	7819      	ldrb	r1, [r3, #0]
1a0004d4:	4b26      	ldr	r3, [pc, #152]	; (1a000570 <INT_ESP_RX+0xc8>)
1a0004d6:	781b      	ldrb	r3, [r3, #0]
1a0004d8:	4a26      	ldr	r2, [pc, #152]	; (1a000574 <INT_ESP_RX+0xcc>)
1a0004da:	5cd2      	ldrb	r2, [r2, r3]
1a0004dc:	4291      	cmp	r1, r2
1a0004de:	d00a      	beq.n	1a0004f6 <INT_ESP_RX+0x4e>
                        else aciertos = 0;
1a0004e0:	4b23      	ldr	r3, [pc, #140]	; (1a000570 <INT_ESP_RX+0xc8>)
1a0004e2:	2200      	movs	r2, #0
1a0004e4:	701a      	strb	r2, [r3, #0]
                        if(aciertos == 5)estadoIntIPD = IPD_RCV_DATA_LENGH;
1a0004e6:	4b22      	ldr	r3, [pc, #136]	; (1a000570 <INT_ESP_RX+0xc8>)
1a0004e8:	781b      	ldrb	r3, [r3, #0]
1a0004ea:	2b05      	cmp	r3, #5
1a0004ec:	d134      	bne.n	1a000558 <INT_ESP_RX+0xb0>
1a0004ee:	4b1f      	ldr	r3, [pc, #124]	; (1a00056c <INT_ESP_RX+0xc4>)
1a0004f0:	2201      	movs	r2, #1
1a0004f2:	701a      	strb	r2, [r3, #0]
1a0004f4:	e030      	b.n	1a000558 <INT_ESP_RX+0xb0>
                            aciertos++;
1a0004f6:	3301      	adds	r3, #1
1a0004f8:	4a1d      	ldr	r2, [pc, #116]	; (1a000570 <INT_ESP_RX+0xc8>)
1a0004fa:	7013      	strb	r3, [r2, #0]
1a0004fc:	e7f3      	b.n	1a0004e6 <INT_ESP_RX+0x3e>
                        if(*punt_rx_esp == 0x3A)
1a0004fe:	4b19      	ldr	r3, [pc, #100]	; (1a000564 <INT_ESP_RX+0xbc>)
1a000500:	681b      	ldr	r3, [r3, #0]
1a000502:	781a      	ldrb	r2, [r3, #0]
1a000504:	2a3a      	cmp	r2, #58	; 0x3a
1a000506:	d006      	beq.n	1a000516 <INT_ESP_RX+0x6e>
                            length_IPD_Str[contIPDStr] = *punt_rx_esp;
1a000508:	491b      	ldr	r1, [pc, #108]	; (1a000578 <INT_ESP_RX+0xd0>)
1a00050a:	780b      	ldrb	r3, [r1, #0]
1a00050c:	481b      	ldr	r0, [pc, #108]	; (1a00057c <INT_ESP_RX+0xd4>)
1a00050e:	54c2      	strb	r2, [r0, r3]
                            contIPDStr++;
1a000510:	3301      	adds	r3, #1
1a000512:	700b      	strb	r3, [r1, #0]
1a000514:	e020      	b.n	1a000558 <INT_ESP_RX+0xb0>
                            cantDataIPD = atoi(length_IPD_Str);
1a000516:	4819      	ldr	r0, [pc, #100]	; (1a00057c <INT_ESP_RX+0xd4>)
1a000518:	f001 f8f6 	bl	1a001708 <atoi>
1a00051c:	4b18      	ldr	r3, [pc, #96]	; (1a000580 <INT_ESP_RX+0xd8>)
1a00051e:	8018      	strh	r0, [r3, #0]
                            estadoIntIPD = IPD_RCV_DATA;
1a000520:	4b12      	ldr	r3, [pc, #72]	; (1a00056c <INT_ESP_RX+0xc4>)
1a000522:	2202      	movs	r2, #2
1a000524:	701a      	strb	r2, [r3, #0]
1a000526:	e017      	b.n	1a000558 <INT_ESP_RX+0xb0>
                        if(cantDatosGuard > cantDataIPD-1)
1a000528:	4b15      	ldr	r3, [pc, #84]	; (1a000580 <INT_ESP_RX+0xd8>)
1a00052a:	881b      	ldrh	r3, [r3, #0]
1a00052c:	3b01      	subs	r3, #1
1a00052e:	4a15      	ldr	r2, [pc, #84]	; (1a000584 <INT_ESP_RX+0xdc>)
1a000530:	6812      	ldr	r2, [r2, #0]
1a000532:	4293      	cmp	r3, r2
1a000534:	d203      	bcs.n	1a00053e <INT_ESP_RX+0x96>
                            estadoIntIPD = IPD_SEND_DATA_OK;
1a000536:	4b0d      	ldr	r3, [pc, #52]	; (1a00056c <INT_ESP_RX+0xc4>)
1a000538:	2203      	movs	r2, #3
1a00053a:	701a      	strb	r2, [r3, #0]
1a00053c:	e00c      	b.n	1a000558 <INT_ESP_RX+0xb0>
                            uartWriteByte(UART_USB,*punt_rx_esp);
1a00053e:	4b09      	ldr	r3, [pc, #36]	; (1a000564 <INT_ESP_RX+0xbc>)
1a000540:	681b      	ldr	r3, [r3, #0]
1a000542:	7819      	ldrb	r1, [r3, #0]
1a000544:	2003      	movs	r0, #3
1a000546:	f000 ffd0 	bl	1a0014ea <uartWriteByte>
                            cantDatosGuard++;
1a00054a:	4a0e      	ldr	r2, [pc, #56]	; (1a000584 <INT_ESP_RX+0xdc>)
1a00054c:	6813      	ldr	r3, [r2, #0]
1a00054e:	3301      	adds	r3, #1
1a000550:	6013      	str	r3, [r2, #0]
1a000552:	e001      	b.n	1a000558 <INT_ESP_RX+0xb0>
                        ResetIPD();
1a000554:	f7ff ff80 	bl	1a000458 <ResetIPD>
    punt_rx_esp++;
1a000558:	4a02      	ldr	r2, [pc, #8]	; (1a000564 <INT_ESP_RX+0xbc>)
1a00055a:	6813      	ldr	r3, [r2, #0]
1a00055c:	3301      	adds	r3, #1
1a00055e:	6013      	str	r3, [r2, #0]
}
1a000560:	bd10      	pop	{r4, pc}
1a000562:	bf00      	nop
1a000564:	10000ccc 	.word	0x10000ccc
1a000568:	10000199 	.word	0x10000199
1a00056c:	1000019a 	.word	0x1000019a
1a000570:	10000190 	.word	0x10000190
1a000574:	10000000 	.word	0x10000000
1a000578:	10000196 	.word	0x10000196
1a00057c:	10000cc0 	.word	0x10000cc0
1a000580:	10000194 	.word	0x10000194
1a000584:	10000838 	.word	0x10000838

1a000588 <espSendDataServer>:

}

//VAMOS A TRATAR DE HACER LAS FUNCIONES MAS EFICIENTES CON LA AYUDA DE LA INTERRUPCIÓN
bool_t espSendDataServer(void) 
{
1a000588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    estadoIntEsp = ESP_MANDAR_DATO_TCP;
1a00058c:	2301      	movs	r3, #1
1a00058e:	4a56      	ldr	r2, [pc, #344]	; (1a0006e8 <espSendDataServer+0x160>)
1a000590:	7013      	strb	r3, [r2, #0]
    estadoATComm = AT_MANDAR_COMM;
1a000592:	4a56      	ldr	r2, [pc, #344]	; (1a0006ec <espSendDataServer+0x164>)
1a000594:	7013      	strb	r3, [r2, #0]
    
    uint32_t timeout = 2000;
    uint64_t tiempo_set;
    
    tiempo_set = tickRead();
1a000596:	f000 fdd3 	bl	1a001140 <tickRead>
1a00059a:	4604      	mov	r4, r0
1a00059c:	460d      	mov	r5, r1
                    if(strstr(espRxIntBuffer, "SEND")!= NULL)estadoATComm = AT_SEND_OK;
                break;
                
                case AT_SEND_OK:
                    estadoATComm = AT_EST_INICIAL;
                    retVal = true;
1a00059e:	2600      	movs	r6, #0
1a0005a0:	e024      	b.n	1a0005ec <espSendDataServer+0x64>
                    ResetESPBuff();
1a0005a2:	f7ff ff49 	bl	1a000438 <ResetESPBuff>
                    uartWriteString( UART_ESP01, "AT+CIPSTART=\"TCP\",\"" );
1a0005a6:	4952      	ldr	r1, [pc, #328]	; (1a0006f0 <espSendDataServer+0x168>)
1a0005a8:	2005      	movs	r0, #5
1a0005aa:	f000 ffab 	bl	1a001504 <uartWriteString>
                    uartWriteString( UART_ESP01, servidor_tcpip);
1a0005ae:	4951      	ldr	r1, [pc, #324]	; (1a0006f4 <espSendDataServer+0x16c>)
1a0005b0:	2005      	movs	r0, #5
1a0005b2:	f000 ffa7 	bl	1a001504 <uartWriteString>
                    uartWriteString( UART_ESP01, "\"," );
1a0005b6:	4950      	ldr	r1, [pc, #320]	; (1a0006f8 <espSendDataServer+0x170>)
1a0005b8:	2005      	movs	r0, #5
1a0005ba:	f000 ffa3 	bl	1a001504 <uartWriteString>
                    uartWriteString( UART_ESP01, puerto_tcpip);
1a0005be:	494f      	ldr	r1, [pc, #316]	; (1a0006fc <espSendDataServer+0x174>)
1a0005c0:	2005      	movs	r0, #5
1a0005c2:	f000 ff9f 	bl	1a001504 <uartWriteString>
                    uartWriteString( UART_ESP01, "\r\n" );
1a0005c6:	494e      	ldr	r1, [pc, #312]	; (1a000700 <espSendDataServer+0x178>)
1a0005c8:	2005      	movs	r0, #5
1a0005ca:	f000 ff9b 	bl	1a001504 <uartWriteString>
                    estadoATComm = AT_WAIT_CONNECT;         
1a0005ce:	4b47      	ldr	r3, [pc, #284]	; (1a0006ec <espSendDataServer+0x164>)
1a0005d0:	2202      	movs	r2, #2
1a0005d2:	701a      	strb	r2, [r3, #0]
                break;
               
        }
        
        if(tickRead() - tiempo_set > timeout)
1a0005d4:	f000 fdb4 	bl	1a001140 <tickRead>
1a0005d8:	1b07      	subs	r7, r0, r4
1a0005da:	eb61 0805 	sbc.w	r8, r1, r5
1a0005de:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a0005e2:	2300      	movs	r3, #0
1a0005e4:	4543      	cmp	r3, r8
1a0005e6:	bf08      	it	eq
1a0005e8:	42ba      	cmpeq	r2, r7
1a0005ea:	d36f      	bcc.n	1a0006cc <espSendDataServer+0x144>
    while(estadoATComm != AT_EST_INICIAL)
1a0005ec:	4b3f      	ldr	r3, [pc, #252]	; (1a0006ec <espSendDataServer+0x164>)
1a0005ee:	781b      	ldrb	r3, [r3, #0]
1a0005f0:	2b00      	cmp	r3, #0
1a0005f2:	d06f      	beq.n	1a0006d4 <espSendDataServer+0x14c>
        switch(estadoATComm)
1a0005f4:	3b01      	subs	r3, #1
1a0005f6:	2b06      	cmp	r3, #6
1a0005f8:	d8ec      	bhi.n	1a0005d4 <espSendDataServer+0x4c>
1a0005fa:	a201      	add	r2, pc, #4	; (adr r2, 1a000600 <espSendDataServer+0x78>)
1a0005fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000600:	1a0005a3 	.word	0x1a0005a3
1a000604:	1a00061d 	.word	0x1a00061d
1a000608:	1a00063d 	.word	0x1a00063d
1a00060c:	1a00066d 	.word	0x1a00066d
1a000610:	1a000681 	.word	0x1a000681
1a000614:	1a0006af 	.word	0x1a0006af
1a000618:	1a0006c3 	.word	0x1a0006c3
                    if(strstr(espRxIntBuffer, "OK")!= NULL || strstr(espRxIntBuffer, "ALREADY") != NULL)estadoATComm = AT_SEND_COMM;  
1a00061c:	4939      	ldr	r1, [pc, #228]	; (1a000704 <espSendDataServer+0x17c>)
1a00061e:	483a      	ldr	r0, [pc, #232]	; (1a000708 <espSendDataServer+0x180>)
1a000620:	f004 f8d4 	bl	1a0047cc <strstr>
1a000624:	b118      	cbz	r0, 1a00062e <espSendDataServer+0xa6>
1a000626:	4b31      	ldr	r3, [pc, #196]	; (1a0006ec <espSendDataServer+0x164>)
1a000628:	2203      	movs	r2, #3
1a00062a:	701a      	strb	r2, [r3, #0]
1a00062c:	e7d2      	b.n	1a0005d4 <espSendDataServer+0x4c>
1a00062e:	4937      	ldr	r1, [pc, #220]	; (1a00070c <espSendDataServer+0x184>)
1a000630:	4835      	ldr	r0, [pc, #212]	; (1a000708 <espSendDataServer+0x180>)
1a000632:	f004 f8cb 	bl	1a0047cc <strstr>
1a000636:	2800      	cmp	r0, #0
1a000638:	d1f5      	bne.n	1a000626 <espSendDataServer+0x9e>
1a00063a:	e7cb      	b.n	1a0005d4 <espSendDataServer+0x4c>
                    ResetESPBuff();
1a00063c:	f7ff fefc 	bl	1a000438 <ResetESPBuff>
                    uartWriteString( UART_ESP01, "AT+CIPSEND=" );
1a000640:	4933      	ldr	r1, [pc, #204]	; (1a000710 <espSendDataServer+0x188>)
1a000642:	2005      	movs	r0, #5
1a000644:	f000 ff5e 	bl	1a001504 <uartWriteString>
                    uartWriteString( UART_ESP01, intToString(cantDatos+2) );
1a000648:	4b32      	ldr	r3, [pc, #200]	; (1a000714 <espSendDataServer+0x18c>)
1a00064a:	8818      	ldrh	r0, [r3, #0]
1a00064c:	3002      	adds	r0, #2
1a00064e:	17c1      	asrs	r1, r0, #31
1a000650:	f001 f84c 	bl	1a0016ec <intToString>
1a000654:	4601      	mov	r1, r0
1a000656:	2005      	movs	r0, #5
1a000658:	f000 ff54 	bl	1a001504 <uartWriteString>
                    uartWriteString( UART_ESP01, "\r\n" );
1a00065c:	4928      	ldr	r1, [pc, #160]	; (1a000700 <espSendDataServer+0x178>)
1a00065e:	2005      	movs	r0, #5
1a000660:	f000 ff50 	bl	1a001504 <uartWriteString>
                    estadoATComm = AT_WAIT_READY_FOR_SEND;
1a000664:	4b21      	ldr	r3, [pc, #132]	; (1a0006ec <espSendDataServer+0x164>)
1a000666:	2204      	movs	r2, #4
1a000668:	701a      	strb	r2, [r3, #0]
                break;
1a00066a:	e7b3      	b.n	1a0005d4 <espSendDataServer+0x4c>
                    if(strstr(espRxIntBuffer, ">")!= NULL)estadoATComm = AT_SEND_DATA; 
1a00066c:	213e      	movs	r1, #62	; 0x3e
1a00066e:	4826      	ldr	r0, [pc, #152]	; (1a000708 <espSendDataServer+0x180>)
1a000670:	f004 f897 	bl	1a0047a2 <strchr>
1a000674:	2800      	cmp	r0, #0
1a000676:	d0ad      	beq.n	1a0005d4 <espSendDataServer+0x4c>
1a000678:	4b1c      	ldr	r3, [pc, #112]	; (1a0006ec <espSendDataServer+0x164>)
1a00067a:	2205      	movs	r2, #5
1a00067c:	701a      	strb	r2, [r3, #0]
1a00067e:	e7a9      	b.n	1a0005d4 <espSendDataServer+0x4c>
                    ResetESPBuff();
1a000680:	f7ff feda 	bl	1a000438 <ResetESPBuff>
                    uartWriteByteArray(UART_USB, gpioRxBuffer , cantDatos+2);
1a000684:	f8df 808c 	ldr.w	r8, [pc, #140]	; 1a000714 <espSendDataServer+0x18c>
1a000688:	f8b8 2000 	ldrh.w	r2, [r8]
1a00068c:	4f22      	ldr	r7, [pc, #136]	; (1a000718 <espSendDataServer+0x190>)
1a00068e:	3202      	adds	r2, #2
1a000690:	4639      	mov	r1, r7
1a000692:	2003      	movs	r0, #3
1a000694:	f000 ff42 	bl	1a00151c <uartWriteByteArray>
                    uartWriteByteArray(UART_ESP01, gpioRxBuffer , cantDatos+2);
1a000698:	f8b8 2000 	ldrh.w	r2, [r8]
1a00069c:	3202      	adds	r2, #2
1a00069e:	4639      	mov	r1, r7
1a0006a0:	2005      	movs	r0, #5
1a0006a2:	f000 ff3b 	bl	1a00151c <uartWriteByteArray>
                    estadoATComm = AT_WAIT_SEND_OK; 
1a0006a6:	4b11      	ldr	r3, [pc, #68]	; (1a0006ec <espSendDataServer+0x164>)
1a0006a8:	2206      	movs	r2, #6
1a0006aa:	701a      	strb	r2, [r3, #0]
                break;
1a0006ac:	e792      	b.n	1a0005d4 <espSendDataServer+0x4c>
                    if(strstr(espRxIntBuffer, "SEND")!= NULL)estadoATComm = AT_SEND_OK;
1a0006ae:	491b      	ldr	r1, [pc, #108]	; (1a00071c <espSendDataServer+0x194>)
1a0006b0:	4815      	ldr	r0, [pc, #84]	; (1a000708 <espSendDataServer+0x180>)
1a0006b2:	f004 f88b 	bl	1a0047cc <strstr>
1a0006b6:	2800      	cmp	r0, #0
1a0006b8:	d08c      	beq.n	1a0005d4 <espSendDataServer+0x4c>
1a0006ba:	4b0c      	ldr	r3, [pc, #48]	; (1a0006ec <espSendDataServer+0x164>)
1a0006bc:	2207      	movs	r2, #7
1a0006be:	701a      	strb	r2, [r3, #0]
1a0006c0:	e788      	b.n	1a0005d4 <espSendDataServer+0x4c>
                    estadoATComm = AT_EST_INICIAL;
1a0006c2:	4b0a      	ldr	r3, [pc, #40]	; (1a0006ec <espSendDataServer+0x164>)
1a0006c4:	2200      	movs	r2, #0
1a0006c6:	701a      	strb	r2, [r3, #0]
                    retVal = true;
1a0006c8:	2601      	movs	r6, #1
                break;
1a0006ca:	e783      	b.n	1a0005d4 <espSendDataServer+0x4c>
        {
            estadoATComm = AT_EST_INICIAL;
1a0006cc:	4b07      	ldr	r3, [pc, #28]	; (1a0006ec <espSendDataServer+0x164>)
1a0006ce:	2200      	movs	r2, #0
1a0006d0:	701a      	strb	r2, [r3, #0]
1a0006d2:	e764      	b.n	1a00059e <espSendDataServer+0x16>
            retVal = false;
        }
    }
    
    ResetESPBuff();
1a0006d4:	f7ff feb0 	bl	1a000438 <ResetESPBuff>
    estadoIntEsp = ESP_RECIBIENDO_DATO_SERVER;
1a0006d8:	2300      	movs	r3, #0
1a0006da:	4a03      	ldr	r2, [pc, #12]	; (1a0006e8 <espSendDataServer+0x160>)
1a0006dc:	7013      	strb	r3, [r2, #0]
    estadoATComm = AT_EST_INICIAL;
1a0006de:	4a03      	ldr	r2, [pc, #12]	; (1a0006ec <espSendDataServer+0x164>)
1a0006e0:	7013      	strb	r3, [r2, #0]
    return retVal;
}    
1a0006e2:	4630      	mov	r0, r6
1a0006e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0006e8:	10000199 	.word	0x10000199
1a0006ec:	10000197 	.word	0x10000197
1a0006f0:	1a00488c 	.word	0x1a00488c
1a0006f4:	10000c5c 	.word	0x10000c5c
1a0006f8:	1a0048a0 	.word	0x1a0048a0
1a0006fc:	10000cd0 	.word	0x10000cd0
1a000700:	1a004b70 	.word	0x1a004b70
1a000704:	1a0049e4 	.word	0x1a0049e4
1a000708:	10000d8c 	.word	0x10000d8c
1a00070c:	1a004a3c 	.word	0x1a004a3c
1a000710:	1a0048c8 	.word	0x1a0048c8
1a000714:	100005f4 	.word	0x100005f4
1a000718:	1000118c 	.word	0x1000118c
1a00071c:	1a004a44 	.word	0x1a004a44

1a000720 <itoa>:
static char uartBuff_rtc[10];


char* itoa(int value, char* result, int base) {
   // check that the base if valid
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000720:	1e93      	subs	r3, r2, #2
1a000722:	2b22      	cmp	r3, #34	; 0x22
1a000724:	d802      	bhi.n	1a00072c <itoa+0xc>
char* itoa(int value, char* result, int base) {
1a000726:	b4f0      	push	{r4, r5, r6, r7}

   char* ptr = result, *ptr1 = result, tmp_char;
1a000728:	460d      	mov	r5, r1
1a00072a:	e005      	b.n	1a000738 <itoa+0x18>
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a00072c:	2300      	movs	r3, #0
1a00072e:	700b      	strb	r3, [r1, #0]
      tmp_char = *ptr;
      *ptr--= *ptr1;
      *ptr1++ = tmp_char;
   }
   return result;
}
1a000730:	4608      	mov	r0, r1
1a000732:	4770      	bx	lr
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000734:	4635      	mov	r5, r6
      value /= base;
1a000736:	4620      	mov	r0, r4
1a000738:	fb90 f4f2 	sdiv	r4, r0, r2
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a00073c:	fb02 0314 	mls	r3, r2, r4, r0
1a000740:	3323      	adds	r3, #35	; 0x23
1a000742:	1c6e      	adds	r6, r5, #1
1a000744:	4f0f      	ldr	r7, [pc, #60]	; (1a000784 <itoa+0x64>)
1a000746:	5cfb      	ldrb	r3, [r7, r3]
1a000748:	702b      	strb	r3, [r5, #0]
   } while ( value );
1a00074a:	2c00      	cmp	r4, #0
1a00074c:	d1f2      	bne.n	1a000734 <itoa+0x14>
   if (tmp_value < 0) *ptr++ = '-';
1a00074e:	2800      	cmp	r0, #0
1a000750:	db04      	blt.n	1a00075c <itoa+0x3c>
   *ptr-- = '\0';
1a000752:	1e72      	subs	r2, r6, #1
1a000754:	2300      	movs	r3, #0
1a000756:	7033      	strb	r3, [r6, #0]
   char* ptr = result, *ptr1 = result, tmp_char;
1a000758:	460b      	mov	r3, r1
   while(ptr1 < ptr) {
1a00075a:	e00d      	b.n	1a000778 <itoa+0x58>
   if (tmp_value < 0) *ptr++ = '-';
1a00075c:	1cae      	adds	r6, r5, #2
1a00075e:	232d      	movs	r3, #45	; 0x2d
1a000760:	706b      	strb	r3, [r5, #1]
1a000762:	e7f6      	b.n	1a000752 <itoa+0x32>
      tmp_char = *ptr;
1a000764:	4614      	mov	r4, r2
1a000766:	f814 0901 	ldrb.w	r0, [r4], #-1
      *ptr--= *ptr1;
1a00076a:	461d      	mov	r5, r3
1a00076c:	f815 6b01 	ldrb.w	r6, [r5], #1
1a000770:	7016      	strb	r6, [r2, #0]
      *ptr1++ = tmp_char;
1a000772:	7018      	strb	r0, [r3, #0]
1a000774:	462b      	mov	r3, r5
      *ptr--= *ptr1;
1a000776:	4622      	mov	r2, r4
   while(ptr1 < ptr) {
1a000778:	429a      	cmp	r2, r3
1a00077a:	d8f3      	bhi.n	1a000764 <itoa+0x44>
}
1a00077c:	4608      	mov	r0, r1
1a00077e:	bcf0      	pop	{r4, r5, r6, r7}
1a000780:	4770      	bx	lr
1a000782:	bf00      	nop
1a000784:	1a004a4c 	.word	0x1a004a4c

1a000788 <showDateAndTimeLCD>:
   uartWriteString( UART_USB, "\r\n");
}


/* Enviar fecha y hora en formato "DD/MM/YYYY, HH:MM:SS" */
void showDateAndTimeLCD( rtc_t * rtc){
1a000788:	b570      	push	{r4, r5, r6, lr}
1a00078a:	b086      	sub	sp, #24
1a00078c:	4604      	mov	r4, r0
   
    char hora[10]={0};
1a00078e:	2300      	movs	r3, #0
1a000790:	9303      	str	r3, [sp, #12]
1a000792:	9304      	str	r3, [sp, #16]
1a000794:	f8ad 3014 	strh.w	r3, [sp, #20]
    char fecha[10]={0};
1a000798:	9300      	str	r3, [sp, #0]
1a00079a:	9301      	str	r3, [sp, #4]
1a00079c:	f8ad 3008 	strh.w	r3, [sp, #8]
    
    rtcRead(rtc);
1a0007a0:	f000 fd38 	bl	1a001214 <rtcRead>
    
    lcdClear();
1a0007a4:	f001 f910 	bl	1a0019c8 <lcdClear>
    lcdGoToXY( 4, 1 ); // Poner cursor en 1, 1
1a0007a8:	2101      	movs	r1, #1
1a0007aa:	2004      	movs	r0, #4
1a0007ac:	f001 f8f2 	bl	1a001994 <lcdGoToXY>
    /* Conversion de entero a ascii con base decimal */
    itoa( (int) (rtc->mday), (char*)uartBuff_rtc, 10 ); /* 10 significa decimal */
1a0007b0:	220a      	movs	r2, #10
1a0007b2:	4952      	ldr	r1, [pc, #328]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a0007b4:	78e0      	ldrb	r0, [r4, #3]
1a0007b6:	f7ff ffb3 	bl	1a000720 <itoa>
    /* Envio el dia */
    if( (rtc->mday)<10 )strcat(fecha, "0");
1a0007ba:	78e3      	ldrb	r3, [r4, #3]
1a0007bc:	2b09      	cmp	r3, #9
1a0007be:	d96c      	bls.n	1a00089a <showDateAndTimeLCD+0x112>
    strcat(fecha, uartBuff_rtc );
1a0007c0:	4d4e      	ldr	r5, [pc, #312]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a0007c2:	4629      	mov	r1, r5
1a0007c4:	4668      	mov	r0, sp
1a0007c6:	f003 ffdd 	bl	1a004784 <strcat>
    strcat(fecha, "/" );
1a0007ca:	4668      	mov	r0, sp
1a0007cc:	f003 fff6 	bl	1a0047bc <strlen>
1a0007d0:	4b4b      	ldr	r3, [pc, #300]	; (1a000900 <showDateAndTimeLCD+0x178>)
1a0007d2:	881b      	ldrh	r3, [r3, #0]
1a0007d4:	f82d 3000 	strh.w	r3, [sp, r0]

    /* Conversion de entero a ascii con base decimal */
    itoa( (int) (rtc->month), (char*)uartBuff_rtc, 10 ); /* 10 significa decimal */
1a0007d8:	220a      	movs	r2, #10
1a0007da:	4629      	mov	r1, r5
1a0007dc:	78a0      	ldrb	r0, [r4, #2]
1a0007de:	f7ff ff9f 	bl	1a000720 <itoa>
    /* Envio el mes */
    if( (rtc->month)<10 )strcat(fecha, "0" );
1a0007e2:	78a3      	ldrb	r3, [r4, #2]
1a0007e4:	2b09      	cmp	r3, #9
1a0007e6:	d960      	bls.n	1a0008aa <showDateAndTimeLCD+0x122>
    strcat(fecha, uartBuff_rtc );
1a0007e8:	4d44      	ldr	r5, [pc, #272]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a0007ea:	4629      	mov	r1, r5
1a0007ec:	4668      	mov	r0, sp
1a0007ee:	f003 ffc9 	bl	1a004784 <strcat>
    strcat(fecha, "/" );
1a0007f2:	4668      	mov	r0, sp
1a0007f4:	f003 ffe2 	bl	1a0047bc <strlen>
1a0007f8:	4b41      	ldr	r3, [pc, #260]	; (1a000900 <showDateAndTimeLCD+0x178>)
1a0007fa:	881b      	ldrh	r3, [r3, #0]
1a0007fc:	f82d 3000 	strh.w	r3, [sp, r0]

    /* Conversion de entero a ascii con base decimal */
    itoa( (int) (rtc->year), (char*)uartBuff_rtc, 10 ); /* 10 significa decimal */
1a000800:	220a      	movs	r2, #10
1a000802:	4629      	mov	r1, r5
1a000804:	8820      	ldrh	r0, [r4, #0]
1a000806:	f7ff ff8b 	bl	1a000720 <itoa>
    /* Envio el aÃ±o */
    if( (rtc->year)<10 )strcat(fecha, "0" );
1a00080a:	8823      	ldrh	r3, [r4, #0]
1a00080c:	2b09      	cmp	r3, #9
1a00080e:	d954      	bls.n	1a0008ba <showDateAndTimeLCD+0x132>
    strcat(fecha, uartBuff_rtc );
1a000810:	4d3a      	ldr	r5, [pc, #232]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a000812:	4629      	mov	r1, r5
1a000814:	4668      	mov	r0, sp
1a000816:	f003 ffb5 	bl	1a004784 <strcat>
    
    lcdSendStringRaw(fecha);
1a00081a:	4668      	mov	r0, sp
1a00081c:	f001 f8dd 	bl	1a0019da <lcdSendStringRaw>
    
    lcdGoToXY( 5, 2 ); // Poner cursor en 1, 1
1a000820:	2102      	movs	r1, #2
1a000822:	2005      	movs	r0, #5
1a000824:	f001 f8b6 	bl	1a001994 <lcdGoToXY>

   /* Conversion de entero a ascii con base decimal */
   itoa( (int) (rtc->hour), (char*)uartBuff_rtc, 10 ); /* 10 significa decimal */
1a000828:	220a      	movs	r2, #10
1a00082a:	4629      	mov	r1, r5
1a00082c:	7960      	ldrb	r0, [r4, #5]
1a00082e:	f7ff ff77 	bl	1a000720 <itoa>
   /* Envio la hora */
   if( (rtc->hour)<10 )strcat(hora, "0" );
1a000832:	7963      	ldrb	r3, [r4, #5]
1a000834:	2b09      	cmp	r3, #9
1a000836:	d948      	bls.n	1a0008ca <showDateAndTimeLCD+0x142>
   strcat(hora, uartBuff_rtc );
1a000838:	4e30      	ldr	r6, [pc, #192]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a00083a:	ad03      	add	r5, sp, #12
1a00083c:	4631      	mov	r1, r6
1a00083e:	4628      	mov	r0, r5
1a000840:	f003 ffa0 	bl	1a004784 <strcat>
   strcat(hora, ":" );
1a000844:	4628      	mov	r0, r5
1a000846:	f003 ffb9 	bl	1a0047bc <strlen>
1a00084a:	4b2e      	ldr	r3, [pc, #184]	; (1a000904 <showDateAndTimeLCD+0x17c>)
1a00084c:	881b      	ldrh	r3, [r3, #0]
1a00084e:	522b      	strh	r3, [r5, r0]

   /* Conversion de entero a ascii con base decimal */
   itoa( (int) (rtc->min), (char*)uartBuff_rtc, 10 ); /* 10 significa decimal */
1a000850:	220a      	movs	r2, #10
1a000852:	4631      	mov	r1, r6
1a000854:	79a0      	ldrb	r0, [r4, #6]
1a000856:	f7ff ff63 	bl	1a000720 <itoa>
   /* Envio los minutos */
  // uartBuff_rtc[2] = 0;    /* NULL */
   if( (rtc->min)<10 )strcat(hora, "0" );
1a00085a:	79a3      	ldrb	r3, [r4, #6]
1a00085c:	2b09      	cmp	r3, #9
1a00085e:	d93c      	bls.n	1a0008da <showDateAndTimeLCD+0x152>
   strcat(hora, uartBuff_rtc );
1a000860:	4e26      	ldr	r6, [pc, #152]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a000862:	ad03      	add	r5, sp, #12
1a000864:	4631      	mov	r1, r6
1a000866:	4628      	mov	r0, r5
1a000868:	f003 ff8c 	bl	1a004784 <strcat>
   strcat(hora, ":" );
1a00086c:	4628      	mov	r0, r5
1a00086e:	f003 ffa5 	bl	1a0047bc <strlen>
1a000872:	4b24      	ldr	r3, [pc, #144]	; (1a000904 <showDateAndTimeLCD+0x17c>)
1a000874:	881b      	ldrh	r3, [r3, #0]
1a000876:	522b      	strh	r3, [r5, r0]

   /* Conversion de entero a ascii con base decimal */
   itoa( (int) (rtc->sec), (char*)uartBuff_rtc, 10 ); /* 10 significa decimal */
1a000878:	220a      	movs	r2, #10
1a00087a:	4631      	mov	r1, r6
1a00087c:	79e0      	ldrb	r0, [r4, #7]
1a00087e:	f7ff ff4f 	bl	1a000720 <itoa>
   /* Envio los segundos */
   if( (rtc->sec)<10 )strcat(hora, "0" );
1a000882:	79e3      	ldrb	r3, [r4, #7]
1a000884:	2b09      	cmp	r3, #9
1a000886:	d930      	bls.n	1a0008ea <showDateAndTimeLCD+0x162>
   strcat(hora, uartBuff_rtc );
1a000888:	491c      	ldr	r1, [pc, #112]	; (1a0008fc <showDateAndTimeLCD+0x174>)
1a00088a:	a803      	add	r0, sp, #12
1a00088c:	f003 ff7a 	bl	1a004784 <strcat>

    lcdSendStringRaw(hora);
1a000890:	a803      	add	r0, sp, #12
1a000892:	f001 f8a2 	bl	1a0019da <lcdSendStringRaw>
}
1a000896:	b006      	add	sp, #24
1a000898:	bd70      	pop	{r4, r5, r6, pc}
    if( (rtc->mday)<10 )strcat(fecha, "0");
1a00089a:	4668      	mov	r0, sp
1a00089c:	f003 ff8e 	bl	1a0047bc <strlen>
1a0008a0:	4b19      	ldr	r3, [pc, #100]	; (1a000908 <showDateAndTimeLCD+0x180>)
1a0008a2:	881b      	ldrh	r3, [r3, #0]
1a0008a4:	f82d 3000 	strh.w	r3, [sp, r0]
1a0008a8:	e78a      	b.n	1a0007c0 <showDateAndTimeLCD+0x38>
    if( (rtc->month)<10 )strcat(fecha, "0" );
1a0008aa:	4668      	mov	r0, sp
1a0008ac:	f003 ff86 	bl	1a0047bc <strlen>
1a0008b0:	4b15      	ldr	r3, [pc, #84]	; (1a000908 <showDateAndTimeLCD+0x180>)
1a0008b2:	881b      	ldrh	r3, [r3, #0]
1a0008b4:	f82d 3000 	strh.w	r3, [sp, r0]
1a0008b8:	e796      	b.n	1a0007e8 <showDateAndTimeLCD+0x60>
    if( (rtc->year)<10 )strcat(fecha, "0" );
1a0008ba:	4668      	mov	r0, sp
1a0008bc:	f003 ff7e 	bl	1a0047bc <strlen>
1a0008c0:	4b11      	ldr	r3, [pc, #68]	; (1a000908 <showDateAndTimeLCD+0x180>)
1a0008c2:	881b      	ldrh	r3, [r3, #0]
1a0008c4:	f82d 3000 	strh.w	r3, [sp, r0]
1a0008c8:	e7a2      	b.n	1a000810 <showDateAndTimeLCD+0x88>
   if( (rtc->hour)<10 )strcat(hora, "0" );
1a0008ca:	ad03      	add	r5, sp, #12
1a0008cc:	4628      	mov	r0, r5
1a0008ce:	f003 ff75 	bl	1a0047bc <strlen>
1a0008d2:	4b0d      	ldr	r3, [pc, #52]	; (1a000908 <showDateAndTimeLCD+0x180>)
1a0008d4:	881b      	ldrh	r3, [r3, #0]
1a0008d6:	522b      	strh	r3, [r5, r0]
1a0008d8:	e7ae      	b.n	1a000838 <showDateAndTimeLCD+0xb0>
   if( (rtc->min)<10 )strcat(hora, "0" );
1a0008da:	ad03      	add	r5, sp, #12
1a0008dc:	4628      	mov	r0, r5
1a0008de:	f003 ff6d 	bl	1a0047bc <strlen>
1a0008e2:	4b09      	ldr	r3, [pc, #36]	; (1a000908 <showDateAndTimeLCD+0x180>)
1a0008e4:	881b      	ldrh	r3, [r3, #0]
1a0008e6:	522b      	strh	r3, [r5, r0]
1a0008e8:	e7ba      	b.n	1a000860 <showDateAndTimeLCD+0xd8>
   if( (rtc->sec)<10 )strcat(hora, "0" );
1a0008ea:	ac03      	add	r4, sp, #12
1a0008ec:	4620      	mov	r0, r4
1a0008ee:	f003 ff65 	bl	1a0047bc <strlen>
1a0008f2:	4b05      	ldr	r3, [pc, #20]	; (1a000908 <showDateAndTimeLCD+0x180>)
1a0008f4:	881b      	ldrh	r3, [r3, #0]
1a0008f6:	5223      	strh	r3, [r4, r0]
1a0008f8:	e7c6      	b.n	1a000888 <showDateAndTimeLCD+0x100>
1a0008fa:	bf00      	nop
1a0008fc:	1000019c 	.word	0x1000019c
1a000900:	1a004dd4 	.word	0x1a004dd4
1a000904:	1a004dd8 	.word	0x1a004dd8
1a000908:	1a004dd0 	.word	0x1a004dd0

1a00090c <mainMenu>:
}



void mainMenu(void)
{
1a00090c:	b510      	push	{r4, lr}
    
    uartInterrupt(UART_USB, true);
1a00090e:	2101      	movs	r1, #1
1a000910:	2003      	movs	r0, #3
1a000912:	f000 fceb 	bl	1a0012ec <uartInterrupt>
    uartInterrupt(UART_GPIO, false);
1a000916:	2100      	movs	r1, #0
1a000918:	4608      	mov	r0, r1
1a00091a:	f000 fce7 	bl	1a0012ec <uartInterrupt>
    uartInterrupt(UART_232, false);
1a00091e:	2100      	movs	r1, #0
1a000920:	2005      	movs	r0, #5
1a000922:	f000 fce3 	bl	1a0012ec <uartInterrupt>
    uartWriteString(UART_USB, "\r\n¡¡¡ATENCIÓN!!!\r\n");
1a000926:	4918      	ldr	r1, [pc, #96]	; (1a000988 <mainMenu+0x7c>)
1a000928:	2003      	movs	r0, #3
1a00092a:	f000 fdeb 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "\r\nTENGA EN CUENTA QUE SE HAN DESACTIVADO LAS INTERRUPCIONES,\r\n");
1a00092e:	4917      	ldr	r1, [pc, #92]	; (1a00098c <mainMenu+0x80>)
1a000930:	2003      	movs	r0, #3
1a000932:	f000 fde7 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "LOS DATOS RECIBIDOS SE HABRÁN PERDIDO.\r\n\r\n");
1a000936:	4916      	ldr	r1, [pc, #88]	; (1a000990 <mainMenu+0x84>)
1a000938:	2003      	movs	r0, #3
1a00093a:	f000 fde3 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "---------------------------------------------\r\n");
1a00093e:	4c15      	ldr	r4, [pc, #84]	; (1a000994 <mainMenu+0x88>)
1a000940:	4621      	mov	r1, r4
1a000942:	2003      	movs	r0, #3
1a000944:	f000 fdde 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "                MENU PRINCIPAL               \r\n");
1a000948:	4913      	ldr	r1, [pc, #76]	; (1a000998 <mainMenu+0x8c>)
1a00094a:	2003      	movs	r0, #3
1a00094c:	f000 fdda 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "---------------------------------------------\r\n");
1a000950:	4621      	mov	r1, r4
1a000952:	2003      	movs	r0, #3
1a000954:	f000 fdd6 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "Seleccione una de las siguientes opciones:   \r\n");
1a000958:	4910      	ldr	r1, [pc, #64]	; (1a00099c <mainMenu+0x90>)
1a00095a:	2003      	movs	r0, #3
1a00095c:	f000 fdd2 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "         1- Configurar WiFi                  \r\n");
1a000960:	490f      	ldr	r1, [pc, #60]	; (1a0009a0 <mainMenu+0x94>)
1a000962:	2003      	movs	r0, #3
1a000964:	f000 fdce 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "         2- Configurar Server                \r\n");
1a000968:	490e      	ldr	r1, [pc, #56]	; (1a0009a4 <mainMenu+0x98>)
1a00096a:	2003      	movs	r0, #3
1a00096c:	f000 fdca 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "         3- Configurar Server NTP            \r\n");
1a000970:	490d      	ldr	r1, [pc, #52]	; (1a0009a8 <mainMenu+0x9c>)
1a000972:	2003      	movs	r0, #3
1a000974:	f000 fdc6 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "         4- Salir del Menu                   \r\n");
1a000978:	490c      	ldr	r1, [pc, #48]	; (1a0009ac <mainMenu+0xa0>)
1a00097a:	2003      	movs	r0, #3
1a00097c:	f000 fdc2 	bl	1a001504 <uartWriteString>
    //Le aviso a la interrupción que estoy en el Menu PPAL.
    usbStatus = UART_MENU_PPAL;
1a000980:	4b0b      	ldr	r3, [pc, #44]	; (1a0009b0 <mainMenu+0xa4>)
1a000982:	2201      	movs	r2, #1
1a000984:	701a      	strb	r2, [r3, #0]
    
}
1a000986:	bd10      	pop	{r4, pc}
1a000988:	1a004af4 	.word	0x1a004af4
1a00098c:	1a004b08 	.word	0x1a004b08
1a000990:	1a004b48 	.word	0x1a004b48
1a000994:	1a004d04 	.word	0x1a004d04
1a000998:	1a004b74 	.word	0x1a004b74
1a00099c:	1a004ba4 	.word	0x1a004ba4
1a0009a0:	1a004bd4 	.word	0x1a004bd4
1a0009a4:	1a004c04 	.word	0x1a004c04
1a0009a8:	1a004c34 	.word	0x1a004c34
1a0009ac:	1a004c64 	.word	0x1a004c64
1a0009b0:	100001a6 	.word	0x100001a6

1a0009b4 <menuConfigWiFi>:

void menuConfigWiFi(void)
{
1a0009b4:	b510      	push	{r4, lr}
1a0009b6:	b09a      	sub	sp, #104	; 0x68
    
    char bufferRxClave[50];
    char *ptrBuffClave;
    ptrBuffClave = bufferRxClave;

    uartWriteString(UART_USB, "\r\n\r\n---------------------------------------------\r\n");
1a0009b8:	4923      	ldr	r1, [pc, #140]	; (1a000a48 <menuConfigWiFi+0x94>)
1a0009ba:	2003      	movs	r0, #3
1a0009bc:	f000 fda2 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "               CONFIGURAR WIFI               \r\n");
1a0009c0:	4922      	ldr	r1, [pc, #136]	; (1a000a4c <menuConfigWiFi+0x98>)
1a0009c2:	2003      	movs	r0, #3
1a0009c4:	f000 fd9e 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "---------------------------------------------\r\n");
1a0009c8:	4921      	ldr	r1, [pc, #132]	; (1a000a50 <menuConfigWiFi+0x9c>)
1a0009ca:	2003      	movs	r0, #3
1a0009cc:	f000 fd9a 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "Por favor ingrese el nombre de la red WiFi (SSID):\r\n");
1a0009d0:	4920      	ldr	r1, [pc, #128]	; (1a000a54 <menuConfigWiFi+0xa0>)
1a0009d2:	2003      	movs	r0, #3
1a0009d4:	f000 fd96 	bl	1a001504 <uartWriteString>
    while(uartRxReady(UART_USB) == false);
1a0009d8:	2003      	movs	r0, #3
1a0009da:	f000 fd0d 	bl	1a0013f8 <uartRxReady>
1a0009de:	2800      	cmp	r0, #0
1a0009e0:	d0fa      	beq.n	1a0009d8 <menuConfigWiFi+0x24>
    ptrBuff = bufferRxSSID;
1a0009e2:	ac0d      	add	r4, sp, #52	; 0x34
1a0009e4:	e004      	b.n	1a0009f0 <menuConfigWiFi+0x3c>

    while(uartReadByte(UART_USB, ptrBuff) == true)
    {   
        //Delay necesario para que el uart se pueda leer como corresponde, sino tira error
        delay(10);
1a0009e6:	200a      	movs	r0, #10
1a0009e8:	2100      	movs	r1, #0
1a0009ea:	f000 ff19 	bl	1a001820 <delay>
        ptrBuff++;
1a0009ee:	3401      	adds	r4, #1
    while(uartReadByte(UART_USB, ptrBuff) == true)
1a0009f0:	4621      	mov	r1, r4
1a0009f2:	2003      	movs	r0, #3
1a0009f4:	f000 fd6a 	bl	1a0014cc <uartReadByte>
1a0009f8:	2801      	cmp	r0, #1
1a0009fa:	d0f4      	beq.n	1a0009e6 <menuConfigWiFi+0x32>
    }
    *ptrBuff = '\0';
1a0009fc:	2300      	movs	r3, #0
1a0009fe:	7023      	strb	r3, [r4, #0]
    uartWriteString(UART_USB, bufferRxSSID);
1a000a00:	a90d      	add	r1, sp, #52	; 0x34
1a000a02:	2003      	movs	r0, #3
1a000a04:	f000 fd7e 	bl	1a001504 <uartWriteString>
    
    uartWriteString(UART_USB, "\r\nPor favor ingrese el nombre de la Clave WiFi:\r\n");
1a000a08:	4913      	ldr	r1, [pc, #76]	; (1a000a58 <menuConfigWiFi+0xa4>)
1a000a0a:	2003      	movs	r0, #3
1a000a0c:	f000 fd7a 	bl	1a001504 <uartWriteString>
    while(uartRxReady(UART_USB) == false);
1a000a10:	2003      	movs	r0, #3
1a000a12:	f000 fcf1 	bl	1a0013f8 <uartRxReady>
1a000a16:	2800      	cmp	r0, #0
1a000a18:	d0fa      	beq.n	1a000a10 <menuConfigWiFi+0x5c>
    ptrBuffClave = bufferRxClave;
1a000a1a:	466c      	mov	r4, sp
1a000a1c:	e004      	b.n	1a000a28 <menuConfigWiFi+0x74>

    while(uartReadByte(UART_USB, ptrBuffClave) == true)
    {   
        //Delay necesario para que el uart se pueda leer como corresponde, sino tira error
        delay(10);
1a000a1e:	200a      	movs	r0, #10
1a000a20:	2100      	movs	r1, #0
1a000a22:	f000 fefd 	bl	1a001820 <delay>
        ptrBuffClave++;
1a000a26:	3401      	adds	r4, #1
    while(uartReadByte(UART_USB, ptrBuffClave) == true)
1a000a28:	4621      	mov	r1, r4
1a000a2a:	2003      	movs	r0, #3
1a000a2c:	f000 fd4e 	bl	1a0014cc <uartReadByte>
1a000a30:	2801      	cmp	r0, #1
1a000a32:	d0f4      	beq.n	1a000a1e <menuConfigWiFi+0x6a>
    }
    *ptrBuffClave = '\0';
1a000a34:	2300      	movs	r3, #0
1a000a36:	7023      	strb	r3, [r4, #0]
    uartWriteString(UART_USB, bufferRxClave);
1a000a38:	4669      	mov	r1, sp
1a000a3a:	2003      	movs	r0, #3
1a000a3c:	f000 fd62 	bl	1a001504 <uartWriteString>
    
    //Falta Asignar lo leído a las variables que corresponden y modificarlos en la SD
    
    mainMenu();
1a000a40:	f7ff ff64 	bl	1a00090c <mainMenu>
    
}
1a000a44:	b01a      	add	sp, #104	; 0x68
1a000a46:	bd10      	pop	{r4, pc}
1a000a48:	1a004d00 	.word	0x1a004d00
1a000a4c:	1a004d34 	.word	0x1a004d34
1a000a50:	1a004d04 	.word	0x1a004d04
1a000a54:	1a004d64 	.word	0x1a004d64
1a000a58:	1a004d9c 	.word	0x1a004d9c

1a000a5c <menuConfigServer>:

void menuConfigServer(void)
{
1a000a5c:	b508      	push	{r3, lr}

    uartWriteString(UART_USB, "\r\n\r\n---------------------------------------------\r\n");
1a000a5e:	4906      	ldr	r1, [pc, #24]	; (1a000a78 <menuConfigServer+0x1c>)
1a000a60:	2003      	movs	r0, #3
1a000a62:	f000 fd4f 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "               CONFIGURAR SERVER               \r\n");
1a000a66:	4905      	ldr	r1, [pc, #20]	; (1a000a7c <menuConfigServer+0x20>)
1a000a68:	2003      	movs	r0, #3
1a000a6a:	f000 fd4b 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "---------------------------------------------\r\n");
1a000a6e:	4904      	ldr	r1, [pc, #16]	; (1a000a80 <menuConfigServer+0x24>)
1a000a70:	2003      	movs	r0, #3
1a000a72:	f000 fd47 	bl	1a001504 <uartWriteString>
1a000a76:	e7fe      	b.n	1a000a76 <menuConfigServer+0x1a>
1a000a78:	1a004d00 	.word	0x1a004d00
1a000a7c:	1a004ccc 	.word	0x1a004ccc
1a000a80:	1a004d04 	.word	0x1a004d04

1a000a84 <menuConfigNTP>:
    while(1);
}

void menuConfigNTP(void)
{
1a000a84:	b508      	push	{r3, lr}

    uartWriteString(UART_USB, "\r\n\r\n---------------------------------------------\r\n");
1a000a86:	4906      	ldr	r1, [pc, #24]	; (1a000aa0 <menuConfigNTP+0x1c>)
1a000a88:	2003      	movs	r0, #3
1a000a8a:	f000 fd3b 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "               CONFIGURAR SERVER NTP               \r\n");
1a000a8e:	4905      	ldr	r1, [pc, #20]	; (1a000aa4 <menuConfigNTP+0x20>)
1a000a90:	2003      	movs	r0, #3
1a000a92:	f000 fd37 	bl	1a001504 <uartWriteString>
    uartWriteString(UART_USB, "---------------------------------------------\r\n");
1a000a96:	4904      	ldr	r1, [pc, #16]	; (1a000aa8 <menuConfigNTP+0x24>)
1a000a98:	2003      	movs	r0, #3
1a000a9a:	f000 fd33 	bl	1a001504 <uartWriteString>
1a000a9e:	e7fe      	b.n	1a000a9e <menuConfigNTP+0x1a>
1a000aa0:	1a004d00 	.word	0x1a004d00
1a000aa4:	1a004c94 	.word	0x1a004c94
1a000aa8:	1a004d04 	.word	0x1a004d04

1a000aac <startMenu>:
{
1a000aac:	b500      	push	{lr}
1a000aae:	b083      	sub	sp, #12
    gpioWrite( LEDB, ON );
1a000ab0:	2101      	movs	r1, #1
1a000ab2:	202a      	movs	r0, #42	; 0x2a
1a000ab4:	f000 f9dc 	bl	1a000e70 <gpioWrite>
    gpioWrite( LEDG, OFF );
1a000ab8:	2100      	movs	r1, #0
1a000aba:	2029      	movs	r0, #41	; 0x29
1a000abc:	f000 f9d8 	bl	1a000e70 <gpioWrite>
    while(usbStatus != UART_USB_EXIT)
1a000ac0:	e000      	b.n	1a000ac4 <startMenu+0x18>
                if(usbStatus == UART_USB_CLEAR)
1a000ac2:	b32b      	cbz	r3, 1a000b10 <startMenu+0x64>
    while(usbStatus != UART_USB_EXIT)
1a000ac4:	4b1e      	ldr	r3, [pc, #120]	; (1a000b40 <startMenu+0x94>)
1a000ac6:	781b      	ldrb	r3, [r3, #0]
1a000ac8:	2b02      	cmp	r3, #2
1a000aca:	d02b      	beq.n	1a000b24 <startMenu+0x78>
        switch(usbStatus)
1a000acc:	2b00      	cmp	r3, #0
1a000ace:	d0f8      	beq.n	1a000ac2 <startMenu+0x16>
1a000ad0:	2b01      	cmp	r3, #1
1a000ad2:	d1f7      	bne.n	1a000ac4 <startMenu+0x18>
                if(uartReadByte(UART_USB, &recvDate) == true)
1a000ad4:	f10d 0107 	add.w	r1, sp, #7
1a000ad8:	2003      	movs	r0, #3
1a000ada:	f000 fcf7 	bl	1a0014cc <uartReadByte>
1a000ade:	2801      	cmp	r0, #1
1a000ae0:	d1f0      	bne.n	1a000ac4 <startMenu+0x18>
                    if(recvDate > 48 && recvDate < 52)
1a000ae2:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a000ae6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
1a000aea:	b2db      	uxtb	r3, r3
1a000aec:	2b02      	cmp	r3, #2
1a000aee:	d807      	bhi.n	1a000b00 <startMenu+0x54>
                        if(recvDate == 49)
1a000af0:	2a31      	cmp	r2, #49	; 0x31
1a000af2:	d010      	beq.n	1a000b16 <startMenu+0x6a>
                        if(recvDate == 50)
1a000af4:	f89d 3007 	ldrb.w	r3, [sp, #7]
1a000af8:	2b32      	cmp	r3, #50	; 0x32
1a000afa:	d00f      	beq.n	1a000b1c <startMenu+0x70>
                        if(recvDate == 51)
1a000afc:	2b33      	cmp	r3, #51	; 0x33
1a000afe:	d00f      	beq.n	1a000b20 <startMenu+0x74>
                    if(recvDate == 52)
1a000b00:	f89d 3007 	ldrb.w	r3, [sp, #7]
1a000b04:	2b34      	cmp	r3, #52	; 0x34
1a000b06:	d1dd      	bne.n	1a000ac4 <startMenu+0x18>
                        usbStatus = UART_USB_EXIT;
1a000b08:	4b0d      	ldr	r3, [pc, #52]	; (1a000b40 <startMenu+0x94>)
1a000b0a:	2202      	movs	r2, #2
1a000b0c:	701a      	strb	r2, [r3, #0]
1a000b0e:	e7d9      	b.n	1a000ac4 <startMenu+0x18>
                    mainMenu(); 
1a000b10:	f7ff fefc 	bl	1a00090c <mainMenu>
1a000b14:	e7d6      	b.n	1a000ac4 <startMenu+0x18>
                            menuConfigWiFi();
1a000b16:	f7ff ff4d 	bl	1a0009b4 <menuConfigWiFi>
1a000b1a:	e7eb      	b.n	1a000af4 <startMenu+0x48>
                            menuConfigServer();
1a000b1c:	f7ff ff9e 	bl	1a000a5c <menuConfigServer>
                            menuConfigNTP();
1a000b20:	f7ff ffb0 	bl	1a000a84 <menuConfigNTP>
    usbStatus = UART_USB_CLEAR;
1a000b24:	4b06      	ldr	r3, [pc, #24]	; (1a000b40 <startMenu+0x94>)
1a000b26:	2200      	movs	r2, #0
1a000b28:	701a      	strb	r2, [r3, #0]
    boton_pulsado = 2;
1a000b2a:	4b06      	ldr	r3, [pc, #24]	; (1a000b44 <startMenu+0x98>)
1a000b2c:	2202      	movs	r2, #2
1a000b2e:	701a      	strb	r2, [r3, #0]
    uartWriteString(UART_USB, "\r\nSali del Menu\r\n");
1a000b30:	4905      	ldr	r1, [pc, #20]	; (1a000b48 <startMenu+0x9c>)
1a000b32:	2003      	movs	r0, #3
1a000b34:	f000 fce6 	bl	1a001504 <uartWriteString>
}
1a000b38:	b003      	add	sp, #12
1a000b3a:	f85d fb04 	ldr.w	pc, [sp], #4
1a000b3e:	bf00      	nop
1a000b40:	100001a6 	.word	0x100001a6
1a000b44:	10000005 	.word	0x10000005
1a000b48:	1a004ddc 	.word	0x1a004ddc

1a000b4c <Mandar_Uart_TCP>:
// - No recibe ningún valor
//
//************************************************************************************************************************************************************************************************

void Mandar_Uart_TCP()
{
1a000b4c:	b508      	push	{r3, lr}
    if(espSendDataServer())uartWriteString(UART_USB, "SEND_OK");
1a000b4e:	f7ff fd1b 	bl	1a000588 <espSendDataServer>
1a000b52:	b930      	cbnz	r0, 1a000b62 <Mandar_Uart_TCP+0x16>
    else uartWriteString(UART_USB, "NO SEND"); 
1a000b54:	4905      	ldr	r1, [pc, #20]	; (1a000b6c <Mandar_Uart_TCP+0x20>)
1a000b56:	2003      	movs	r0, #3
1a000b58:	f000 fcd4 	bl	1a001504 <uartWriteString>
    
    ResetGpioBuff();
1a000b5c:	f7ff fbfe 	bl	1a00035c <ResetGpioBuff>
}
1a000b60:	bd08      	pop	{r3, pc}
    if(espSendDataServer())uartWriteString(UART_USB, "SEND_OK");
1a000b62:	4903      	ldr	r1, [pc, #12]	; (1a000b70 <Mandar_Uart_TCP+0x24>)
1a000b64:	2003      	movs	r0, #3
1a000b66:	f000 fccd 	bl	1a001504 <uartWriteString>
1a000b6a:	e7f7      	b.n	1a000b5c <Mandar_Uart_TCP+0x10>
1a000b6c:	1a004808 	.word	0x1a004808
1a000b70:	1a004800 	.word	0x1a004800

1a000b74 <main>:

// ***************************** MAIN **************************************** //


int main(void)
{
1a000b74:	b508      	push	{r3, lr}
    /* Inicializar la placa */
    boardConfig();
1a000b76:	f000 fcf7 	bl	1a001568 <boardInit>
    /* Inicializar la UART_USB junto con las interrupciones de Tx y Rx */
    uartConfig(UART_USB, 115200);   
1a000b7a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000b7e:	2003      	movs	r0, #3
1a000b80:	f000 fc66 	bl	1a001450 <uartInit>
    uartConfig(UART_ESP01, 115200);
1a000b84:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000b88:	2005      	movs	r0, #5
1a000b8a:	f000 fc61 	bl	1a001450 <uartInit>
    uartConfig(UART_GPIO, 9600);
1a000b8e:	f44f 5116 	mov.w	r1, #9600	; 0x2580
1a000b92:	2000      	movs	r0, #0
1a000b94:	f000 fc5c 	bl	1a001450 <uartInit>
    
    gpioWrite( LEDB, ON );
1a000b98:	2101      	movs	r1, #1
1a000b9a:	202a      	movs	r0, #42	; 0x2a
1a000b9c:	f000 f968 	bl	1a000e70 <gpioWrite>
   
    esp01ConnectToServer(servidor_tcpip, atoi(puerto_tcpip));
 
 #endif
 
    uartWriteString(UART_USB, "\r\nActivando las interrupciones del GPIO...\r\n");
1a000ba0:	492d      	ldr	r1, [pc, #180]	; (1a000c58 <main+0xe4>)
1a000ba2:	2003      	movs	r0, #3
1a000ba4:	f000 fcae 	bl	1a001504 <uartWriteString>
    //Activo las interrupciones del UART_GPIO para que guarde las variables que llegan...
    uartCallbackSet(UART_GPIO, UART_RECEIVE, INT_GPIO_RX, NULL);
1a000ba8:	2300      	movs	r3, #0
1a000baa:	4a2c      	ldr	r2, [pc, #176]	; (1a000c5c <main+0xe8>)
1a000bac:	4619      	mov	r1, r3
1a000bae:	4618      	mov	r0, r3
1a000bb0:	f000 fbdc 	bl	1a00136c <uartCallbackSet>
    uartInterrupt(UART_GPIO, true);
1a000bb4:	2101      	movs	r1, #1
1a000bb6:	2000      	movs	r0, #0
1a000bb8:	f000 fb98 	bl	1a0012ec <uartInterrupt>

    uartCallbackSet(UART_232, UART_RECEIVE, INT_ESP_RX, NULL);
1a000bbc:	2300      	movs	r3, #0
1a000bbe:	4a28      	ldr	r2, [pc, #160]	; (1a000c60 <main+0xec>)
1a000bc0:	4619      	mov	r1, r3
1a000bc2:	2005      	movs	r0, #5
1a000bc4:	f000 fbd2 	bl	1a00136c <uartCallbackSet>
    uartInterrupt(UART_232, true);
1a000bc8:	2101      	movs	r1, #1
1a000bca:	2005      	movs	r0, #5
1a000bcc:	f000 fb8e 	bl	1a0012ec <uartInterrupt>
        
    /*uartCallbackSet(UART_USB, UART_RECEIVE, USB_INT_RX, NULL);
    uartInterrupt(UART_USB, false);  
    punt_rx_usb = usbRxIntBuffer;  */
        
    ResetGpioBuff();
1a000bd0:	f7ff fbc4 	bl	1a00035c <ResetGpioBuff>
    
    
    //Timer_Init( uint8_t timerNumber, uint32_t timerTicks,callBackFuncPtr_t voidFunctionPointer )
    Timer_Init(3,Timer_microsecondsToTicks(TIEMPO_INT_TIMER), ptrFunction);
1a000bd4:	4823      	ldr	r0, [pc, #140]	; (1a000c64 <main+0xf0>)
1a000bd6:	f000 fa2b 	bl	1a001030 <Timer_microsecondsToTicks>
1a000bda:	4b23      	ldr	r3, [pc, #140]	; (1a000c68 <main+0xf4>)
1a000bdc:	681a      	ldr	r2, [r3, #0]
1a000bde:	4601      	mov	r1, r0
1a000be0:	2003      	movs	r0, #3
1a000be2:	f000 f99d 	bl	1a000f20 <Timer_Init>
    
    
    //mandar_paquete = false;
    uartWriteString(UART_USB, "\r\n...Interrupciones activadas con éxito...\r\n");
1a000be6:	4921      	ldr	r1, [pc, #132]	; (1a000c6c <main+0xf8>)
1a000be8:	2003      	movs	r0, #3
1a000bea:	f000 fc8b 	bl	1a001504 <uartWriteString>
    
    LCD_Estado(EST_OK);
1a000bee:	2000      	movs	r0, #0
1a000bf0:	f7ff fba4 	bl	1a00033c <LCD_Estado>
    //delay(5000);
    
    //Variables para mostrar el tiempo
    char dateandtime[30];
    
    gpioWrite( LEDB, OFF );
1a000bf4:	2100      	movs	r1, #0
1a000bf6:	202a      	movs	r0, #42	; 0x2a
1a000bf8:	f000 f93a 	bl	1a000e70 <gpioWrite>
    gpioWrite( LEDG, ON );
1a000bfc:	2101      	movs	r1, #1
1a000bfe:	2029      	movs	r0, #41	; 0x29
1a000c00:	f000 f936 	bl	1a000e70 <gpioWrite>
1a000c04:	e00b      	b.n	1a000c1e <main+0xaa>
        {    
            switch(boton_pulsado)
            {
        
                case 1:
                    showDateAndTimeLCD(&rtc_lcd);
1a000c06:	481a      	ldr	r0, [pc, #104]	; (1a000c70 <main+0xfc>)
1a000c08:	f7ff fdbe 	bl	1a000788 <showDateAndTimeLCD>
                    {
                        startMenu();
                    }
                break;
            }
        botStatus = BOT_WAIT;
1a000c0c:	4b19      	ldr	r3, [pc, #100]	; (1a000c74 <main+0x100>)
1a000c0e:	2200      	movs	r2, #0
1a000c10:	701a      	strb	r2, [r3, #0]
        }
        

        //Mandar_Uart_Gpio();
        
        if(bandera_mandar_datos == true)Mandar_Uart_TCP();
1a000c12:	4b19      	ldr	r3, [pc, #100]	; (1a000c78 <main+0x104>)
1a000c14:	781b      	ldrb	r3, [r3, #0]
1a000c16:	2b01      	cmp	r3, #1
1a000c18:	d01a      	beq.n	1a000c50 <main+0xdc>
        
        //Como trabajo todo por interrupciones duermo la EDU-CIAA hasta que la próxima llegue
        sleepUntilNextInterrupt(); 
1a000c1a:	f000 f835 	bl	1a000c88 <sleepUntilNextInterrupt>
         if(botStatus == BOT_EJEC)
1a000c1e:	4b15      	ldr	r3, [pc, #84]	; (1a000c74 <main+0x100>)
1a000c20:	781b      	ldrb	r3, [r3, #0]
1a000c22:	2b01      	cmp	r3, #1
1a000c24:	d1f5      	bne.n	1a000c12 <main+0x9e>
            switch(boton_pulsado)
1a000c26:	4b15      	ldr	r3, [pc, #84]	; (1a000c7c <main+0x108>)
1a000c28:	781b      	ldrb	r3, [r3, #0]
1a000c2a:	2b02      	cmp	r3, #2
1a000c2c:	d004      	beq.n	1a000c38 <main+0xc4>
1a000c2e:	2b03      	cmp	r3, #3
1a000c30:	d007      	beq.n	1a000c42 <main+0xce>
1a000c32:	2b01      	cmp	r3, #1
1a000c34:	d1ea      	bne.n	1a000c0c <main+0x98>
1a000c36:	e7e6      	b.n	1a000c06 <main+0x92>
                    LCD_Estado(lcdStatus);
1a000c38:	4b11      	ldr	r3, [pc, #68]	; (1a000c80 <main+0x10c>)
1a000c3a:	7818      	ldrb	r0, [r3, #0]
1a000c3c:	f7ff fb7e 	bl	1a00033c <LCD_Estado>
                break;
1a000c40:	e7e4      	b.n	1a000c0c <main+0x98>
                    if(usbStatus == UART_USB_CLEAR)
1a000c42:	4b10      	ldr	r3, [pc, #64]	; (1a000c84 <main+0x110>)
1a000c44:	781b      	ldrb	r3, [r3, #0]
1a000c46:	2b00      	cmp	r3, #0
1a000c48:	d1e0      	bne.n	1a000c0c <main+0x98>
                        startMenu();
1a000c4a:	f7ff ff2f 	bl	1a000aac <startMenu>
1a000c4e:	e7dd      	b.n	1a000c0c <main+0x98>
        if(bandera_mandar_datos == true)Mandar_Uart_TCP();
1a000c50:	f7ff ff7c 	bl	1a000b4c <Mandar_Uart_TCP>
1a000c54:	e7e1      	b.n	1a000c1a <main+0xa6>
1a000c56:	bf00      	nop
1a000c58:	1a004a94 	.word	0x1a004a94
1a000c5c:	1a0003a1 	.word	0x1a0003a1
1a000c60:	1a0004a9 	.word	0x1a0004a9
1a000c64:	0007a120 	.word	0x0007a120
1a000c68:	10000058 	.word	0x10000058
1a000c6c:	1a004ac4 	.word	0x1a004ac4
1a000c70:	10000cc4 	.word	0x10000cc4
1a000c74:	10000192 	.word	0x10000192
1a000c78:	10000191 	.word	0x10000191
1a000c7c:	10000005 	.word	0x10000005
1a000c80:	1000019b 	.word	0x1000019b
1a000c84:	100001a6 	.word	0x100001a6

1a000c88 <sleepUntilNextInterrupt>:
 */
void sleepUntilNextInterrupt( void )
{

   /* Instert an assembly instruction wfi (wait for interrupt) */
   __asm volatile( "wfi" );
1a000c88:	bf30      	wfi

}
1a000c8a:	4770      	bx	lr

1a000c8c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a000c8c:	4b04      	ldr	r3, [pc, #16]	; (1a000ca0 <cyclesCounterInit+0x14>)
1a000c8e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a000c90:	4b04      	ldr	r3, [pc, #16]	; (1a000ca4 <cyclesCounterInit+0x18>)
1a000c92:	681a      	ldr	r2, [r3, #0]
1a000c94:	6813      	ldr	r3, [r2, #0]
1a000c96:	f043 0301 	orr.w	r3, r3, #1
1a000c9a:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a000c9c:	2001      	movs	r0, #1
1a000c9e:	4770      	bx	lr
1a000ca0:	1000005c 	.word	0x1000005c
1a000ca4:	10000060 	.word	0x10000060

1a000ca8 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a000ca8:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a000caa:	4d0b      	ldr	r5, [pc, #44]	; (1a000cd8 <gpioObtainPinInit+0x30>)
1a000cac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a000cb0:	182c      	adds	r4, r5, r0
1a000cb2:	5628      	ldrsb	r0, [r5, r0]
1a000cb4:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a000cb6:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a000cba:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a000cbc:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a000cc0:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a000cc2:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a000cc6:	9b02      	ldr	r3, [sp, #8]
1a000cc8:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a000cca:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a000cce:	9b03      	ldr	r3, [sp, #12]
1a000cd0:	701a      	strb	r2, [r3, #0]
}
1a000cd2:	bc30      	pop	{r4, r5}
1a000cd4:	4770      	bx	lr
1a000cd6:	bf00      	nop
1a000cd8:	1a004ebc 	.word	0x1a004ebc

1a000cdc <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a000cdc:	b570      	push	{r4, r5, r6, lr}
1a000cde:	b084      	sub	sp, #16
1a000ce0:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000ce2:	2300      	movs	r3, #0
1a000ce4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000ce8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000cec:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000cf0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000cf4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000cf8:	f10d 030b 	add.w	r3, sp, #11
1a000cfc:	9301      	str	r3, [sp, #4]
1a000cfe:	ab03      	add	r3, sp, #12
1a000d00:	9300      	str	r3, [sp, #0]
1a000d02:	f10d 030d 	add.w	r3, sp, #13
1a000d06:	f10d 020e 	add.w	r2, sp, #14
1a000d0a:	f10d 010f 	add.w	r1, sp, #15
1a000d0e:	f7ff ffcb 	bl	1a000ca8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a000d12:	2c05      	cmp	r4, #5
1a000d14:	f200 80a5 	bhi.w	1a000e62 <gpioInit+0x186>
1a000d18:	e8df f004 	tbb	[pc, r4]
1a000d1c:	45278109 	.word	0x45278109
1a000d20:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a000d22:	4851      	ldr	r0, [pc, #324]	; (1a000e68 <gpioInit+0x18c>)
1a000d24:	f000 fff6 	bl	1a001d14 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a000d28:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a000d2a:	b004      	add	sp, #16
1a000d2c:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a000d2e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000d32:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000d36:	f89d 200d 	ldrb.w	r2, [sp, #13]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000d3a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000d3e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000d42:	494a      	ldr	r1, [pc, #296]	; (1a000e6c <gpioInit+0x190>)
1a000d44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000d48:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000d4c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000d50:	2001      	movs	r0, #1
1a000d52:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a000d56:	4c44      	ldr	r4, [pc, #272]	; (1a000e68 <gpioInit+0x18c>)
1a000d58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000d5c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000d60:	ea22 0201 	bic.w	r2, r2, r1
1a000d64:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000d68:	e7df      	b.n	1a000d2a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000d6a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000d6e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000d72:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000d76:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000d7a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000d7e:	493b      	ldr	r1, [pc, #236]	; (1a000e6c <gpioInit+0x190>)
1a000d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000d84:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000d88:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000d8c:	2001      	movs	r0, #1
1a000d8e:	fa00 f102 	lsl.w	r1, r0, r2
1a000d92:	4c35      	ldr	r4, [pc, #212]	; (1a000e68 <gpioInit+0x18c>)
1a000d94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000d98:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000d9c:	ea22 0201 	bic.w	r2, r2, r1
1a000da0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000da4:	e7c1      	b.n	1a000d2a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000da6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000daa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000dae:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000db2:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a000db6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000dba:	492c      	ldr	r1, [pc, #176]	; (1a000e6c <gpioInit+0x190>)
1a000dbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000dc0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000dc4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000dc8:	2001      	movs	r0, #1
1a000dca:	fa00 f102 	lsl.w	r1, r0, r2
1a000dce:	4c26      	ldr	r4, [pc, #152]	; (1a000e68 <gpioInit+0x18c>)
1a000dd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000dd4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000dd8:	ea22 0201 	bic.w	r2, r2, r1
1a000ddc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000de0:	e7a3      	b.n	1a000d2a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000de2:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000de6:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000dea:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000dee:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a000df2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000df6:	491d      	ldr	r1, [pc, #116]	; (1a000e6c <gpioInit+0x190>)
1a000df8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000dfc:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000e00:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000e04:	2001      	movs	r0, #1
1a000e06:	fa00 f102 	lsl.w	r1, r0, r2
1a000e0a:	4c17      	ldr	r4, [pc, #92]	; (1a000e68 <gpioInit+0x18c>)
1a000e0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000e10:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000e14:	ea22 0201 	bic.w	r2, r2, r1
1a000e18:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000e1c:	e785      	b.n	1a000d2a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000e1e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000e22:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000e26:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000e2a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000e2e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000e32:	490e      	ldr	r1, [pc, #56]	; (1a000e6c <gpioInit+0x190>)
1a000e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a000e38:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a000e3c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000e40:	2001      	movs	r0, #1
1a000e42:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a000e46:	4b08      	ldr	r3, [pc, #32]	; (1a000e68 <gpioInit+0x18c>)
1a000e48:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000e4c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a000e50:	4331      	orrs	r1, r6
1a000e52:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a000e56:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a000e58:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a000e5c:	2100      	movs	r1, #0
1a000e5e:	5499      	strb	r1, [r3, r2]
1a000e60:	e763      	b.n	1a000d2a <gpioInit+0x4e>
      ret_val = 0;
1a000e62:	2000      	movs	r0, #0
1a000e64:	e761      	b.n	1a000d2a <gpioInit+0x4e>
1a000e66:	bf00      	nop
1a000e68:	400f4000 	.word	0x400f4000
1a000e6c:	40086000 	.word	0x40086000

1a000e70 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a000e70:	b510      	push	{r4, lr}
1a000e72:	b084      	sub	sp, #16
1a000e74:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000e76:	2300      	movs	r3, #0
1a000e78:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000e7c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000e80:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000e84:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000e88:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000e8c:	f10d 030b 	add.w	r3, sp, #11
1a000e90:	9301      	str	r3, [sp, #4]
1a000e92:	ab03      	add	r3, sp, #12
1a000e94:	9300      	str	r3, [sp, #0]
1a000e96:	f10d 030d 	add.w	r3, sp, #13
1a000e9a:	f10d 020e 	add.w	r2, sp, #14
1a000e9e:	f10d 010f 	add.w	r1, sp, #15
1a000ea2:	f7ff ff01 	bl	1a000ca8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a000ea6:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000eaa:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000eae:	3400      	adds	r4, #0
1a000eb0:	bf18      	it	ne
1a000eb2:	2401      	movne	r4, #1
1a000eb4:	015b      	lsls	r3, r3, #5
1a000eb6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000eba:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000ebe:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a000ec0:	2001      	movs	r0, #1
1a000ec2:	b004      	add	sp, #16
1a000ec4:	bd10      	pop	{r4, pc}

1a000ec6 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a000ec6:	b500      	push	{lr}
1a000ec8:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a000eca:	2300      	movs	r3, #0
1a000ecc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000ed0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000ed4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000ed8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000edc:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000ee0:	f10d 030b 	add.w	r3, sp, #11
1a000ee4:	9301      	str	r3, [sp, #4]
1a000ee6:	ab03      	add	r3, sp, #12
1a000ee8:	9300      	str	r3, [sp, #0]
1a000eea:	f10d 030d 	add.w	r3, sp, #13
1a000eee:	f10d 020e 	add.w	r2, sp, #14
1a000ef2:	f10d 010f 	add.w	r1, sp, #15
1a000ef6:	f7ff fed7 	bl	1a000ca8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a000efa:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a000efe:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a000f02:	015b      	lsls	r3, r3, #5
1a000f04:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000f08:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000f0c:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a000f0e:	3000      	adds	r0, #0
1a000f10:	bf18      	it	ne
1a000f12:	2001      	movne	r0, #1
1a000f14:	b005      	add	sp, #20
1a000f16:	f85d fb04 	ldr.w	pc, [sp], #4

1a000f1a <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
1a000f1a:	e7fe      	b.n	1a000f1a <errorOcurred>

1a000f1c <doNothing>:
   while(1);
}

static void doNothing( void* ptr )
{
}
1a000f1c:	4770      	bx	lr
1a000f1e:	Address 0x1a000f1e is out of bounds.


1a000f20 <Timer_Init>:
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 callBackFuncPtr_t voidFunctionPointer )
{
1a000f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0) {
1a000f24:	2900      	cmp	r1, #0
1a000f26:	d06e      	beq.n	1a001006 <Timer_Init+0xe6>
1a000f28:	4605      	mov	r5, r0
1a000f2a:	4617      	mov	r7, r2
1a000f2c:	460e      	mov	r6, r1
      errorOcurred(0);
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a000f2e:	4604      	mov	r4, r0
1a000f30:	493a      	ldr	r1, [pc, #232]	; (1a00101c <Timer_Init+0xfc>)
1a000f32:	0043      	lsls	r3, r0, #1
1a000f34:	4403      	add	r3, r0
1a000f36:	009a      	lsls	r2, r3, #2
1a000f38:	eb01 0802 	add.w	r8, r1, r2
1a000f3c:	5888      	ldr	r0, [r1, r2]
1a000f3e:	f000 ff41 	bl	1a001dc4 <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a000f42:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a000f46:	f003 011f 	and.w	r1, r3, #31
1a000f4a:	095b      	lsrs	r3, r3, #5
1a000f4c:	2201      	movs	r2, #1
1a000f4e:	408a      	lsls	r2, r1
1a000f50:	3340      	adds	r3, #64	; 0x40
1a000f52:	4933      	ldr	r1, [pc, #204]	; (1a001020 <Timer_Init+0x100>)
1a000f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a000f58:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a000f5c:	009a      	lsls	r2, r3, #2
1a000f5e:	4b2f      	ldr	r3, [pc, #188]	; (1a00101c <Timer_Init+0xfc>)
1a000f60:	4413      	add	r3, r2
1a000f62:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a000f64:	095a      	lsrs	r2, r3, #5
1a000f66:	3254      	adds	r2, #84	; 0x54
1a000f68:	492d      	ldr	r1, [pc, #180]	; (1a001020 <Timer_Init+0x100>)
1a000f6a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
1a000f6e:	f003 031f 	and.w	r3, r3, #31
1a000f72:	2201      	movs	r2, #1
1a000f74:	fa02 f303 	lsl.w	r3, r2, r3
1a000f78:	4219      	tst	r1, r3
1a000f7a:	d0ed      	beq.n	1a000f58 <Timer_Init+0x38>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a000f7c:	4927      	ldr	r1, [pc, #156]	; (1a00101c <Timer_Init+0xfc>)
1a000f7e:	fa05 f302 	lsl.w	r3, r5, r2
1a000f82:	442b      	add	r3, r5
1a000f84:	009a      	lsls	r2, r3, #2
1a000f86:	eb01 0802 	add.w	r8, r1, r2
1a000f8a:	588c      	ldr	r4, [r1, r2]
1a000f8c:	4620      	mov	r0, r4
1a000f8e:	f000 ff1f 	bl	1a001dd0 <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a000f92:	012b      	lsls	r3, r5, #4
1a000f94:	4a23      	ldr	r2, [pc, #140]	; (1a001024 <Timer_Init+0x104>)
1a000f96:	50d7      	str	r7, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a000f98:	6963      	ldr	r3, [r4, #20]
1a000f9a:	f043 0301 	orr.w	r3, r3, #1
1a000f9e:	6163      	str	r3, [r4, #20]
	pTMR->MR[matchnum] = matchval;
1a000fa0:	61a6      	str	r6, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a000fa2:	6963      	ldr	r3, [r4, #20]
1a000fa4:	f043 0302 	orr.w	r3, r3, #2
1a000fa8:	6163      	str	r3, [r4, #20]
	pTMR->TCR |= TIMER_ENABLE;
1a000faa:	6863      	ldr	r3, [r4, #4]
1a000fac:	f043 0301 	orr.w	r3, r3, #1
1a000fb0:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a000fb2:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a000fb6:	b253      	sxtb	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
1a000fb8:	2b00      	cmp	r3, #0
1a000fba:	db27      	blt.n	1a00100c <Timer_Init+0xec>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
1a000fbc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a000fc0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a000fc4:	22c0      	movs	r2, #192	; 0xc0
1a000fc6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a000fca:	4814      	ldr	r0, [pc, #80]	; (1a00101c <Timer_Init+0xfc>)
1a000fcc:	006a      	lsls	r2, r5, #1
1a000fce:	1951      	adds	r1, r2, r5
1a000fd0:	008b      	lsls	r3, r1, #2
1a000fd2:	4403      	add	r3, r0
1a000fd4:	689b      	ldr	r3, [r3, #8]
1a000fd6:	b25e      	sxtb	r6, r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a000fd8:	f003 031f 	and.w	r3, r3, #31
1a000fdc:	2101      	movs	r1, #1
1a000fde:	fa01 f303 	lsl.w	r3, r1, r3
1a000fe2:	0976      	lsrs	r6, r6, #5
1a000fe4:	4c10      	ldr	r4, [pc, #64]	; (1a001028 <Timer_Init+0x108>)
1a000fe6:	f844 3026 	str.w	r3, [r4, r6, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a000fea:	4415      	add	r5, r2
1a000fec:	00ab      	lsls	r3, r5, #2
1a000fee:	4418      	add	r0, r3
1a000ff0:	6882      	ldr	r2, [r0, #8]
1a000ff2:	b253      	sxtb	r3, r2
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a000ff4:	f002 021f 	and.w	r2, r2, #31
1a000ff8:	095b      	lsrs	r3, r3, #5
1a000ffa:	4091      	lsls	r1, r2
1a000ffc:	3360      	adds	r3, #96	; 0x60
1a000ffe:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
}
1a001002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      errorOcurred(0);
1a001006:	2000      	movs	r0, #0
1a001008:	f7ff ff87 	bl	1a000f1a <errorOcurred>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a00100c:	f002 020f 	and.w	r2, r2, #15
1a001010:	4b06      	ldr	r3, [pc, #24]	; (1a00102c <Timer_Init+0x10c>)
1a001012:	4413      	add	r3, r2
1a001014:	22c0      	movs	r2, #192	; 0xc0
1a001016:	761a      	strb	r2, [r3, #24]
1a001018:	e7d7      	b.n	1a000fca <Timer_Init+0xaa>
1a00101a:	bf00      	nop
1a00101c:	1a004ff4 	.word	0x1a004ff4
1a001020:	40053000 	.word	0x40053000
1a001024:	10000064 	.word	0x10000064
1a001028:	e000e100 	.word	0xe000e100
1a00102c:	e000ecfc 	.word	0xe000ecfc

1a001030 <Timer_microsecondsToTicks>:
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks( uint32_t uS )
{
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a001030:	23cc      	movs	r3, #204	; 0xcc
1a001032:	fb03 f000 	mul.w	r0, r3, r0
1a001036:	4770      	bx	lr

1a001038 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a001038:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00103a:	2400      	movs	r4, #0
1a00103c:	e001      	b.n	1a001042 <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00103e:	3401      	adds	r4, #1
1a001040:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001042:	2c03      	cmp	r4, #3
1a001044:	d812      	bhi.n	1a00106c <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a001046:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001048:	4b09      	ldr	r3, [pc, #36]	; (1a001070 <TIMER0_IRQHandler+0x38>)
1a00104a:	681a      	ldr	r2, [r3, #0]
1a00104c:	f004 010f 	and.w	r1, r4, #15
1a001050:	2301      	movs	r3, #1
1a001052:	408b      	lsls	r3, r1
1a001054:	421a      	tst	r2, r3
1a001056:	d0f2      	beq.n	1a00103e <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001058:	4b06      	ldr	r3, [pc, #24]	; (1a001074 <TIMER0_IRQHandler+0x3c>)
1a00105a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a00105e:	2000      	movs	r0, #0
1a001060:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a001062:	2301      	movs	r3, #1
1a001064:	40ab      	lsls	r3, r5
1a001066:	4a02      	ldr	r2, [pc, #8]	; (1a001070 <TIMER0_IRQHandler+0x38>)
1a001068:	6013      	str	r3, [r2, #0]
1a00106a:	e7e8      	b.n	1a00103e <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a00106c:	bd38      	pop	{r3, r4, r5, pc}
1a00106e:	bf00      	nop
1a001070:	40084000 	.word	0x40084000
1a001074:	10000064 	.word	0x10000064

1a001078 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a001078:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00107a:	2400      	movs	r4, #0
1a00107c:	e001      	b.n	1a001082 <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a00107e:	3401      	adds	r4, #1
1a001080:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001082:	2c03      	cmp	r4, #3
1a001084:	d813      	bhi.n	1a0010ae <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a001086:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001088:	4b09      	ldr	r3, [pc, #36]	; (1a0010b0 <TIMER1_IRQHandler+0x38>)
1a00108a:	681a      	ldr	r2, [r3, #0]
1a00108c:	f004 010f 	and.w	r1, r4, #15
1a001090:	2301      	movs	r3, #1
1a001092:	408b      	lsls	r3, r1
1a001094:	421a      	tst	r2, r3
1a001096:	d0f2      	beq.n	1a00107e <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a001098:	1d23      	adds	r3, r4, #4
1a00109a:	4a06      	ldr	r2, [pc, #24]	; (1a0010b4 <TIMER1_IRQHandler+0x3c>)
1a00109c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0010a0:	2000      	movs	r0, #0
1a0010a2:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0010a4:	2301      	movs	r3, #1
1a0010a6:	40ab      	lsls	r3, r5
1a0010a8:	4a01      	ldr	r2, [pc, #4]	; (1a0010b0 <TIMER1_IRQHandler+0x38>)
1a0010aa:	6013      	str	r3, [r2, #0]
1a0010ac:	e7e7      	b.n	1a00107e <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a0010ae:	bd38      	pop	{r3, r4, r5, pc}
1a0010b0:	40085000 	.word	0x40085000
1a0010b4:	10000064 	.word	0x10000064

1a0010b8 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a0010b8:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010ba:	2400      	movs	r4, #0
1a0010bc:	e001      	b.n	1a0010c2 <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0010be:	3401      	adds	r4, #1
1a0010c0:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010c2:	2c03      	cmp	r4, #3
1a0010c4:	d814      	bhi.n	1a0010f0 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a0010c6:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0010c8:	4b0a      	ldr	r3, [pc, #40]	; (1a0010f4 <TIMER2_IRQHandler+0x3c>)
1a0010ca:	681a      	ldr	r2, [r3, #0]
1a0010cc:	f004 010f 	and.w	r1, r4, #15
1a0010d0:	2301      	movs	r3, #1
1a0010d2:	408b      	lsls	r3, r1
1a0010d4:	421a      	tst	r2, r3
1a0010d6:	d0f2      	beq.n	1a0010be <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0010d8:	f104 0308 	add.w	r3, r4, #8
1a0010dc:	4a06      	ldr	r2, [pc, #24]	; (1a0010f8 <TIMER2_IRQHandler+0x40>)
1a0010de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0010e2:	2000      	movs	r0, #0
1a0010e4:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0010e6:	2301      	movs	r3, #1
1a0010e8:	40ab      	lsls	r3, r5
1a0010ea:	4a02      	ldr	r2, [pc, #8]	; (1a0010f4 <TIMER2_IRQHandler+0x3c>)
1a0010ec:	6013      	str	r3, [r2, #0]
1a0010ee:	e7e6      	b.n	1a0010be <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a0010f0:	bd38      	pop	{r3, r4, r5, pc}
1a0010f2:	bf00      	nop
1a0010f4:	400c3000 	.word	0x400c3000
1a0010f8:	10000064 	.word	0x10000064

1a0010fc <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0010fc:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0010fe:	2400      	movs	r4, #0
1a001100:	e001      	b.n	1a001106 <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a001102:	3401      	adds	r4, #1
1a001104:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001106:	2c03      	cmp	r4, #3
1a001108:	d814      	bhi.n	1a001134 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a00110a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00110c:	4b0a      	ldr	r3, [pc, #40]	; (1a001138 <TIMER3_IRQHandler+0x3c>)
1a00110e:	681a      	ldr	r2, [r3, #0]
1a001110:	f004 010f 	and.w	r1, r4, #15
1a001114:	2301      	movs	r3, #1
1a001116:	408b      	lsls	r3, r1
1a001118:	421a      	tst	r2, r3
1a00111a:	d0f2      	beq.n	1a001102 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00111c:	f104 030c 	add.w	r3, r4, #12
1a001120:	4a06      	ldr	r2, [pc, #24]	; (1a00113c <TIMER3_IRQHandler+0x40>)
1a001122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001126:	2000      	movs	r0, #0
1a001128:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00112a:	2301      	movs	r3, #1
1a00112c:	40ab      	lsls	r3, r5
1a00112e:	4a02      	ldr	r2, [pc, #8]	; (1a001138 <TIMER3_IRQHandler+0x3c>)
1a001130:	6013      	str	r3, [r2, #0]
1a001132:	e7e6      	b.n	1a001102 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a001134:	bd38      	pop	{r3, r4, r5, pc}
1a001136:	bf00      	nop
1a001138:	400c4000 	.word	0x400c4000
1a00113c:	10000064 	.word	0x10000064

1a001140 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a001140:	4b01      	ldr	r3, [pc, #4]	; (1a001148 <tickRead+0x8>)
1a001142:	e9d3 0100 	ldrd	r0, r1, [r3]
1a001146:	4770      	bx	lr
1a001148:	100001b0 	.word	0x100001b0

1a00114c <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a00114c:	b918      	cbnz	r0, 1a001156 <tickPowerSet+0xa>
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a00114e:	4b04      	ldr	r3, [pc, #16]	; (1a001160 <tickPowerSet+0x14>)
1a001150:	2200      	movs	r2, #0
1a001152:	601a      	str	r2, [r3, #0]
   }
}
1a001154:	4770      	bx	lr
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001156:	4b02      	ldr	r3, [pc, #8]	; (1a001160 <tickPowerSet+0x14>)
1a001158:	2207      	movs	r2, #7
1a00115a:	601a      	str	r2, [r3, #0]
1a00115c:	4770      	bx	lr
1a00115e:	bf00      	nop
1a001160:	e000e010 	.word	0xe000e010

1a001164 <tickInit>:
{
1a001164:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001166:	ea50 0301 	orrs.w	r3, r0, r1
1a00116a:	d02a      	beq.n	1a0011c2 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a00116c:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001170:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001174:	2b00      	cmp	r3, #0
1a001176:	bf08      	it	eq
1a001178:	2a32      	cmpeq	r2, #50	; 0x32
1a00117a:	d227      	bcs.n	1a0011cc <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a00117c:	4b14      	ldr	r3, [pc, #80]	; (1a0011d0 <tickInit+0x6c>)
1a00117e:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001182:	4b14      	ldr	r3, [pc, #80]	; (1a0011d4 <tickInit+0x70>)
1a001184:	681b      	ldr	r3, [r3, #0]
1a001186:	fba3 4500 	umull	r4, r5, r3, r0
1a00118a:	fb03 5501 	mla	r5, r3, r1, r5
1a00118e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001192:	2300      	movs	r3, #0
1a001194:	4620      	mov	r0, r4
1a001196:	4629      	mov	r1, r5
1a001198:	f003 f942 	bl	1a004420 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a00119c:	3801      	subs	r0, #1
1a00119e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0011a2:	d209      	bcs.n	1a0011b8 <tickInit+0x54>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a0011a4:	4b0c      	ldr	r3, [pc, #48]	; (1a0011d8 <tickInit+0x74>)
1a0011a6:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a0011a8:	4a0c      	ldr	r2, [pc, #48]	; (1a0011dc <tickInit+0x78>)
1a0011aa:	21e0      	movs	r1, #224	; 0xe0
1a0011ac:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a0011b0:	2200      	movs	r2, #0
1a0011b2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a0011b4:	2207      	movs	r2, #7
1a0011b6:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a0011b8:	2001      	movs	r0, #1
1a0011ba:	f7ff ffc7 	bl	1a00114c <tickPowerSet>
      bool_t ret_val = 1;
1a0011be:	2001      	movs	r0, #1
}
1a0011c0:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a0011c2:	2000      	movs	r0, #0
1a0011c4:	f7ff ffc2 	bl	1a00114c <tickPowerSet>
         ret_val = 0;
1a0011c8:	2000      	movs	r0, #0
1a0011ca:	e7f9      	b.n	1a0011c0 <tickInit+0x5c>
            ret_val = 0;
1a0011cc:	2000      	movs	r0, #0
1a0011ce:	e7f7      	b.n	1a0011c0 <tickInit+0x5c>
1a0011d0:	10001990 	.word	0x10001990
1a0011d4:	1000199c 	.word	0x1000199c
1a0011d8:	e000e010 	.word	0xe000e010
1a0011dc:	e000ed00 	.word	0xe000ed00

1a0011e0 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a0011e0:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a0011e4:	4908      	ldr	r1, [pc, #32]	; (1a001208 <SysTick_Handler+0x28>)
1a0011e6:	e9d1 2300 	ldrd	r2, r3, [r1]
1a0011ea:	f112 0b01 	adds.w	fp, r2, #1
1a0011ee:	f143 0c00 	adc.w	ip, r3, #0
1a0011f2:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a0011f6:	4b05      	ldr	r3, [pc, #20]	; (1a00120c <SysTick_Handler+0x2c>)
1a0011f8:	681b      	ldr	r3, [r3, #0]
1a0011fa:	b113      	cbz	r3, 1a001202 <SysTick_Handler+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a0011fc:	4a04      	ldr	r2, [pc, #16]	; (1a001210 <SysTick_Handler+0x30>)
1a0011fe:	6810      	ldr	r0, [r2, #0]
1a001200:	4798      	blx	r3
   }
}
1a001202:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a001206:	bf00      	nop
1a001208:	100001b0 	.word	0x100001b0
1a00120c:	100001b8 	.word	0x100001b8
1a001210:	100001a8 	.word	0x100001a8

1a001214 <rtcRead>:
 * @Brief: Get time from RTC peripheral.
 * @param  rtc_t rtc: RTC structure
 * @return bool_t true (1) if config it is ok
 */
bool_t rtcRead( rtc_t * rtc )
{
1a001214:	b510      	push	{r4, lr}
1a001216:	b088      	sub	sp, #32
1a001218:	4604      	mov	r4, r0
   bool_t ret_val = 1;

   RTC_TIME_T rtcTime;

   Chip_RTC_GetFullTime(LPC_RTC, &rtcTime);
1a00121a:	4669      	mov	r1, sp
1a00121c:	4809      	ldr	r0, [pc, #36]	; (1a001244 <rtcRead+0x30>)
1a00121e:	f000 fd7a 	bl	1a001d16 <Chip_RTC_GetFullTime>

   rtc->sec = rtcTime.time[RTC_TIMETYPE_SECOND];
1a001222:	9b00      	ldr	r3, [sp, #0]
1a001224:	71e3      	strb	r3, [r4, #7]
   rtc->min = rtcTime.time[RTC_TIMETYPE_MINUTE];
1a001226:	9b01      	ldr	r3, [sp, #4]
1a001228:	71a3      	strb	r3, [r4, #6]
   rtc->hour = rtcTime.time[RTC_TIMETYPE_HOUR];
1a00122a:	9b02      	ldr	r3, [sp, #8]
1a00122c:	7163      	strb	r3, [r4, #5]
   rtc->wday = rtcTime.time[RTC_TIMETYPE_DAYOFWEEK];
1a00122e:	9b04      	ldr	r3, [sp, #16]
1a001230:	7123      	strb	r3, [r4, #4]
   rtc->mday = rtcTime.time[RTC_TIMETYPE_DAYOFMONTH];
1a001232:	9b03      	ldr	r3, [sp, #12]
1a001234:	70e3      	strb	r3, [r4, #3]
   rtc->month = rtcTime.time[RTC_TIMETYPE_MONTH];
1a001236:	9b06      	ldr	r3, [sp, #24]
1a001238:	70a3      	strb	r3, [r4, #2]
   rtc->year = rtcTime.time[RTC_TIMETYPE_YEAR];
1a00123a:	9b07      	ldr	r3, [sp, #28]
1a00123c:	8023      	strh	r3, [r4, #0]

   return ret_val;
}
1a00123e:	2001      	movs	r0, #1
1a001240:	b008      	add	sp, #32
1a001242:	bd10      	pop	{r4, pc}
1a001244:	40046000 	.word	0x40046000

1a001248 <uartProcessIRQ>:
{
1a001248:	b570      	push	{r4, r5, r6, lr}
1a00124a:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a00124c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a001250:	0093      	lsls	r3, r2, #2
1a001252:	4a1f      	ldr	r2, [pc, #124]	; (1a0012d0 <uartProcessIRQ+0x88>)
1a001254:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a001256:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a001258:	b2ed      	uxtb	r5, r5
1a00125a:	f015 0f01 	tst.w	r5, #1
1a00125e:	d009      	beq.n	1a001274 <uartProcessIRQ+0x2c>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a001260:	b920      	cbnz	r0, 1a00126c <uartProcessIRQ+0x24>
1a001262:	4b1c      	ldr	r3, [pc, #112]	; (1a0012d4 <uartProcessIRQ+0x8c>)
1a001264:	681b      	ldr	r3, [r3, #0]
1a001266:	b10b      	cbz	r3, 1a00126c <uartProcessIRQ+0x24>
         (*rxIsrCallbackUART0)(0);
1a001268:	2000      	movs	r0, #0
1a00126a:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a00126c:	2c03      	cmp	r4, #3
1a00126e:	d013      	beq.n	1a001298 <uartProcessIRQ+0x50>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a001270:	2c05      	cmp	r4, #5
1a001272:	d018      	beq.n	1a0012a6 <uartProcessIRQ+0x5e>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a001274:	f015 0f20 	tst.w	r5, #32
1a001278:	d00d      	beq.n	1a001296 <uartProcessIRQ+0x4e>
	return pUART->IER;
1a00127a:	6873      	ldr	r3, [r6, #4]
1a00127c:	f013 0f02 	tst.w	r3, #2
1a001280:	d009      	beq.n	1a001296 <uartProcessIRQ+0x4e>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a001282:	b924      	cbnz	r4, 1a00128e <uartProcessIRQ+0x46>
1a001284:	4b14      	ldr	r3, [pc, #80]	; (1a0012d8 <uartProcessIRQ+0x90>)
1a001286:	681b      	ldr	r3, [r3, #0]
1a001288:	b10b      	cbz	r3, 1a00128e <uartProcessIRQ+0x46>
         (*txIsrCallbackUART0)(0);
1a00128a:	2000      	movs	r0, #0
1a00128c:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a00128e:	2c03      	cmp	r4, #3
1a001290:	d010      	beq.n	1a0012b4 <uartProcessIRQ+0x6c>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a001292:	2c05      	cmp	r4, #5
1a001294:	d015      	beq.n	1a0012c2 <uartProcessIRQ+0x7a>
}
1a001296:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a001298:	4b10      	ldr	r3, [pc, #64]	; (1a0012dc <uartProcessIRQ+0x94>)
1a00129a:	681b      	ldr	r3, [r3, #0]
1a00129c:	2b00      	cmp	r3, #0
1a00129e:	d0e7      	beq.n	1a001270 <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART2)(0);
1a0012a0:	2000      	movs	r0, #0
1a0012a2:	4798      	blx	r3
1a0012a4:	e7e4      	b.n	1a001270 <uartProcessIRQ+0x28>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0012a6:	4b0e      	ldr	r3, [pc, #56]	; (1a0012e0 <uartProcessIRQ+0x98>)
1a0012a8:	681b      	ldr	r3, [r3, #0]
1a0012aa:	2b00      	cmp	r3, #0
1a0012ac:	d0e2      	beq.n	1a001274 <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART3)(0);
1a0012ae:	2000      	movs	r0, #0
1a0012b0:	4798      	blx	r3
1a0012b2:	e7df      	b.n	1a001274 <uartProcessIRQ+0x2c>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a0012b4:	4b0b      	ldr	r3, [pc, #44]	; (1a0012e4 <uartProcessIRQ+0x9c>)
1a0012b6:	681b      	ldr	r3, [r3, #0]
1a0012b8:	2b00      	cmp	r3, #0
1a0012ba:	d0ea      	beq.n	1a001292 <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART2)(0);
1a0012bc:	2000      	movs	r0, #0
1a0012be:	4798      	blx	r3
1a0012c0:	e7e7      	b.n	1a001292 <uartProcessIRQ+0x4a>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a0012c2:	4b09      	ldr	r3, [pc, #36]	; (1a0012e8 <uartProcessIRQ+0xa0>)
1a0012c4:	681b      	ldr	r3, [r3, #0]
1a0012c6:	2b00      	cmp	r3, #0
1a0012c8:	d0e5      	beq.n	1a001296 <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART3)(0);
1a0012ca:	2000      	movs	r0, #0
1a0012cc:	4798      	blx	r3
}
1a0012ce:	e7e2      	b.n	1a001296 <uartProcessIRQ+0x4e>
1a0012d0:	1a005024 	.word	0x1a005024
1a0012d4:	100001bc 	.word	0x100001bc
1a0012d8:	100001c8 	.word	0x100001c8
1a0012dc:	100001c0 	.word	0x100001c0
1a0012e0:	100001c4 	.word	0x100001c4
1a0012e4:	100001cc 	.word	0x100001cc
1a0012e8:	100001d0 	.word	0x100001d0

1a0012ec <uartInterrupt>:
   if( enable ) {
1a0012ec:	b331      	cbz	r1, 1a00133c <uartInterrupt+0x50>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, ma baja prioridad)
1a0012ee:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a0012f2:	009a      	lsls	r2, r3, #2
1a0012f4:	4b1a      	ldr	r3, [pc, #104]	; (1a001360 <uartInterrupt+0x74>)
1a0012f6:	4413      	add	r3, r2
1a0012f8:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if(IRQn < 0) {
1a0012fc:	2b00      	cmp	r3, #0
1a0012fe:	db16      	blt.n	1a00132e <uartInterrupt+0x42>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
1a001300:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a001304:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a001308:	22a0      	movs	r2, #160	; 0xa0
1a00130a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a00130e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001312:	0082      	lsls	r2, r0, #2
1a001314:	4b12      	ldr	r3, [pc, #72]	; (1a001360 <uartInterrupt+0x74>)
1a001316:	4413      	add	r3, r2
1a001318:	f993 300a 	ldrsb.w	r3, [r3, #10]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a00131c:	f003 011f 	and.w	r1, r3, #31
1a001320:	2201      	movs	r2, #1
1a001322:	408a      	lsls	r2, r1
1a001324:	095b      	lsrs	r3, r3, #5
1a001326:	490f      	ldr	r1, [pc, #60]	; (1a001364 <uartInterrupt+0x78>)
1a001328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00132c:	4770      	bx	lr
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a00132e:	f003 030f 	and.w	r3, r3, #15
1a001332:	4a0d      	ldr	r2, [pc, #52]	; (1a001368 <uartInterrupt+0x7c>)
1a001334:	441a      	add	r2, r3
1a001336:	23a0      	movs	r3, #160	; 0xa0
1a001338:	7613      	strb	r3, [r2, #24]
1a00133a:	e7e8      	b.n	1a00130e <uartInterrupt+0x22>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a00133c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001340:	0082      	lsls	r2, r0, #2
1a001342:	4b07      	ldr	r3, [pc, #28]	; (1a001360 <uartInterrupt+0x74>)
1a001344:	4413      	add	r3, r2
1a001346:	f993 300a 	ldrsb.w	r3, [r3, #10]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1a00134a:	f003 011f 	and.w	r1, r3, #31
1a00134e:	095b      	lsrs	r3, r3, #5
1a001350:	2201      	movs	r2, #1
1a001352:	408a      	lsls	r2, r1
1a001354:	3320      	adds	r3, #32
1a001356:	4903      	ldr	r1, [pc, #12]	; (1a001364 <uartInterrupt+0x78>)
1a001358:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
1a00135c:	4770      	bx	lr
1a00135e:	bf00      	nop
1a001360:	1a005024 	.word	0x1a005024
1a001364:	e000e100 	.word	0xe000e100
1a001368:	e000ecfc 	.word	0xe000ecfc

1a00136c <uartCallbackSet>:
   switch(event){
1a00136c:	b111      	cbz	r1, 1a001374 <uartCallbackSet+0x8>
1a00136e:	2901      	cmp	r1, #1
1a001370:	d01d      	beq.n	1a0013ae <uartCallbackSet+0x42>
1a001372:	4770      	bx	lr
         if( callbackFunc != 0 ) {
1a001374:	b182      	cbz	r2, 1a001398 <uartCallbackSet+0x2c>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a001376:	2801      	cmp	r0, #1
1a001378:	d90f      	bls.n	1a00139a <uartCallbackSet+0x2e>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a00137a:	1ec3      	subs	r3, r0, #3
1a00137c:	b2db      	uxtb	r3, r3
1a00137e:	2b01      	cmp	r3, #1
1a001380:	d90e      	bls.n	1a0013a0 <uartCallbackSet+0x34>
            if( uart == UART_232 ){
1a001382:	2805      	cmp	r0, #5
1a001384:	d00f      	beq.n	1a0013a6 <uartCallbackSet+0x3a>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a001386:	2305      	movs	r3, #5
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a001388:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00138c:	0082      	lsls	r2, r0, #2
1a00138e:	4913      	ldr	r1, [pc, #76]	; (1a0013dc <uartCallbackSet+0x70>)
1a001390:	588a      	ldr	r2, [r1, r2]
	pUART->IER |= intMask;
1a001392:	6851      	ldr	r1, [r2, #4]
1a001394:	430b      	orrs	r3, r1
1a001396:	6053      	str	r3, [r2, #4]
}
1a001398:	4770      	bx	lr
               rxIsrCallbackUART0 = callbackFunc;
1a00139a:	4b11      	ldr	r3, [pc, #68]	; (1a0013e0 <uartCallbackSet+0x74>)
1a00139c:	601a      	str	r2, [r3, #0]
1a00139e:	e7ec      	b.n	1a00137a <uartCallbackSet+0xe>
               rxIsrCallbackUART2 = callbackFunc;
1a0013a0:	4b10      	ldr	r3, [pc, #64]	; (1a0013e4 <uartCallbackSet+0x78>)
1a0013a2:	601a      	str	r2, [r3, #0]
1a0013a4:	e7ed      	b.n	1a001382 <uartCallbackSet+0x16>
               rxIsrCallbackUART3 = callbackFunc;
1a0013a6:	4b10      	ldr	r3, [pc, #64]	; (1a0013e8 <uartCallbackSet+0x7c>)
1a0013a8:	601a      	str	r2, [r3, #0]
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a0013aa:	2305      	movs	r3, #5
1a0013ac:	e7ec      	b.n	1a001388 <uartCallbackSet+0x1c>
         if( callbackFunc != 0 ) {
1a0013ae:	2a00      	cmp	r2, #0
1a0013b0:	d0f2      	beq.n	1a001398 <uartCallbackSet+0x2c>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a0013b2:	2801      	cmp	r0, #1
1a0013b4:	d907      	bls.n	1a0013c6 <uartCallbackSet+0x5a>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a0013b6:	1ec3      	subs	r3, r0, #3
1a0013b8:	b2db      	uxtb	r3, r3
1a0013ba:	2b01      	cmp	r3, #1
1a0013bc:	d906      	bls.n	1a0013cc <uartCallbackSet+0x60>
            if( uart == UART_232 ){
1a0013be:	2805      	cmp	r0, #5
1a0013c0:	d007      	beq.n	1a0013d2 <uartCallbackSet+0x66>
         intMask = UART_IER_THREINT;
1a0013c2:	2302      	movs	r3, #2
1a0013c4:	e7e0      	b.n	1a001388 <uartCallbackSet+0x1c>
               txIsrCallbackUART0 = callbackFunc;
1a0013c6:	4b09      	ldr	r3, [pc, #36]	; (1a0013ec <uartCallbackSet+0x80>)
1a0013c8:	601a      	str	r2, [r3, #0]
1a0013ca:	e7f4      	b.n	1a0013b6 <uartCallbackSet+0x4a>
               txIsrCallbackUART2 = callbackFunc;
1a0013cc:	4b08      	ldr	r3, [pc, #32]	; (1a0013f0 <uartCallbackSet+0x84>)
1a0013ce:	601a      	str	r2, [r3, #0]
1a0013d0:	e7f5      	b.n	1a0013be <uartCallbackSet+0x52>
               txIsrCallbackUART3 = callbackFunc;
1a0013d2:	4b08      	ldr	r3, [pc, #32]	; (1a0013f4 <uartCallbackSet+0x88>)
1a0013d4:	601a      	str	r2, [r3, #0]
         intMask = UART_IER_THREINT;
1a0013d6:	2302      	movs	r3, #2
1a0013d8:	e7d6      	b.n	1a001388 <uartCallbackSet+0x1c>
1a0013da:	bf00      	nop
1a0013dc:	1a005024 	.word	0x1a005024
1a0013e0:	100001bc 	.word	0x100001bc
1a0013e4:	100001c0 	.word	0x100001c0
1a0013e8:	100001c4 	.word	0x100001c4
1a0013ec:	100001c8 	.word	0x100001c8
1a0013f0:	100001cc 	.word	0x100001cc
1a0013f4:	100001d0 	.word	0x100001d0

1a0013f8 <uartRxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
1a0013f8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0013fc:	0083      	lsls	r3, r0, #2
1a0013fe:	4a03      	ldr	r2, [pc, #12]	; (1a00140c <uartRxReady+0x14>)
1a001400:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a001402:	6958      	ldr	r0, [r3, #20]
}
1a001404:	f000 0001 	and.w	r0, r0, #1
1a001408:	4770      	bx	lr
1a00140a:	bf00      	nop
1a00140c:	1a005024 	.word	0x1a005024

1a001410 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a001410:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001414:	0083      	lsls	r3, r0, #2
1a001416:	4a03      	ldr	r2, [pc, #12]	; (1a001424 <uartTxReady+0x14>)
1a001418:	58d3      	ldr	r3, [r2, r3]
1a00141a:	6958      	ldr	r0, [r3, #20]
}
1a00141c:	f000 0020 	and.w	r0, r0, #32
1a001420:	4770      	bx	lr
1a001422:	bf00      	nop
1a001424:	1a005024 	.word	0x1a005024

1a001428 <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a001428:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00142c:	0083      	lsls	r3, r0, #2
1a00142e:	4a02      	ldr	r2, [pc, #8]	; (1a001438 <uartRxRead+0x10>)
1a001430:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001432:	6818      	ldr	r0, [r3, #0]
}
1a001434:	b2c0      	uxtb	r0, r0
1a001436:	4770      	bx	lr
1a001438:	1a005024 	.word	0x1a005024

1a00143c <uartTxWrite>:
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a00143c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001440:	0083      	lsls	r3, r0, #2
1a001442:	4a02      	ldr	r2, [pc, #8]	; (1a00144c <uartTxWrite+0x10>)
1a001444:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a001446:	6019      	str	r1, [r3, #0]
}
1a001448:	4770      	bx	lr
1a00144a:	bf00      	nop
1a00144c:	1a005024 	.word	0x1a005024

1a001450 <uartInit>:
{
1a001450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001454:	4680      	mov	r8, r0
1a001456:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001458:	4c19      	ldr	r4, [pc, #100]	; (1a0014c0 <uartInit+0x70>)
1a00145a:	0045      	lsls	r5, r0, #1
1a00145c:	182a      	adds	r2, r5, r0
1a00145e:	0093      	lsls	r3, r2, #2
1a001460:	18e6      	adds	r6, r4, r3
1a001462:	58e7      	ldr	r7, [r4, r3]
1a001464:	4638      	mov	r0, r7
1a001466:	f001 f8b5 	bl	1a0025d4 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a00146a:	4649      	mov	r1, r9
1a00146c:	4638      	mov	r0, r7
1a00146e:	f001 f8db 	bl	1a002628 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001472:	2307      	movs	r3, #7
1a001474:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001476:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001478:	2301      	movs	r3, #1
1a00147a:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a00147c:	7930      	ldrb	r0, [r6, #4]
1a00147e:	7973      	ldrb	r3, [r6, #5]
1a001480:	79b2      	ldrb	r2, [r6, #6]
1a001482:	f042 0218 	orr.w	r2, r2, #24
1a001486:	490f      	ldr	r1, [pc, #60]	; (1a0014c4 <uartInit+0x74>)
1a001488:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00148c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001490:	79f0      	ldrb	r0, [r6, #7]
1a001492:	7a33      	ldrb	r3, [r6, #8]
1a001494:	7a72      	ldrb	r2, [r6, #9]
1a001496:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00149a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00149e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a0014a2:	f1b8 0f01 	cmp.w	r8, #1
1a0014a6:	d001      	beq.n	1a0014ac <uartInit+0x5c>
}
1a0014a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0014ac:	4a06      	ldr	r2, [pc, #24]	; (1a0014c8 <uartInit+0x78>)
1a0014ae:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a0014b0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a0014b4:	64d3      	str	r3, [r2, #76]	; 0x4c
1a0014b6:	221a      	movs	r2, #26
1a0014b8:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a0014bc:	e7f4      	b.n	1a0014a8 <uartInit+0x58>
1a0014be:	bf00      	nop
1a0014c0:	1a005024 	.word	0x1a005024
1a0014c4:	40086000 	.word	0x40086000
1a0014c8:	40081000 	.word	0x40081000

1a0014cc <uartReadByte>:
{
1a0014cc:	b538      	push	{r3, r4, r5, lr}
1a0014ce:	4605      	mov	r5, r0
1a0014d0:	460c      	mov	r4, r1
   if ( uartRxReady(uart) ) {
1a0014d2:	f7ff ff91 	bl	1a0013f8 <uartRxReady>
1a0014d6:	4603      	mov	r3, r0
1a0014d8:	b908      	cbnz	r0, 1a0014de <uartReadByte+0x12>
}
1a0014da:	4618      	mov	r0, r3
1a0014dc:	bd38      	pop	{r3, r4, r5, pc}
      *receivedByte = uartRxRead(uart);
1a0014de:	4628      	mov	r0, r5
1a0014e0:	f7ff ffa2 	bl	1a001428 <uartRxRead>
1a0014e4:	7020      	strb	r0, [r4, #0]
   bool_t retVal = TRUE;
1a0014e6:	2301      	movs	r3, #1
1a0014e8:	e7f7      	b.n	1a0014da <uartReadByte+0xe>

1a0014ea <uartWriteByte>:
{
1a0014ea:	b538      	push	{r3, r4, r5, lr}
1a0014ec:	4604      	mov	r4, r0
1a0014ee:	460d      	mov	r5, r1
   while( uartTxReady( uart ) == FALSE );
1a0014f0:	4620      	mov	r0, r4
1a0014f2:	f7ff ff8d 	bl	1a001410 <uartTxReady>
1a0014f6:	2800      	cmp	r0, #0
1a0014f8:	d0fa      	beq.n	1a0014f0 <uartWriteByte+0x6>
   uartTxWrite( uart, value );
1a0014fa:	4629      	mov	r1, r5
1a0014fc:	4620      	mov	r0, r4
1a0014fe:	f7ff ff9d 	bl	1a00143c <uartTxWrite>
}
1a001502:	bd38      	pop	{r3, r4, r5, pc}

1a001504 <uartWriteString>:
{
1a001504:	b538      	push	{r3, r4, r5, lr}
1a001506:	4605      	mov	r5, r0
1a001508:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a00150a:	e003      	b.n	1a001514 <uartWriteString+0x10>
      uartWriteByte( uart, (uint8_t)*str );
1a00150c:	4628      	mov	r0, r5
1a00150e:	f7ff ffec 	bl	1a0014ea <uartWriteByte>
      str++;
1a001512:	3401      	adds	r4, #1
   while( *str != 0 ) {
1a001514:	7821      	ldrb	r1, [r4, #0]
1a001516:	2900      	cmp	r1, #0
1a001518:	d1f8      	bne.n	1a00150c <uartWriteString+0x8>
}
1a00151a:	bd38      	pop	{r3, r4, r5, pc}

1a00151c <uartWriteByteArray>:
{
1a00151c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00151e:	4607      	mov	r7, r0
1a001520:	460e      	mov	r6, r1
1a001522:	4615      	mov	r5, r2
   for( i=0; i<byteArrayLen; i++ ) {
1a001524:	2400      	movs	r4, #0
1a001526:	e004      	b.n	1a001532 <uartWriteByteArray+0x16>
      uartWriteByte( uart, byteArray[i] );
1a001528:	5d31      	ldrb	r1, [r6, r4]
1a00152a:	4638      	mov	r0, r7
1a00152c:	f7ff ffdd 	bl	1a0014ea <uartWriteByte>
   for( i=0; i<byteArrayLen; i++ ) {
1a001530:	3401      	adds	r4, #1
1a001532:	42ac      	cmp	r4, r5
1a001534:	d3f8      	bcc.n	1a001528 <uartWriteByteArray+0xc>
}
1a001536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

1a001538 <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a001538:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a00153a:	2003      	movs	r0, #3
1a00153c:	f7ff fe84 	bl	1a001248 <uartProcessIRQ>
}
1a001540:	bd08      	pop	{r3, pc}

1a001542 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a001542:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a001544:	2005      	movs	r0, #5
1a001546:	f7ff fe7f 	bl	1a001248 <uartProcessIRQ>
}
1a00154a:	bd08      	pop	{r3, pc}

1a00154c <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a00154c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a00154e:	4b04      	ldr	r3, [pc, #16]	; (1a001560 <USB0_IRQHandler+0x14>)
1a001550:	681b      	ldr	r3, [r3, #0]
1a001552:	681b      	ldr	r3, [r3, #0]
1a001554:	68db      	ldr	r3, [r3, #12]
1a001556:	4a03      	ldr	r2, [pc, #12]	; (1a001564 <USB0_IRQHandler+0x18>)
1a001558:	6810      	ldr	r0, [r2, #0]
1a00155a:	4798      	blx	r3
}
1a00155c:	bd08      	pop	{r3, pc}
1a00155e:	bf00      	nop
1a001560:	10001998 	.word	0x10001998
1a001564:	100001d4 	.word	0x100001d4

1a001568 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a001568:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00156a:	f001 f813 	bl	1a002594 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a00156e:	4b3a      	ldr	r3, [pc, #232]	; (1a001658 <boardInit+0xf0>)
1a001570:	6818      	ldr	r0, [r3, #0]
1a001572:	f7ff fb8b 	bl	1a000c8c <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a001576:	2001      	movs	r0, #1
1a001578:	2100      	movs	r1, #0
1a00157a:	f7ff fdf3 	bl	1a001164 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a00157e:	2105      	movs	r1, #5
1a001580:	2000      	movs	r0, #0
1a001582:	f7ff fbab 	bl	1a000cdc <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a001586:	2100      	movs	r1, #0
1a001588:	2024      	movs	r0, #36	; 0x24
1a00158a:	f7ff fba7 	bl	1a000cdc <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a00158e:	2100      	movs	r1, #0
1a001590:	2025      	movs	r0, #37	; 0x25
1a001592:	f7ff fba3 	bl	1a000cdc <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a001596:	2100      	movs	r1, #0
1a001598:	2026      	movs	r0, #38	; 0x26
1a00159a:	f7ff fb9f 	bl	1a000cdc <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a00159e:	2100      	movs	r1, #0
1a0015a0:	2027      	movs	r0, #39	; 0x27
1a0015a2:	f7ff fb9b 	bl	1a000cdc <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a0015a6:	2101      	movs	r1, #1
1a0015a8:	2028      	movs	r0, #40	; 0x28
1a0015aa:	f7ff fb97 	bl	1a000cdc <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a0015ae:	2101      	movs	r1, #1
1a0015b0:	2029      	movs	r0, #41	; 0x29
1a0015b2:	f7ff fb93 	bl	1a000cdc <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a0015b6:	2101      	movs	r1, #1
1a0015b8:	202a      	movs	r0, #42	; 0x2a
1a0015ba:	f7ff fb8f 	bl	1a000cdc <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a0015be:	2101      	movs	r1, #1
1a0015c0:	202b      	movs	r0, #43	; 0x2b
1a0015c2:	f7ff fb8b 	bl	1a000cdc <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a0015c6:	2101      	movs	r1, #1
1a0015c8:	202c      	movs	r0, #44	; 0x2c
1a0015ca:	f7ff fb87 	bl	1a000cdc <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a0015ce:	2101      	movs	r1, #1
1a0015d0:	202d      	movs	r0, #45	; 0x2d
1a0015d2:	f7ff fb83 	bl	1a000cdc <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a0015d6:	2100      	movs	r1, #0
1a0015d8:	202e      	movs	r0, #46	; 0x2e
1a0015da:	f7ff fb7f 	bl	1a000cdc <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a0015de:	2100      	movs	r1, #0
1a0015e0:	202f      	movs	r0, #47	; 0x2f
1a0015e2:	f7ff fb7b 	bl	1a000cdc <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a0015e6:	2100      	movs	r1, #0
1a0015e8:	2030      	movs	r0, #48	; 0x30
1a0015ea:	f7ff fb77 	bl	1a000cdc <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a0015ee:	2100      	movs	r1, #0
1a0015f0:	2031      	movs	r0, #49	; 0x31
1a0015f2:	f7ff fb73 	bl	1a000cdc <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a0015f6:	2100      	movs	r1, #0
1a0015f8:	2032      	movs	r0, #50	; 0x32
1a0015fa:	f7ff fb6f 	bl	1a000cdc <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a0015fe:	2100      	movs	r1, #0
1a001600:	2033      	movs	r0, #51	; 0x33
1a001602:	f7ff fb6b 	bl	1a000cdc <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a001606:	2100      	movs	r1, #0
1a001608:	2034      	movs	r0, #52	; 0x34
1a00160a:	f7ff fb67 	bl	1a000cdc <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a00160e:	2100      	movs	r1, #0
1a001610:	2035      	movs	r0, #53	; 0x35
1a001612:	f7ff fb63 	bl	1a000cdc <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a001616:	2101      	movs	r1, #1
1a001618:	2036      	movs	r0, #54	; 0x36
1a00161a:	f7ff fb5f 	bl	1a000cdc <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a00161e:	2101      	movs	r1, #1
1a001620:	2037      	movs	r0, #55	; 0x37
1a001622:	f7ff fb5b 	bl	1a000cdc <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a001626:	2101      	movs	r1, #1
1a001628:	2038      	movs	r0, #56	; 0x38
1a00162a:	f7ff fb57 	bl	1a000cdc <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a00162e:	2101      	movs	r1, #1
1a001630:	2039      	movs	r0, #57	; 0x39
1a001632:	f7ff fb53 	bl	1a000cdc <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a001636:	2101      	movs	r1, #1
1a001638:	203a      	movs	r0, #58	; 0x3a
1a00163a:	f7ff fb4f 	bl	1a000cdc <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a00163e:	2101      	movs	r1, #1
1a001640:	203b      	movs	r0, #59	; 0x3b
1a001642:	f7ff fb4b 	bl	1a000cdc <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a001646:	2101      	movs	r1, #1
1a001648:	203c      	movs	r0, #60	; 0x3c
1a00164a:	f7ff fb47 	bl	1a000cdc <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a00164e:	2101      	movs	r1, #1
1a001650:	203d      	movs	r0, #61	; 0x3d
1a001652:	f7ff fb43 	bl	1a000cdc <gpioInit>

}
1a001656:	bd08      	pop	{r3, pc}
1a001658:	1000199c 	.word	0x1000199c

1a00165c <int64ToString>:
/*==================[external functions definition]==========================*/

// C++ version 0.4 char* style "itoa"
// Modified by Eric Pernia.
bool_t int64ToString( int64_t value, char* result, uint8_t base )
{
1a00165c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001660:	4614      	mov	r4, r2
1a001662:	469a      	mov	sl, r3
   // check that the base if valid
   if( base < 2 || base > 36 ) {
1a001664:	3b02      	subs	r3, #2
1a001666:	b2db      	uxtb	r3, r3
1a001668:	2b22      	cmp	r3, #34	; 0x22
1a00166a:	d803      	bhi.n	1a001674 <int64ToString+0x18>
1a00166c:	4680      	mov	r8, r0
1a00166e:	4689      	mov	r9, r1
      *result = '\0';
      return FALSE;
   }

   char* ptr = result, *ptr1 = result, tmp_char;
1a001670:	4615      	mov	r5, r2
1a001672:	e005      	b.n	1a001680 <int64ToString+0x24>
      *result = '\0';
1a001674:	2000      	movs	r0, #0
1a001676:	7010      	strb	r0, [r2, #0]
      return FALSE;
1a001678:	e034      	b.n	1a0016e4 <int64ToString+0x88>
   int64_t tmp_value;

   do {
      tmp_value = value;
      value /= (int64_t)base;
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * (int64_t)base)];
1a00167a:	4635      	mov	r5, r6
      value /= (int64_t)base;
1a00167c:	4680      	mov	r8, r0
1a00167e:	4689      	mov	r9, r1
1a001680:	fa5f f68a 	uxtb.w	r6, sl
1a001684:	2700      	movs	r7, #0
1a001686:	4632      	mov	r2, r6
1a001688:	463b      	mov	r3, r7
1a00168a:	4640      	mov	r0, r8
1a00168c:	4649      	mov	r1, r9
1a00168e:	f002 fe77 	bl	1a004380 <__aeabi_ldivmod>
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * (int64_t)base)];
1a001692:	fba6 bc00 	umull	fp, ip, r6, r0
1a001696:	ebb8 020b 	subs.w	r2, r8, fp
1a00169a:	f112 0b23 	adds.w	fp, r2, #35	; 0x23
1a00169e:	1c6e      	adds	r6, r5, #1
1a0016a0:	4b11      	ldr	r3, [pc, #68]	; (1a0016e8 <int64ToString+0x8c>)
1a0016a2:	eb0b 0203 	add.w	r2, fp, r3
1a0016a6:	7813      	ldrb	r3, [r2, #0]
1a0016a8:	702b      	strb	r3, [r5, #0]
   } while ( value );
1a0016aa:	ea50 0301 	orrs.w	r3, r0, r1
1a0016ae:	d1e4      	bne.n	1a00167a <int64ToString+0x1e>

   // Apply negative sign
   if (tmp_value < 0) *ptr++ = '-';
1a0016b0:	f1b8 0f00 	cmp.w	r8, #0
1a0016b4:	f179 0300 	sbcs.w	r3, r9, #0
1a0016b8:	db03      	blt.n	1a0016c2 <int64ToString+0x66>
   *ptr-- = '\0';
1a0016ba:	1e73      	subs	r3, r6, #1
1a0016bc:	2200      	movs	r2, #0
1a0016be:	7032      	strb	r2, [r6, #0]
   while(ptr1 < ptr) {
1a0016c0:	e00d      	b.n	1a0016de <int64ToString+0x82>
   if (tmp_value < 0) *ptr++ = '-';
1a0016c2:	1cae      	adds	r6, r5, #2
1a0016c4:	232d      	movs	r3, #45	; 0x2d
1a0016c6:	706b      	strb	r3, [r5, #1]
1a0016c8:	e7f7      	b.n	1a0016ba <int64ToString+0x5e>
      tmp_char = *ptr;
1a0016ca:	461a      	mov	r2, r3
1a0016cc:	f812 0901 	ldrb.w	r0, [r2], #-1
      *ptr--= *ptr1;
1a0016d0:	4621      	mov	r1, r4
1a0016d2:	f811 5b01 	ldrb.w	r5, [r1], #1
1a0016d6:	701d      	strb	r5, [r3, #0]
      *ptr1++ = tmp_char;
1a0016d8:	7020      	strb	r0, [r4, #0]
1a0016da:	460c      	mov	r4, r1
      *ptr--= *ptr1;
1a0016dc:	4613      	mov	r3, r2
   while(ptr1 < ptr) {
1a0016de:	42a3      	cmp	r3, r4
1a0016e0:	d8f3      	bhi.n	1a0016ca <int64ToString+0x6e>
   }
   return TRUE;
1a0016e2:	2001      	movs	r0, #1
}
1a0016e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0016e8:	1a004a4c 	.word	0x1a004a4c

1a0016ec <intToString>:

   return result;
}

char* intToString( int64_t value )
{
1a0016ec:	b510      	push	{r4, lr}
   static char result[20];
   result[0] = 0;
1a0016ee:	4c04      	ldr	r4, [pc, #16]	; (1a001700 <intToString+0x14>)
1a0016f0:	2300      	movs	r3, #0
1a0016f2:	7023      	strb	r3, [r4, #0]
   int64ToString( value, result, 10 );
1a0016f4:	230a      	movs	r3, #10
1a0016f6:	4622      	mov	r2, r4
1a0016f8:	f7ff ffb0 	bl	1a00165c <int64ToString>
   return result;
}
1a0016fc:	4620      	mov	r0, r4
1a0016fe:	bd10      	pop	{r4, pc}
1a001700:	100001d8 	.word	0x100001d8
1a001704:	ffffffff 	.word	0xffffffff

1a001708 <atoi>:


//Le agrego la función atoi que convierte un String en un Entero
//Sacada de internet por Lucas Escribano
int atoi(char *szNumber)// atoi(szNumber) desde el 1er numero
{ 
1a001708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00170c:	ed2d 8b02 	vpush	{d8}
1a001710:	4605      	mov	r5, r0
    int i, nFrom=0, digits=0, nNumber=0;
1a001712:	2400      	movs	r4, #0
    
    while(!('0'<=szNumber[nFrom] && szNumber[nFrom]<='9')) nFrom++; // busca el 1er numero
1a001714:	e000      	b.n	1a001718 <atoi+0x10>
1a001716:	3401      	adds	r4, #1
1a001718:	5d2b      	ldrb	r3, [r5, r4]
1a00171a:	3b30      	subs	r3, #48	; 0x30
1a00171c:	b2db      	uxtb	r3, r3
1a00171e:	2b09      	cmp	r3, #9
1a001720:	d8f9      	bhi.n	1a001716 <atoi+0xe>
    
    if(nFrom!=strlen(szNumber)){ // encontro un numero
1a001722:	4628      	mov	r0, r5
1a001724:	f003 f84a 	bl	1a0047bc <strlen>
1a001728:	4284      	cmp	r4, r0
1a00172a:	d009      	beq.n	1a001740 <atoi+0x38>
        for(i=nFrom;'0'<=szNumber[i] && szNumber[i]<='9';i++) digits++; // calcula la cantidad de digitos
1a00172c:	4622      	mov	r2, r4
    int i, nFrom=0, digits=0, nNumber=0;
1a00172e:	2600      	movs	r6, #0
        for(i=nFrom;'0'<=szNumber[i] && szNumber[i]<='9';i++) digits++; // calcula la cantidad de digitos
1a001730:	5cab      	ldrb	r3, [r5, r2]
1a001732:	3b30      	subs	r3, #48	; 0x30
1a001734:	b2db      	uxtb	r3, r3
1a001736:	2b09      	cmp	r3, #9
1a001738:	d809      	bhi.n	1a00174e <atoi+0x46>
1a00173a:	3601      	adds	r6, #1
1a00173c:	3201      	adds	r2, #1
1a00173e:	e7f7      	b.n	1a001730 <atoi+0x28>
    int i, nFrom=0, digits=0, nNumber=0;
1a001740:	f04f 0a00 	mov.w	sl, #0
        for(i=0;i<digits;i++) nNumber+=(szNumber[nFrom+digits-i-1]-'0')*pow(10,i); // almacena entero en nNumber
    }

    return nNumber;
}
1a001744:	4650      	mov	r0, sl
1a001746:	ecbd 8b02 	vpop	{d8}
1a00174a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    int i, nFrom=0, digits=0, nNumber=0;
1a00174e:	f04f 0a00 	mov.w	sl, #0
        for(i=0;i<digits;i++) nNumber+=(szNumber[nFrom+digits-i-1]-'0')*pow(10,i); // almacena entero en nNumber
1a001752:	4657      	mov	r7, sl
1a001754:	42b7      	cmp	r7, r6
1a001756:	daf5      	bge.n	1a001744 <atoi+0x3c>
1a001758:	19a3      	adds	r3, r4, r6
1a00175a:	1bdb      	subs	r3, r3, r7
1a00175c:	442b      	add	r3, r5
1a00175e:	f813 8c01 	ldrb.w	r8, [r3, #-1]
1a001762:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
1a001766:	4638      	mov	r0, r7
1a001768:	f002 fac8 	bl	1a003cfc <__aeabi_i2d>
1a00176c:	ec41 0b11 	vmov	d1, r0, r1
1a001770:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 1a0017b0 <atoi+0xa8>
1a001774:	f001 f870 	bl	1a002858 <pow>
1a001778:	eeb0 8a40 	vmov.f32	s16, s0
1a00177c:	eef0 8a60 	vmov.f32	s17, s1
1a001780:	4640      	mov	r0, r8
1a001782:	f002 fabb 	bl	1a003cfc <__aeabi_i2d>
1a001786:	ec53 2b18 	vmov	r2, r3, d8
1a00178a:	f002 fb21 	bl	1a003dd0 <__aeabi_dmul>
1a00178e:	4680      	mov	r8, r0
1a001790:	4689      	mov	r9, r1
1a001792:	4650      	mov	r0, sl
1a001794:	f002 fab2 	bl	1a003cfc <__aeabi_i2d>
1a001798:	4642      	mov	r2, r8
1a00179a:	464b      	mov	r3, r9
1a00179c:	f002 f962 	bl	1a003a64 <__adddf3>
1a0017a0:	f002 fdc6 	bl	1a004330 <__aeabi_d2iz>
1a0017a4:	4682      	mov	sl, r0
1a0017a6:	3701      	adds	r7, #1
1a0017a8:	e7d4      	b.n	1a001754 <atoi+0x4c>
1a0017aa:	bf00      	nop
1a0017ac:	f3af 8000 	nop.w
1a0017b0:	00000000 	.word	0x00000000
1a0017b4:	40240000 	.word	0x40240000

1a0017b8 <delayInaccurateUs>:

   for( i=delay; i>0; i-- );
}

void delayInaccurateUs(tick_t delay_us)
{
1a0017b8:	e92d 4800 	stmdb	sp!, {fp, lr}
1a0017bc:	b084      	sub	sp, #16
   volatile tick_t i;
   volatile tick_t delay;

   delay = (INACCURATE_TO_US_x10 * delay_us) / 10;
1a0017be:	1802      	adds	r2, r0, r0
1a0017c0:	eb41 0301 	adc.w	r3, r1, r1
1a0017c4:	eb10 0b02 	adds.w	fp, r0, r2
1a0017c8:	eb41 0c03 	adc.w	ip, r1, r3
1a0017cc:	ea4f 130c 	mov.w	r3, ip, lsl #4
1a0017d0:	ea43 731b 	orr.w	r3, r3, fp, lsr #28
1a0017d4:	ea4f 120b 	mov.w	r2, fp, lsl #4
1a0017d8:	eb1b 0002 	adds.w	r0, fp, r2
1a0017dc:	eb4c 0103 	adc.w	r1, ip, r3
1a0017e0:	008b      	lsls	r3, r1, #2
1a0017e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
1a0017e6:	0082      	lsls	r2, r0, #2
1a0017e8:	4610      	mov	r0, r2
1a0017ea:	4619      	mov	r1, r3
1a0017ec:	220a      	movs	r2, #10
1a0017ee:	2300      	movs	r3, #0
1a0017f0:	f002 fe16 	bl	1a004420 <__aeabi_uldivmod>
1a0017f4:	e9cd 0100 	strd	r0, r1, [sp]

   for( i=delay; i>0; i-- );
1a0017f8:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0017fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a001800:	e007      	b.n	1a001812 <delayInaccurateUs+0x5a>
1a001802:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a001806:	f110 32ff 	adds.w	r2, r0, #4294967295
1a00180a:	f141 33ff 	adc.w	r3, r1, #4294967295
1a00180e:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a001812:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001816:	4313      	orrs	r3, r2
1a001818:	d1f3      	bne.n	1a001802 <delayInaccurateUs+0x4a>
}
1a00181a:	b004      	add	sp, #16
1a00181c:	e8bd 8800 	ldmia.w	sp!, {fp, pc}

1a001820 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay(tick_t duration)
{
1a001820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001824:	4680      	mov	r8, r0
1a001826:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a001828:	f7ff fc8a 	bl	1a001140 <tickRead>
1a00182c:	4606      	mov	r6, r0
1a00182e:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration/tickRateMS );
1a001830:	f7ff fc86 	bl	1a001140 <tickRead>
1a001834:	1b84      	subs	r4, r0, r6
1a001836:	eb61 0507 	sbc.w	r5, r1, r7
1a00183a:	4b06      	ldr	r3, [pc, #24]	; (1a001854 <delay+0x34>)
1a00183c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001840:	4640      	mov	r0, r8
1a001842:	4649      	mov	r1, r9
1a001844:	f002 fdec 	bl	1a004420 <__aeabi_uldivmod>
1a001848:	428d      	cmp	r5, r1
1a00184a:	bf08      	it	eq
1a00184c:	4284      	cmpeq	r4, r0
1a00184e:	d3ef      	bcc.n	1a001830 <delay+0x10>
}
1a001850:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001854:	10001990 	.word	0x10001990

1a001858 <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a001858:	2301      	movs	r3, #1
1a00185a:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a00185e:	4b01      	ldr	r3, [pc, #4]	; (1a001864 <clearInterrupt+0xc>)
1a001860:	6258      	str	r0, [r3, #36]	; 0x24
}
1a001862:	4770      	bx	lr
1a001864:	40087000 	.word	0x40087000

1a001868 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a001868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a00186a:	4b12      	ldr	r3, [pc, #72]	; (1a0018b4 <serveInterrupt+0x4c>)
1a00186c:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a00186e:	4b12      	ldr	r3, [pc, #72]	; (1a0018b8 <serveInterrupt+0x50>)
1a001870:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a001872:	2301      	movs	r3, #1
1a001874:	4083      	lsls	r3, r0
1a001876:	420b      	tst	r3, r1
1a001878:	d111      	bne.n	1a00189e <serveInterrupt+0x36>
	return pTMR->TC;
1a00187a:	4910      	ldr	r1, [pc, #64]	; (1a0018bc <serveInterrupt+0x54>)
1a00187c:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a00187e:	4d10      	ldr	r5, [pc, #64]	; (1a0018c0 <serveInterrupt+0x58>)
1a001880:	0051      	lsls	r1, r2, #1
1a001882:	188f      	adds	r7, r1, r2
1a001884:	00fc      	lsls	r4, r7, #3
1a001886:	4627      	mov	r7, r4
1a001888:	442c      	add	r4, r5
1a00188a:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a00188c:	6864      	ldr	r4, [r4, #4]
1a00188e:	1b36      	subs	r6, r6, r4
1a001890:	443d      	add	r5, r7
1a001892:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a001894:	4a08      	ldr	r2, [pc, #32]	; (1a0018b8 <serveInterrupt+0x50>)
1a001896:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a001898:	f7ff ffde 	bl	1a001858 <clearInterrupt>
}
1a00189c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00189e:	4907      	ldr	r1, [pc, #28]	; (1a0018bc <serveInterrupt+0x54>)
1a0018a0:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a0018a2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a0018a6:	00d1      	lsls	r1, r2, #3
1a0018a8:	4a05      	ldr	r2, [pc, #20]	; (1a0018c0 <serveInterrupt+0x58>)
1a0018aa:	440a      	add	r2, r1
1a0018ac:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a0018ae:	4a02      	ldr	r2, [pc, #8]	; (1a0018b8 <serveInterrupt+0x50>)
1a0018b0:	61d3      	str	r3, [r2, #28]
1a0018b2:	e7f1      	b.n	1a001898 <serveInterrupt+0x30>
1a0018b4:	1a00506c 	.word	0x1a00506c
1a0018b8:	40087000 	.word	0x40087000
1a0018bc:	40084000 	.word	0x40084000
1a0018c0:	100000a4 	.word	0x100000a4

1a0018c4 <GPIO0_IRQHandler>:
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a0018c4:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a0018c6:	2000      	movs	r0, #0
1a0018c8:	f7ff ffce 	bl	1a001868 <serveInterrupt>
}
1a0018cc:	bd08      	pop	{r3, pc}

1a0018ce <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a0018ce:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a0018d0:	2001      	movs	r0, #1
1a0018d2:	f7ff ffc9 	bl	1a001868 <serveInterrupt>
}
1a0018d6:	bd08      	pop	{r3, pc}

1a0018d8 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a0018d8:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a0018da:	2002      	movs	r0, #2
1a0018dc:	f7ff ffc4 	bl	1a001868 <serveInterrupt>
}
1a0018e0:	bd08      	pop	{r3, pc}

1a0018e2 <lcdSendNibble>:
   lcdDelay_us( LCD_EN_PULSE_WAIT_US );   // Wait to make EN wider
   lcdPinWrite( LCD_HD44780_EN, OFF );    // EN = 0 for H-to-L pulse
}

static void lcdSendNibble( uint8_t nibble )
{
1a0018e2:	b510      	push	{r4, lr}
1a0018e4:	4604      	mov	r4, r0
   lcdPinWrite( LCD_HD44780_D7, ( nibble & 0x80 ) );
1a0018e6:	f000 0180 	and.w	r1, r0, #128	; 0x80
1a0018ea:	2014      	movs	r0, #20
1a0018ec:	f7ff fac0 	bl	1a000e70 <gpioWrite>
   lcdPinWrite( LCD_HD44780_D6, ( nibble & 0x40 ) );
1a0018f0:	f004 0140 	and.w	r1, r4, #64	; 0x40
1a0018f4:	2012      	movs	r0, #18
1a0018f6:	f7ff fabb 	bl	1a000e70 <gpioWrite>
   lcdPinWrite( LCD_HD44780_D5, ( nibble & 0x20 ) );
1a0018fa:	f004 0120 	and.w	r1, r4, #32
1a0018fe:	2011      	movs	r0, #17
1a001900:	f7ff fab6 	bl	1a000e70 <gpioWrite>
   lcdPinWrite( LCD_HD44780_D4, ( nibble & 0x10 ) );
1a001904:	f004 0110 	and.w	r1, r4, #16
1a001908:	2010      	movs	r0, #16
1a00190a:	f7ff fab1 	bl	1a000e70 <gpioWrite>
}
1a00190e:	bd10      	pop	{r4, pc}

1a001910 <lcdEnablePulse>:
{
1a001910:	b508      	push	{r3, lr}
   lcdPinWrite( LCD_HD44780_EN, ON );     // EN = 1 for H-to-L pulse
1a001912:	2101      	movs	r1, #1
1a001914:	2021      	movs	r0, #33	; 0x21
1a001916:	f7ff faab 	bl	1a000e70 <gpioWrite>
   lcdDelay_us( LCD_EN_PULSE_WAIT_US );   // Wait to make EN wider
1a00191a:	2019      	movs	r0, #25
1a00191c:	2100      	movs	r1, #0
1a00191e:	f7ff ff4b 	bl	1a0017b8 <delayInaccurateUs>
   lcdPinWrite( LCD_HD44780_EN, OFF );    // EN = 0 for H-to-L pulse
1a001922:	2100      	movs	r1, #0
1a001924:	2021      	movs	r0, #33	; 0x21
1a001926:	f7ff faa3 	bl	1a000e70 <gpioWrite>
}
1a00192a:	bd08      	pop	{r3, pc}

1a00192c <lcdCommand>:

/*==================[definiciones de funciones externas]=====================*/

void lcdCommand( uint8_t cmd )
{
1a00192c:	b510      	push	{r4, lr}
1a00192e:	4604      	mov	r4, r0
   lcdSendNibble( cmd & 0xF0 );          // Send high nibble to D7-D4
1a001930:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a001934:	f7ff ffd5 	bl	1a0018e2 <lcdSendNibble>

   lcdPinWrite( LCD_HD44780_RS, OFF );   // RS = 0 for command
1a001938:	2100      	movs	r1, #0
1a00193a:	2013      	movs	r0, #19
1a00193c:	f7ff fa98 	bl	1a000e70 <gpioWrite>
   lcdPinWrite( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a001940:	2100      	movs	r1, #0
1a001942:	4608      	mov	r0, r1
1a001944:	f7ff fa94 	bl	1a000e70 <gpioWrite>

   lcdEnablePulse();
1a001948:	f7ff ffe2 	bl	1a001910 <lcdEnablePulse>
   lcdDelay_us( LCD_LOW_WAIT_US );       // Wait
1a00194c:	2019      	movs	r0, #25
1a00194e:	2100      	movs	r1, #0
1a001950:	f7ff ff32 	bl	1a0017b8 <delayInaccurateUs>

   lcdSendNibble( cmd << 4 );            // Send low nibble to D7-D4
1a001954:	0120      	lsls	r0, r4, #4
1a001956:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a00195a:	f7ff ffc2 	bl	1a0018e2 <lcdSendNibble>
   lcdEnablePulse();
1a00195e:	f7ff ffd7 	bl	1a001910 <lcdEnablePulse>
}
1a001962:	bd10      	pop	{r4, pc}

1a001964 <lcdData>:

void lcdData( uint8_t data )
{
1a001964:	b510      	push	{r4, lr}
1a001966:	4604      	mov	r4, r0
   lcdSendNibble( data & 0xF0 );         // Send high nibble to D7-D4
1a001968:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a00196c:	f7ff ffb9 	bl	1a0018e2 <lcdSendNibble>

   lcdPinWrite( LCD_HD44780_RS, ON );    // RS = 1 for data
1a001970:	2101      	movs	r1, #1
1a001972:	2013      	movs	r0, #19
1a001974:	f7ff fa7c 	bl	1a000e70 <gpioWrite>
   lcdPinWrite( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a001978:	2100      	movs	r1, #0
1a00197a:	4608      	mov	r0, r1
1a00197c:	f7ff fa78 	bl	1a000e70 <gpioWrite>

   lcdEnablePulse();
1a001980:	f7ff ffc6 	bl	1a001910 <lcdEnablePulse>

   lcdSendNibble( data << 4 );           // Send low nibble to D7-D4
1a001984:	0120      	lsls	r0, r4, #4
1a001986:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a00198a:	f7ff ffaa 	bl	1a0018e2 <lcdSendNibble>
   lcdEnablePulse();
1a00198e:	f7ff ffbf 	bl	1a001910 <lcdEnablePulse>
}
1a001992:	bd10      	pop	{r4, pc}

1a001994 <lcdGoToXY>:

   lcdDelay_ms( 1 );                     // Wait
}

void lcdGoToXY( uint8_t x, uint8_t y )
{
1a001994:	b500      	push	{lr}
1a001996:	b083      	sub	sp, #12
   uint8_t firstCharAdress[] = { 0x80, 0xC0, 0x94, 0xD4 };   // See table 12-5
1a001998:	4b0a      	ldr	r3, [pc, #40]	; (1a0019c4 <lcdGoToXY+0x30>)
1a00199a:	681b      	ldr	r3, [r3, #0]
1a00199c:	9301      	str	r3, [sp, #4]
   lcdCommand( firstCharAdress[ y - 1 ] + x - 1 );
1a00199e:	3901      	subs	r1, #1
1a0019a0:	ab02      	add	r3, sp, #8
1a0019a2:	4419      	add	r1, r3
1a0019a4:	f811 3c04 	ldrb.w	r3, [r1, #-4]
1a0019a8:	4418      	add	r0, r3
1a0019aa:	b2c0      	uxtb	r0, r0
1a0019ac:	3801      	subs	r0, #1
1a0019ae:	b2c0      	uxtb	r0, r0
1a0019b0:	f7ff ffbc 	bl	1a00192c <lcdCommand>
   lcdDelay_us( LCD_HIGH_WAIT_US );      // Wait
1a0019b4:	2064      	movs	r0, #100	; 0x64
1a0019b6:	2100      	movs	r1, #0
1a0019b8:	f7ff fefe 	bl	1a0017b8 <delayInaccurateUs>
}
1a0019bc:	b003      	add	sp, #12
1a0019be:	f85d fb04 	ldr.w	pc, [sp], #4
1a0019c2:	bf00      	nop
1a0019c4:	1a005070 	.word	0x1a005070

1a0019c8 <lcdClear>:

void lcdClear( void )
{
1a0019c8:	b508      	push	{r3, lr}
   lcdCommand( 0x01 );                   // Command 0x01 for clear LCD
1a0019ca:	2001      	movs	r0, #1
1a0019cc:	f7ff ffae 	bl	1a00192c <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS);    // Wait
1a0019d0:	2003      	movs	r0, #3
1a0019d2:	2100      	movs	r1, #0
1a0019d4:	f7ff ff24 	bl	1a001820 <delay>
}
1a0019d8:	bd08      	pop	{r3, pc}

1a0019da <lcdSendStringRaw>:

void lcdSendStringRaw( char* str )
{
1a0019da:	b538      	push	{r3, r4, r5, lr}
1a0019dc:	4605      	mov	r5, r0
   uint8_t i = 0;
1a0019de:	2400      	movs	r4, #0
   while( str[i] != 0 ) {
1a0019e0:	e003      	b.n	1a0019ea <lcdSendStringRaw+0x10>
      lcdData( str[i] );
1a0019e2:	f7ff ffbf 	bl	1a001964 <lcdData>
      i++;
1a0019e6:	3401      	adds	r4, #1
1a0019e8:	b2e4      	uxtb	r4, r4
   while( str[i] != 0 ) {
1a0019ea:	5d28      	ldrb	r0, [r5, r4]
1a0019ec:	2800      	cmp	r0, #0
1a0019ee:	d1f8      	bne.n	1a0019e2 <lcdSendStringRaw+0x8>
   }
}
1a0019f0:	bd38      	pop	{r3, r4, r5, pc}
1a0019f2:	Address 0x1a0019f2 is out of bounds.


1a0019f4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0019f4:	2300      	movs	r3, #0
1a0019f6:	2b1c      	cmp	r3, #28
1a0019f8:	d812      	bhi.n	1a001a20 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0019fa:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0019fc:	4a09      	ldr	r2, [pc, #36]	; (1a001a24 <Board_SetupMuxing+0x30>)
1a0019fe:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001a02:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a001a06:	784a      	ldrb	r2, [r1, #1]
1a001a08:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001a0a:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001a0e:	4906      	ldr	r1, [pc, #24]	; (1a001a28 <Board_SetupMuxing+0x34>)
1a001a10:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001a14:	3301      	adds	r3, #1
1a001a16:	2b1c      	cmp	r3, #28
1a001a18:	d9f0      	bls.n	1a0019fc <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a001a1a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001a1e:	4770      	bx	lr
1a001a20:	4770      	bx	lr
1a001a22:	bf00      	nop
1a001a24:	1a005078 	.word	0x1a005078
1a001a28:	40086000 	.word	0x40086000

1a001a2c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a001a2c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a001a2e:	4a17      	ldr	r2, [pc, #92]	; (1a001a8c <Board_SetupClocking+0x60>)
1a001a30:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001a34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001a38:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001a3c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001a40:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001a44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001a48:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001a4c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001a50:	2201      	movs	r2, #1
1a001a52:	490f      	ldr	r1, [pc, #60]	; (1a001a90 <Board_SetupClocking+0x64>)
1a001a54:	2006      	movs	r0, #6
1a001a56:	f000 fa2b 	bl	1a001eb0 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001a5a:	2400      	movs	r4, #0
1a001a5c:	b14c      	cbz	r4, 1a001a72 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001a5e:	4b0b      	ldr	r3, [pc, #44]	; (1a001a8c <Board_SetupClocking+0x60>)
1a001a60:	685a      	ldr	r2, [r3, #4]
1a001a62:	f022 020c 	bic.w	r2, r2, #12
1a001a66:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a001a68:	685a      	ldr	r2, [r3, #4]
1a001a6a:	f042 0203 	orr.w	r2, r2, #3
1a001a6e:	605a      	str	r2, [r3, #4]
}
1a001a70:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a001a72:	4808      	ldr	r0, [pc, #32]	; (1a001a94 <Board_SetupClocking+0x68>)
1a001a74:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001a78:	2301      	movs	r3, #1
1a001a7a:	788a      	ldrb	r2, [r1, #2]
1a001a7c:	7849      	ldrb	r1, [r1, #1]
1a001a7e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001a82:	f000 fce3 	bl	1a00244c <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a001a86:	3401      	adds	r4, #1
1a001a88:	e7e8      	b.n	1a001a5c <Board_SetupClocking+0x30>
1a001a8a:	bf00      	nop
1a001a8c:	40043000 	.word	0x40043000
1a001a90:	0c28cb00 	.word	0x0c28cb00
1a001a94:	1a005074 	.word	0x1a005074

1a001a98 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a001a98:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a001a9a:	f7ff ffab 	bl	1a0019f4 <Board_SetupMuxing>
    Board_SetupClocking();
1a001a9e:	f7ff ffc5 	bl	1a001a2c <Board_SetupClocking>
}
1a001aa2:	bd08      	pop	{r3, pc}

1a001aa4 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a001aa4:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a001aa6:	4a04      	ldr	r2, [pc, #16]	; (1a001ab8 <SystemInit+0x14>)
1a001aa8:	4b04      	ldr	r3, [pc, #16]	; (1a001abc <SystemInit+0x18>)
1a001aaa:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a001aac:	f000 f94a 	bl	1a001d44 <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a001ab0:	f7ff fff2 	bl	1a001a98 <Board_SystemInit>
}
1a001ab4:	bd08      	pop	{r3, pc}
1a001ab6:	bf00      	nop
1a001ab8:	1a000000 	.word	0x1a000000
1a001abc:	e000ed08 	.word	0xe000ed08

1a001ac0 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001ac0:	2200      	movs	r2, #0
1a001ac2:	2a05      	cmp	r2, #5
1a001ac4:	d819      	bhi.n	1a001afa <Board_LED_Init+0x3a>
{
1a001ac6:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a001ac8:	490c      	ldr	r1, [pc, #48]	; (1a001afc <Board_LED_Init+0x3c>)
1a001aca:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a001ace:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a001ad2:	784c      	ldrb	r4, [r1, #1]
	pGPIO->DIR[port] |= 1UL << pin;
1a001ad4:	4b0a      	ldr	r3, [pc, #40]	; (1a001b00 <Board_LED_Init+0x40>)
1a001ad6:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a001ada:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a001ade:	2001      	movs	r0, #1
1a001ae0:	40a0      	lsls	r0, r4
1a001ae2:	4301      	orrs	r1, r0
1a001ae4:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a001ae8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a001aec:	2100      	movs	r1, #0
1a001aee:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001af0:	3201      	adds	r2, #1
1a001af2:	2a05      	cmp	r2, #5
1a001af4:	d9e8      	bls.n	1a001ac8 <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a001af6:	bc70      	pop	{r4, r5, r6}
1a001af8:	4770      	bx	lr
1a001afa:	4770      	bx	lr
1a001afc:	1a0050f8 	.word	0x1a0050f8
1a001b00:	400f4000 	.word	0x400f4000

1a001b04 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001b04:	2300      	movs	r3, #0
1a001b06:	2b03      	cmp	r3, #3
1a001b08:	d816      	bhi.n	1a001b38 <Board_TEC_Init+0x34>
{
1a001b0a:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001b0c:	490b      	ldr	r1, [pc, #44]	; (1a001b3c <Board_TEC_Init+0x38>)
1a001b0e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001b12:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a001b16:	784d      	ldrb	r5, [r1, #1]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a001b18:	4c09      	ldr	r4, [pc, #36]	; (1a001b40 <Board_TEC_Init+0x3c>)
1a001b1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001b1e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001b22:	2001      	movs	r0, #1
1a001b24:	40a8      	lsls	r0, r5
1a001b26:	ea21 0100 	bic.w	r1, r1, r0
1a001b2a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001b2e:	3301      	adds	r3, #1
1a001b30:	2b03      	cmp	r3, #3
1a001b32:	d9eb      	bls.n	1a001b0c <Board_TEC_Init+0x8>
    }
}
1a001b34:	bc30      	pop	{r4, r5}
1a001b36:	4770      	bx	lr
1a001b38:	4770      	bx	lr
1a001b3a:	bf00      	nop
1a001b3c:	1a0050f0 	.word	0x1a0050f0
1a001b40:	400f4000 	.word	0x400f4000

1a001b44 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001b44:	2300      	movs	r3, #0
1a001b46:	2b08      	cmp	r3, #8
1a001b48:	d816      	bhi.n	1a001b78 <Board_GPIO_Init+0x34>
{
1a001b4a:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001b4c:	490b      	ldr	r1, [pc, #44]	; (1a001b7c <Board_GPIO_Init+0x38>)
1a001b4e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a001b52:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a001b56:	784d      	ldrb	r5, [r1, #1]
1a001b58:	4c09      	ldr	r4, [pc, #36]	; (1a001b80 <Board_GPIO_Init+0x3c>)
1a001b5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001b5e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a001b62:	2001      	movs	r0, #1
1a001b64:	40a8      	lsls	r0, r5
1a001b66:	ea21 0100 	bic.w	r1, r1, r0
1a001b6a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001b6e:	3301      	adds	r3, #1
1a001b70:	2b08      	cmp	r3, #8
1a001b72:	d9eb      	bls.n	1a001b4c <Board_GPIO_Init+0x8>
    }
}
1a001b74:	bc30      	pop	{r4, r5}
1a001b76:	4770      	bx	lr
1a001b78:	4770      	bx	lr
1a001b7a:	bf00      	nop
1a001b7c:	1a005104 	.word	0x1a005104
1a001b80:	400f4000 	.word	0x400f4000

1a001b84 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a001b84:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a001b86:	4c0b      	ldr	r4, [pc, #44]	; (1a001bb4 <Board_SPI_Init+0x30>)
1a001b88:	4620      	mov	r0, r4
1a001b8a:	f000 f8a7 	bl	1a001cdc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001b8e:	6863      	ldr	r3, [r4, #4]
1a001b90:	f023 0304 	bic.w	r3, r3, #4
1a001b94:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001b96:	6823      	ldr	r3, [r4, #0]
1a001b98:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001b9c:	f043 0307 	orr.w	r3, r3, #7
1a001ba0:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a001ba2:	4905      	ldr	r1, [pc, #20]	; (1a001bb8 <Board_SPI_Init+0x34>)
1a001ba4:	4620      	mov	r0, r4
1a001ba6:	f000 f87a 	bl	1a001c9e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a001baa:	6863      	ldr	r3, [r4, #4]
1a001bac:	f043 0302 	orr.w	r3, r3, #2
1a001bb0:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a001bb2:	bd10      	pop	{r4, pc}
1a001bb4:	400c5000 	.word	0x400c5000
1a001bb8:	000186a0 	.word	0x000186a0

1a001bbc <Board_I2C_Init>:
{
1a001bbc:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a001bbe:	2000      	movs	r0, #0
1a001bc0:	f000 fdd6 	bl	1a002770 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a001bc4:	4b04      	ldr	r3, [pc, #16]	; (1a001bd8 <Board_I2C_Init+0x1c>)
1a001bc6:	f640 0208 	movw	r2, #2056	; 0x808
1a001bca:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a001bce:	4903      	ldr	r1, [pc, #12]	; (1a001bdc <Board_I2C_Init+0x20>)
1a001bd0:	2000      	movs	r0, #0
1a001bd2:	f000 fddf 	bl	1a002794 <Chip_I2C_SetClockRate>
}
1a001bd6:	bd08      	pop	{r3, pc}
1a001bd8:	40086000 	.word	0x40086000
1a001bdc:	000f4240 	.word	0x000f4240

1a001be0 <Board_ADC_Init>:


static void Board_ADC_Init()
{
1a001be0:	b510      	push	{r4, lr}
1a001be2:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a001be4:	4c08      	ldr	r4, [pc, #32]	; (1a001c08 <Board_ADC_Init+0x28>)
1a001be6:	4669      	mov	r1, sp
1a001be8:	4620      	mov	r0, r4
1a001bea:	f000 f921 	bl	1a001e30 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a001bee:	4a07      	ldr	r2, [pc, #28]	; (1a001c0c <Board_ADC_Init+0x2c>)
1a001bf0:	4669      	mov	r1, sp
1a001bf2:	4620      	mov	r0, r4
1a001bf4:	f000 f93c 	bl	1a001e70 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a001bf8:	2200      	movs	r2, #0
1a001bfa:	4669      	mov	r1, sp
1a001bfc:	4620      	mov	r0, r4
1a001bfe:	f000 f950 	bl	1a001ea2 <Chip_ADC_SetResolution>
}
1a001c02:	b002      	add	sp, #8
1a001c04:	bd10      	pop	{r4, pc}
1a001c06:	bf00      	nop
1a001c08:	400e3000 	.word	0x400e3000
1a001c0c:	00061a80 	.word	0x00061a80

1a001c10 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a001c10:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a001c12:	4c07      	ldr	r4, [pc, #28]	; (1a001c30 <Board_Debug_Init+0x20>)
1a001c14:	4620      	mov	r0, r4
1a001c16:	f000 fcdd 	bl	1a0025d4 <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a001c1a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001c1e:	4620      	mov	r0, r4
1a001c20:	f000 fd22 	bl	1a002668 <Chip_UART_SetBaudFDR>
	pUART->LCR = config;
1a001c24:	2303      	movs	r3, #3
1a001c26:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a001c28:	2301      	movs	r3, #1
1a001c2a:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a001c2c:	bd10      	pop	{r4, pc}
1a001c2e:	bf00      	nop
1a001c30:	400c1000 	.word	0x400c1000

1a001c34 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a001c34:	b508      	push	{r3, lr}
   DEBUGINIT();
1a001c36:	f7ff ffeb 	bl	1a001c10 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a001c3a:	4808      	ldr	r0, [pc, #32]	; (1a001c5c <Board_Init+0x28>)
1a001c3c:	f000 f86a 	bl	1a001d14 <Chip_GPIO_Init>

   Board_LED_Init();
1a001c40:	f7ff ff3e 	bl	1a001ac0 <Board_LED_Init>
   Board_TEC_Init();
1a001c44:	f7ff ff5e 	bl	1a001b04 <Board_TEC_Init>
   Board_SPI_Init();
1a001c48:	f7ff ff9c 	bl	1a001b84 <Board_SPI_Init>
   Board_GPIO_Init();
1a001c4c:	f7ff ff7a 	bl	1a001b44 <Board_GPIO_Init>
   Board_I2C_Init();
1a001c50:	f7ff ffb4 	bl	1a001bbc <Board_I2C_Init>
   Board_ADC_Init();
1a001c54:	f7ff ffc4 	bl	1a001be0 <Board_ADC_Init>

   #ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
   #endif
}
1a001c58:	bd08      	pop	{r3, pc}
1a001c5a:	bf00      	nop
1a001c5c:	400f4000 	.word	0x400f4000

1a001c60 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001c60:	4b03      	ldr	r3, [pc, #12]	; (1a001c70 <Chip_SSP_GetClockIndex+0x10>)
1a001c62:	4298      	cmp	r0, r3
1a001c64:	d001      	beq.n	1a001c6a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a001c66:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001c68:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a001c6a:	20a5      	movs	r0, #165	; 0xa5
1a001c6c:	4770      	bx	lr
1a001c6e:	bf00      	nop
1a001c70:	400c5000 	.word	0x400c5000

1a001c74 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001c74:	4b04      	ldr	r3, [pc, #16]	; (1a001c88 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a001c76:	4298      	cmp	r0, r3
1a001c78:	d002      	beq.n	1a001c80 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a001c7a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a001c7e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a001c80:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a001c84:	4770      	bx	lr
1a001c86:	bf00      	nop
1a001c88:	400c5000 	.word	0x400c5000

1a001c8c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001c8c:	6803      	ldr	r3, [r0, #0]
1a001c8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a001c92:	0209      	lsls	r1, r1, #8
1a001c94:	b289      	uxth	r1, r1
1a001c96:	4319      	orrs	r1, r3
1a001c98:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a001c9a:	6102      	str	r2, [r0, #16]
}
1a001c9c:	4770      	bx	lr

1a001c9e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001c9e:	b570      	push	{r4, r5, r6, lr}
1a001ca0:	4606      	mov	r6, r0
1a001ca2:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001ca4:	f7ff ffe6 	bl	1a001c74 <Chip_SSP_GetPeriphClockIndex>
1a001ca8:	f000 fc4e 	bl	1a002548 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001cac:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a001cae:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a001cb2:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a001cb4:	e000      	b.n	1a001cb8 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a001cb6:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a001cb8:	42ab      	cmp	r3, r5
1a001cba:	d90b      	bls.n	1a001cd4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001cbc:	1c4c      	adds	r4, r1, #1
1a001cbe:	fb02 f304 	mul.w	r3, r2, r4
1a001cc2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a001cc6:	429d      	cmp	r5, r3
1a001cc8:	d2f6      	bcs.n	1a001cb8 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a001cca:	2cff      	cmp	r4, #255	; 0xff
1a001ccc:	d9f3      	bls.n	1a001cb6 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001cce:	3202      	adds	r2, #2
				cr0_div = 0;
1a001cd0:	2100      	movs	r1, #0
1a001cd2:	e7f1      	b.n	1a001cb8 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a001cd4:	4630      	mov	r0, r6
1a001cd6:	f7ff ffd9 	bl	1a001c8c <Chip_SSP_SetClockRate>
}
1a001cda:	bd70      	pop	{r4, r5, r6, pc}

1a001cdc <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001cdc:	b510      	push	{r4, lr}
1a001cde:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001ce0:	f7ff ffbe 	bl	1a001c60 <Chip_SSP_GetClockIndex>
1a001ce4:	f000 fc16 	bl	1a002514 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001ce8:	4620      	mov	r0, r4
1a001cea:	f7ff ffc3 	bl	1a001c74 <Chip_SSP_GetPeriphClockIndex>
1a001cee:	f000 fc11 	bl	1a002514 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a001cf2:	6863      	ldr	r3, [r4, #4]
1a001cf4:	f023 0304 	bic.w	r3, r3, #4
1a001cf8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001cfa:	6823      	ldr	r3, [r4, #0]
1a001cfc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001d00:	f043 0307 	orr.w	r3, r3, #7
1a001d04:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a001d06:	4902      	ldr	r1, [pc, #8]	; (1a001d10 <Chip_SSP_Init+0x34>)
1a001d08:	4620      	mov	r0, r4
1a001d0a:	f7ff ffc8 	bl	1a001c9e <Chip_SSP_SetBitRate>
}
1a001d0e:	bd10      	pop	{r4, pc}
1a001d10:	000186a0 	.word	0x000186a0

1a001d14 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a001d14:	4770      	bx	lr

1a001d16 <Chip_RTC_GetFullTime>:
	pRTC->CCR = ccr_val;
}

/* Get full time from the RTC peripheral */
void Chip_RTC_GetFullTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime)
{
1a001d16:	b410      	push	{r4}
	RTC_TIMEINDEX_T i;
	uint32_t secs = 0xFF;
1a001d18:	24ff      	movs	r4, #255	; 0xff

	/* Read full time, but verify second tick didn't change during the read. If
	   it did, re-read the time again so it will be consistent across all fields. */
	while (secs != pRTC->TIME[RTC_TIMETYPE_SECOND]) {
1a001d1a:	e009      	b.n	1a001d30 <Chip_RTC_GetFullTime+0x1a>
		secs = pFullTime->time[RTC_TIMETYPE_SECOND] = pRTC->TIME[RTC_TIMETYPE_SECOND];
		for (i = RTC_TIMETYPE_MINUTE; i < RTC_TIMETYPE_LAST; i++) {
			pFullTime->time[i] = pRTC->TIME[i];
1a001d1c:	f103 0208 	add.w	r2, r3, #8
1a001d20:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
1a001d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (i = RTC_TIMETYPE_MINUTE; i < RTC_TIMETYPE_LAST; i++) {
1a001d28:	3301      	adds	r3, #1
1a001d2a:	b2db      	uxtb	r3, r3
1a001d2c:	2b07      	cmp	r3, #7
1a001d2e:	d9f5      	bls.n	1a001d1c <Chip_RTC_GetFullTime+0x6>
	while (secs != pRTC->TIME[RTC_TIMETYPE_SECOND]) {
1a001d30:	6a03      	ldr	r3, [r0, #32]
1a001d32:	42a3      	cmp	r3, r4
1a001d34:	d003      	beq.n	1a001d3e <Chip_RTC_GetFullTime+0x28>
		secs = pFullTime->time[RTC_TIMETYPE_SECOND] = pRTC->TIME[RTC_TIMETYPE_SECOND];
1a001d36:	6a04      	ldr	r4, [r0, #32]
1a001d38:	600c      	str	r4, [r1, #0]
		for (i = RTC_TIMETYPE_MINUTE; i < RTC_TIMETYPE_LAST; i++) {
1a001d3a:	2301      	movs	r3, #1
1a001d3c:	e7f6      	b.n	1a001d2c <Chip_RTC_GetFullTime+0x16>
		}
	}
}
1a001d3e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001d42:	4770      	bx	lr

1a001d44 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a001d44:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a001d46:	4b0f      	ldr	r3, [pc, #60]	; (1a001d84 <fpuInit+0x40>)
1a001d48:	681b      	ldr	r3, [r3, #0]
1a001d4a:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a001d4c:	4b0e      	ldr	r3, [pc, #56]	; (1a001d88 <fpuInit+0x44>)
1a001d4e:	681b      	ldr	r3, [r3, #0]
1a001d50:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001d52:	9a02      	ldr	r2, [sp, #8]
1a001d54:	4b0d      	ldr	r3, [pc, #52]	; (1a001d8c <fpuInit+0x48>)
1a001d56:	429a      	cmp	r2, r3
1a001d58:	d00c      	beq.n	1a001d74 <fpuInit+0x30>
1a001d5a:	2300      	movs	r3, #0

	if (vfpPresent) {
1a001d5c:	b143      	cbz	r3, 1a001d70 <fpuInit+0x2c>
		Cpacr = *regCpacr;
1a001d5e:	4a0c      	ldr	r2, [pc, #48]	; (1a001d90 <fpuInit+0x4c>)
1a001d60:	6813      	ldr	r3, [r2, #0]
1a001d62:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a001d64:	9b03      	ldr	r3, [sp, #12]
1a001d66:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001d6a:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a001d6c:	9b03      	ldr	r3, [sp, #12]
1a001d6e:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001d70:	b004      	add	sp, #16
1a001d72:	4770      	bx	lr
	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001d74:	9a01      	ldr	r2, [sp, #4]
1a001d76:	4b07      	ldr	r3, [pc, #28]	; (1a001d94 <fpuInit+0x50>)
1a001d78:	429a      	cmp	r2, r3
1a001d7a:	d001      	beq.n	1a001d80 <fpuInit+0x3c>
1a001d7c:	2300      	movs	r3, #0
1a001d7e:	e7ed      	b.n	1a001d5c <fpuInit+0x18>
1a001d80:	2301      	movs	r3, #1
1a001d82:	e7eb      	b.n	1a001d5c <fpuInit+0x18>
1a001d84:	e000ef40 	.word	0xe000ef40
1a001d88:	e000ef44 	.word	0xe000ef44
1a001d8c:	10110021 	.word	0x10110021
1a001d90:	e000ed88 	.word	0xe000ed88
1a001d94:	11000011 	.word	0x11000011

1a001d98 <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a001d98:	4b09      	ldr	r3, [pc, #36]	; (1a001dc0 <Chip_TIMER_GetClockIndex+0x28>)
1a001d9a:	4298      	cmp	r0, r3
1a001d9c:	d00b      	beq.n	1a001db6 <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a001d9e:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a001da2:	4298      	cmp	r0, r3
1a001da4:	d009      	beq.n	1a001dba <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a001da6:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a001daa:	4298      	cmp	r0, r3
1a001dac:	d001      	beq.n	1a001db2 <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a001dae:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a001db0:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER1;
1a001db2:	2085      	movs	r0, #133	; 0x85
1a001db4:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER3;
1a001db6:	20a4      	movs	r0, #164	; 0xa4
1a001db8:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER2;
1a001dba:	20a3      	movs	r0, #163	; 0xa3
1a001dbc:	4770      	bx	lr
1a001dbe:	bf00      	nop
1a001dc0:	400c4000 	.word	0x400c4000

1a001dc4 <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a001dc4:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a001dc6:	f7ff ffe7 	bl	1a001d98 <Chip_TIMER_GetClockIndex>
1a001dca:	f000 fba3 	bl	1a002514 <Chip_Clock_Enable>
}
1a001dce:	bd08      	pop	{r3, pc}

1a001dd0 <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a001dd0:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a001dd2:	2300      	movs	r3, #0
1a001dd4:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a001dd6:	2301      	movs	r3, #1
1a001dd8:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a001dda:	2302      	movs	r3, #2
1a001ddc:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a001dde:	6883      	ldr	r3, [r0, #8]
1a001de0:	2b00      	cmp	r3, #0
1a001de2:	d1fc      	bne.n	1a001dde <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a001de4:	6042      	str	r2, [r0, #4]
}
1a001de6:	4770      	bx	lr

1a001de8 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a001de8:	4b03      	ldr	r3, [pc, #12]	; (1a001df8 <Chip_ADC_GetClockIndex+0x10>)
1a001dea:	4298      	cmp	r0, r3
1a001dec:	d001      	beq.n	1a001df2 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a001dee:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001df0:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a001df2:	2004      	movs	r0, #4
1a001df4:	4770      	bx	lr
1a001df6:	bf00      	nop
1a001df8:	400e4000 	.word	0x400e4000

1a001dfc <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a001dfc:	b570      	push	{r4, r5, r6, lr}
1a001dfe:	460d      	mov	r5, r1
1a001e00:	4614      	mov	r4, r2
1a001e02:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a001e04:	f7ff fff0 	bl	1a001de8 <Chip_ADC_GetClockIndex>
1a001e08:	f000 fb9e 	bl	1a002548 <Chip_Clock_GetRate>
	if (burstMode) {
1a001e0c:	b965      	cbnz	r5, 1a001e28 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a001e0e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001e12:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a001e16:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a001e1a:	0064      	lsls	r4, r4, #1
1a001e1c:	fbb0 f0f4 	udiv	r0, r0, r4
1a001e20:	b2c0      	uxtb	r0, r0
1a001e22:	3801      	subs	r0, #1
	return div;
}
1a001e24:	b2c0      	uxtb	r0, r0
1a001e26:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a001e28:	fb04 f406 	mul.w	r4, r4, r6
1a001e2c:	e7f3      	b.n	1a001e16 <getClkDiv+0x1a>
1a001e2e:	Address 0x1a001e2e is out of bounds.


1a001e30 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a001e30:	b538      	push	{r3, r4, r5, lr}
1a001e32:	4605      	mov	r5, r0
1a001e34:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a001e36:	f7ff ffd7 	bl	1a001de8 <Chip_ADC_GetClockIndex>
1a001e3a:	2301      	movs	r3, #1
1a001e3c:	461a      	mov	r2, r3
1a001e3e:	4619      	mov	r1, r3
1a001e40:	f000 fb4a 	bl	1a0024d8 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a001e44:	2100      	movs	r1, #0
1a001e46:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a001e48:	4a08      	ldr	r2, [pc, #32]	; (1a001e6c <Chip_ADC_Init+0x3c>)
1a001e4a:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a001e4c:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a001e4e:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a001e50:	230b      	movs	r3, #11
1a001e52:	4628      	mov	r0, r5
1a001e54:	f7ff ffd2 	bl	1a001dfc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001e58:	0200      	lsls	r0, r0, #8
1a001e5a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001e5e:	7920      	ldrb	r0, [r4, #4]
1a001e60:	0440      	lsls	r0, r0, #17
1a001e62:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001e66:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a001e68:	6028      	str	r0, [r5, #0]
}
1a001e6a:	bd38      	pop	{r3, r4, r5, pc}
1a001e6c:	00061a80 	.word	0x00061a80

1a001e70 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a001e70:	b570      	push	{r4, r5, r6, lr}
1a001e72:	4605      	mov	r5, r0
1a001e74:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001e76:	6804      	ldr	r4, [r0, #0]
1a001e78:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001e7c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001e80:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001e82:	790b      	ldrb	r3, [r1, #4]
1a001e84:	f1c3 030b 	rsb	r3, r3, #11
1a001e88:	b2db      	uxtb	r3, r3
1a001e8a:	7949      	ldrb	r1, [r1, #5]
1a001e8c:	f7ff ffb6 	bl	1a001dfc <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001e90:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001e94:	7930      	ldrb	r0, [r6, #4]
1a001e96:	0440      	lsls	r0, r0, #17
1a001e98:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001e9c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a001e9e:	6028      	str	r0, [r5, #0]
}
1a001ea0:	bd70      	pop	{r4, r5, r6, pc}

1a001ea2 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001ea2:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001ea4:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001ea6:	680a      	ldr	r2, [r1, #0]
1a001ea8:	f7ff ffe2 	bl	1a001e70 <Chip_ADC_SetSampleRate>
}
1a001eac:	bd08      	pop	{r3, pc}
1a001eae:	Address 0x1a001eae is out of bounds.


1a001eb0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001eb0:	b570      	push	{r4, r5, r6, lr}
1a001eb2:	b08a      	sub	sp, #40	; 0x28
1a001eb4:	4605      	mov	r5, r0
1a001eb6:	460e      	mov	r6, r1
1a001eb8:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001eba:	f242 7310 	movw	r3, #10000	; 0x2710
1a001ebe:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001ec0:	2806      	cmp	r0, #6
1a001ec2:	d018      	beq.n	1a001ef6 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001ec4:	2300      	movs	r3, #0
1a001ec6:	2201      	movs	r2, #1
1a001ec8:	4629      	mov	r1, r5
1a001eca:	2004      	movs	r0, #4
1a001ecc:	f000 fabe 	bl	1a00244c <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001ed0:	4a49      	ldr	r2, [pc, #292]	; (1a001ff8 <Chip_SetupCoreClock+0x148>)
1a001ed2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001ed4:	f043 0301 	orr.w	r3, r3, #1
1a001ed8:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001eda:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001ede:	a901      	add	r1, sp, #4
1a001ee0:	4630      	mov	r0, r6
1a001ee2:	f000 fa2b 	bl	1a00233c <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001ee6:	4b45      	ldr	r3, [pc, #276]	; (1a001ffc <Chip_SetupCoreClock+0x14c>)
1a001ee8:	429e      	cmp	r6, r3
1a001eea:	d916      	bls.n	1a001f1a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001eec:	9b01      	ldr	r3, [sp, #4]
1a001eee:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001ef2:	d003      	beq.n	1a001efc <Chip_SetupCoreClock+0x4c>
1a001ef4:	e7fe      	b.n	1a001ef4 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a001ef6:	f000 f983 	bl	1a002200 <Chip_Clock_EnableCrystal>
1a001efa:	e7e3      	b.n	1a001ec4 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a001efc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001f00:	d005      	beq.n	1a001f0e <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001f02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001f06:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a001f08:	2500      	movs	r5, #0
			direct = 1;
1a001f0a:	2601      	movs	r6, #1
1a001f0c:	e007      	b.n	1a001f1e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a001f0e:	9b04      	ldr	r3, [sp, #16]
1a001f10:	3301      	adds	r3, #1
1a001f12:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001f14:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a001f16:	2600      	movs	r6, #0
1a001f18:	e001      	b.n	1a001f1e <Chip_SetupCoreClock+0x6e>
1a001f1a:	2500      	movs	r5, #0
1a001f1c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001f1e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001f22:	9b01      	ldr	r3, [sp, #4]
1a001f24:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001f28:	9a05      	ldr	r2, [sp, #20]
1a001f2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001f2e:	9a03      	ldr	r2, [sp, #12]
1a001f30:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001f34:	9a04      	ldr	r2, [sp, #16]
1a001f36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001f3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001f3e:	4a2e      	ldr	r2, [pc, #184]	; (1a001ff8 <Chip_SetupCoreClock+0x148>)
1a001f40:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001f42:	4b2d      	ldr	r3, [pc, #180]	; (1a001ff8 <Chip_SetupCoreClock+0x148>)
1a001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001f46:	f013 0f01 	tst.w	r3, #1
1a001f4a:	d0fa      	beq.n	1a001f42 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001f4c:	2300      	movs	r3, #0
1a001f4e:	2201      	movs	r2, #1
1a001f50:	2109      	movs	r1, #9
1a001f52:	2004      	movs	r0, #4
1a001f54:	f000 fa7a 	bl	1a00244c <Chip_Clock_SetBaseClock>

	if (direct) {
1a001f58:	b1fe      	cbz	r6, 1a001f9a <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001f5a:	f242 7310 	movw	r3, #10000	; 0x2710
1a001f5e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001f60:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001f62:	1e5a      	subs	r2, r3, #1
1a001f64:	9209      	str	r2, [sp, #36]	; 0x24
1a001f66:	2b00      	cmp	r3, #0
1a001f68:	d1fa      	bne.n	1a001f60 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a001f6a:	9b01      	ldr	r3, [sp, #4]
1a001f6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001f70:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001f72:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001f76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001f7a:	9a05      	ldr	r2, [sp, #20]
1a001f7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001f80:	9a03      	ldr	r2, [sp, #12]
1a001f82:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001f86:	9a04      	ldr	r2, [sp, #16]
1a001f88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001f8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001f90:	4a19      	ldr	r2, [pc, #100]	; (1a001ff8 <Chip_SetupCoreClock+0x148>)
1a001f92:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001f94:	b36c      	cbz	r4, 1a001ff2 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001f96:	2400      	movs	r4, #0
1a001f98:	e029      	b.n	1a001fee <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a001f9a:	2d00      	cmp	r5, #0
1a001f9c:	d0fa      	beq.n	1a001f94 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001f9e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001fa2:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001fa6:	1e5a      	subs	r2, r3, #1
1a001fa8:	9209      	str	r2, [sp, #36]	; 0x24
1a001faa:	2b00      	cmp	r3, #0
1a001fac:	d1fa      	bne.n	1a001fa4 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a001fae:	9b04      	ldr	r3, [sp, #16]
1a001fb0:	1e5a      	subs	r2, r3, #1
1a001fb2:	9204      	str	r2, [sp, #16]
1a001fb4:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001fb8:	9b01      	ldr	r3, [sp, #4]
1a001fba:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a001fbe:	9905      	ldr	r1, [sp, #20]
1a001fc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001fc4:	9903      	ldr	r1, [sp, #12]
1a001fc6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a001fca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001fce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001fd2:	4a09      	ldr	r2, [pc, #36]	; (1a001ff8 <Chip_SetupCoreClock+0x148>)
1a001fd4:	6453      	str	r3, [r2, #68]	; 0x44
1a001fd6:	e7dd      	b.n	1a001f94 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001fd8:	4809      	ldr	r0, [pc, #36]	; (1a002000 <Chip_SetupCoreClock+0x150>)
1a001fda:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001fde:	78cb      	ldrb	r3, [r1, #3]
1a001fe0:	788a      	ldrb	r2, [r1, #2]
1a001fe2:	7849      	ldrb	r1, [r1, #1]
1a001fe4:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001fe8:	f000 fa30 	bl	1a00244c <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001fec:	3401      	adds	r4, #1
1a001fee:	2c11      	cmp	r4, #17
1a001ff0:	d9f2      	bls.n	1a001fd8 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001ff2:	b00a      	add	sp, #40	; 0x28
1a001ff4:	bd70      	pop	{r4, r5, r6, pc}
1a001ff6:	bf00      	nop
1a001ff8:	40050000 	.word	0x40050000
1a001ffc:	068e7780 	.word	0x068e7780
1a002000:	1a00511c 	.word	0x1a00511c

1a002004 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002004:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002006:	680b      	ldr	r3, [r1, #0]
1a002008:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00200c:	d002      	beq.n	1a002014 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a00200e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002012:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002014:	4607      	mov	r7, r0
1a002016:	2501      	movs	r5, #1
1a002018:	e03b      	b.n	1a002092 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a00201a:	694b      	ldr	r3, [r1, #20]
1a00201c:	fb03 f302 	mul.w	r3, r3, r2
1a002020:	fbb3 f3f5 	udiv	r3, r3, r5
1a002024:	e014      	b.n	1a002050 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002026:	461c      	mov	r4, r3
1a002028:	e020      	b.n	1a00206c <pll_calc_divs+0x68>
		return -val;
1a00202a:	f1cc 0c00 	rsb	ip, ip, #0
1a00202e:	e020      	b.n	1a002072 <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a002030:	3201      	adds	r2, #1
1a002032:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002036:	dc26      	bgt.n	1a002086 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a002038:	680c      	ldr	r4, [r1, #0]
1a00203a:	f014 0f40 	tst.w	r4, #64	; 0x40
1a00203e:	d0ec      	beq.n	1a00201a <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002040:	1c73      	adds	r3, r6, #1
1a002042:	fa02 fc03 	lsl.w	ip, r2, r3
1a002046:	694b      	ldr	r3, [r1, #20]
1a002048:	fb03 f30c 	mul.w	r3, r3, ip
1a00204c:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002050:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a0020a0 <pll_calc_divs+0x9c>
1a002054:	4563      	cmp	r3, ip
1a002056:	d9eb      	bls.n	1a002030 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002058:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a0020a4 <pll_calc_divs+0xa0>
1a00205c:	4563      	cmp	r3, ip
1a00205e:	d812      	bhi.n	1a002086 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002060:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002064:	d1df      	bne.n	1a002026 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a002066:	1c74      	adds	r4, r6, #1
1a002068:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a00206c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002070:	d4db      	bmi.n	1a00202a <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002072:	4567      	cmp	r7, ip
1a002074:	d9dc      	bls.n	1a002030 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002076:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002078:	1c77      	adds	r7, r6, #1
1a00207a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00207c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00207e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002080:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002082:	4667      	mov	r7, ip
1a002084:	e7d4      	b.n	1a002030 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002086:	3601      	adds	r6, #1
1a002088:	2e03      	cmp	r6, #3
1a00208a:	dc01      	bgt.n	1a002090 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a00208c:	2201      	movs	r2, #1
1a00208e:	e7d0      	b.n	1a002032 <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002090:	3501      	adds	r5, #1
1a002092:	2d04      	cmp	r5, #4
1a002094:	dc01      	bgt.n	1a00209a <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a002096:	2600      	movs	r6, #0
1a002098:	e7f6      	b.n	1a002088 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a00209a:	bcf0      	pop	{r4, r5, r6, r7}
1a00209c:	4770      	bx	lr
1a00209e:	bf00      	nop
1a0020a0:	094c5eff 	.word	0x094c5eff
1a0020a4:	1312d000 	.word	0x1312d000

1a0020a8 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0020a8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0020aa:	b099      	sub	sp, #100	; 0x64
1a0020ac:	4605      	mov	r5, r0
1a0020ae:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0020b0:	225c      	movs	r2, #92	; 0x5c
1a0020b2:	2100      	movs	r1, #0
1a0020b4:	a801      	add	r0, sp, #4
1a0020b6:	f002 fb5d 	bl	1a004774 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0020ba:	2380      	movs	r3, #128	; 0x80
1a0020bc:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0020be:	6963      	ldr	r3, [r4, #20]
1a0020c0:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0020c2:	7923      	ldrb	r3, [r4, #4]
1a0020c4:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a0020c8:	4669      	mov	r1, sp
1a0020ca:	4628      	mov	r0, r5
1a0020cc:	f7ff ff9a 	bl	1a002004 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a0020d0:	9b06      	ldr	r3, [sp, #24]
1a0020d2:	42ab      	cmp	r3, r5
1a0020d4:	d027      	beq.n	1a002126 <pll_get_frac+0x7e>
	if (val < 0)
1a0020d6:	1aeb      	subs	r3, r5, r3
1a0020d8:	d42e      	bmi.n	1a002138 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a0020da:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a0020dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a0020de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0020e2:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a0020e4:	6963      	ldr	r3, [r4, #20]
1a0020e6:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a0020e8:	7923      	ldrb	r3, [r4, #4]
1a0020ea:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a0020ee:	a910      	add	r1, sp, #64	; 0x40
1a0020f0:	4628      	mov	r0, r5
1a0020f2:	f7ff ff87 	bl	1a002004 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a0020f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0020f8:	42ab      	cmp	r3, r5
1a0020fa:	d01f      	beq.n	1a00213c <pll_get_frac+0x94>
	if (val < 0)
1a0020fc:	1aeb      	subs	r3, r5, r3
1a0020fe:	d425      	bmi.n	1a00214c <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002100:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002102:	4b2b      	ldr	r3, [pc, #172]	; (1a0021b0 <pll_get_frac+0x108>)
1a002104:	429d      	cmp	r5, r3
1a002106:	d923      	bls.n	1a002150 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a00210a:	1aed      	subs	r5, r5, r3
1a00210c:	d433      	bmi.n	1a002176 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00210e:	42ae      	cmp	r6, r5
1a002110:	dc3b      	bgt.n	1a00218a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002112:	42be      	cmp	r6, r7
1a002114:	dc31      	bgt.n	1a00217a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002116:	466d      	mov	r5, sp
1a002118:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00211a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00211c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002120:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002124:	e006      	b.n	1a002134 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002126:	466d      	mov	r5, sp
1a002128:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00212a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00212c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002130:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002134:	b019      	add	sp, #100	; 0x64
1a002136:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002138:	425b      	negs	r3, r3
1a00213a:	e7ce      	b.n	1a0020da <pll_get_frac+0x32>
		*ppll = pll[2];
1a00213c:	ad10      	add	r5, sp, #64	; 0x40
1a00213e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002142:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002146:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a00214a:	e7f3      	b.n	1a002134 <pll_get_frac+0x8c>
		return -val;
1a00214c:	425b      	negs	r3, r3
1a00214e:	e7d7      	b.n	1a002100 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002150:	2340      	movs	r3, #64	; 0x40
1a002152:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002154:	6963      	ldr	r3, [r4, #20]
1a002156:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002158:	a908      	add	r1, sp, #32
1a00215a:	4628      	mov	r0, r5
1a00215c:	f7ff ff52 	bl	1a002004 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002162:	42ab      	cmp	r3, r5
1a002164:	d1d0      	bne.n	1a002108 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002166:	ad08      	add	r5, sp, #32
1a002168:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00216a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00216c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002170:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002174:	e7de      	b.n	1a002134 <pll_get_frac+0x8c>
		return -val;
1a002176:	426d      	negs	r5, r5
1a002178:	e7c9      	b.n	1a00210e <pll_get_frac+0x66>
			*ppll = pll[2];
1a00217a:	ad10      	add	r5, sp, #64	; 0x40
1a00217c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00217e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002180:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002188:	e7d4      	b.n	1a002134 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00218a:	42af      	cmp	r7, r5
1a00218c:	db07      	blt.n	1a00219e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00218e:	ad08      	add	r5, sp, #32
1a002190:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002194:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002198:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00219c:	e7ca      	b.n	1a002134 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00219e:	ad10      	add	r5, sp, #64	; 0x40
1a0021a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0021a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0021a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0021a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0021ac:	e7c2      	b.n	1a002134 <pll_get_frac+0x8c>
1a0021ae:	bf00      	nop
1a0021b0:	068e7780 	.word	0x068e7780

1a0021b4 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0021b4:	b430      	push	{r4, r5}
1a0021b6:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0021b8:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0021ba:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0021bc:	e000      	b.n	1a0021c0 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0021be:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0021c0:	281c      	cmp	r0, #28
1a0021c2:	d118      	bne.n	1a0021f6 <Chip_Clock_FindBaseClock+0x42>
1a0021c4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0021c8:	0051      	lsls	r1, r2, #1
1a0021ca:	4a0c      	ldr	r2, [pc, #48]	; (1a0021fc <Chip_Clock_FindBaseClock+0x48>)
1a0021cc:	440a      	add	r2, r1
1a0021ce:	7914      	ldrb	r4, [r2, #4]
1a0021d0:	4284      	cmp	r4, r0
1a0021d2:	d010      	beq.n	1a0021f6 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a0021d4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a0021d8:	004a      	lsls	r2, r1, #1
1a0021da:	4908      	ldr	r1, [pc, #32]	; (1a0021fc <Chip_Clock_FindBaseClock+0x48>)
1a0021dc:	5a8a      	ldrh	r2, [r1, r2]
1a0021de:	42aa      	cmp	r2, r5
1a0021e0:	d8ed      	bhi.n	1a0021be <Chip_Clock_FindBaseClock+0xa>
1a0021e2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a0021e6:	0051      	lsls	r1, r2, #1
1a0021e8:	4a04      	ldr	r2, [pc, #16]	; (1a0021fc <Chip_Clock_FindBaseClock+0x48>)
1a0021ea:	440a      	add	r2, r1
1a0021ec:	8852      	ldrh	r2, [r2, #2]
1a0021ee:	42aa      	cmp	r2, r5
1a0021f0:	d3e5      	bcc.n	1a0021be <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a0021f2:	4620      	mov	r0, r4
1a0021f4:	e7e4      	b.n	1a0021c0 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a0021f6:	bc30      	pop	{r4, r5}
1a0021f8:	4770      	bx	lr
1a0021fa:	bf00      	nop
1a0021fc:	1a005170 	.word	0x1a005170

1a002200 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002200:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002206:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002208:	4a0d      	ldr	r2, [pc, #52]	; (1a002240 <Chip_Clock_EnableCrystal+0x40>)
1a00220a:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a00220c:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002210:	6992      	ldr	r2, [r2, #24]
1a002212:	428a      	cmp	r2, r1
1a002214:	d001      	beq.n	1a00221a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002216:	4a0a      	ldr	r2, [pc, #40]	; (1a002240 <Chip_Clock_EnableCrystal+0x40>)
1a002218:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00221a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00221e:	4a09      	ldr	r2, [pc, #36]	; (1a002244 <Chip_Clock_EnableCrystal+0x44>)
1a002220:	6811      	ldr	r1, [r2, #0]
1a002222:	4a09      	ldr	r2, [pc, #36]	; (1a002248 <Chip_Clock_EnableCrystal+0x48>)
1a002224:	4291      	cmp	r1, r2
1a002226:	d901      	bls.n	1a00222c <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002228:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00222c:	4a04      	ldr	r2, [pc, #16]	; (1a002240 <Chip_Clock_EnableCrystal+0x40>)
1a00222e:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002230:	9b01      	ldr	r3, [sp, #4]
1a002232:	1e5a      	subs	r2, r3, #1
1a002234:	9201      	str	r2, [sp, #4]
1a002236:	2b00      	cmp	r3, #0
1a002238:	d1fa      	bne.n	1a002230 <Chip_Clock_EnableCrystal+0x30>
}
1a00223a:	b002      	add	sp, #8
1a00223c:	4770      	bx	lr
1a00223e:	bf00      	nop
1a002240:	40050000 	.word	0x40050000
1a002244:	1a005118 	.word	0x1a005118
1a002248:	01312cff 	.word	0x01312cff

1a00224c <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a00224c:	3012      	adds	r0, #18
1a00224e:	4b05      	ldr	r3, [pc, #20]	; (1a002264 <Chip_Clock_GetDividerSource+0x18>)
1a002250:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002254:	f010 0f01 	tst.w	r0, #1
1a002258:	d102      	bne.n	1a002260 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a00225a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00225e:	4770      	bx	lr
		return CLKINPUT_PD;
1a002260:	2011      	movs	r0, #17
}
1a002262:	4770      	bx	lr
1a002264:	40050000 	.word	0x40050000

1a002268 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002268:	f100 0212 	add.w	r2, r0, #18
1a00226c:	4b03      	ldr	r3, [pc, #12]	; (1a00227c <Chip_Clock_GetDividerDivisor+0x14>)
1a00226e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002272:	4b03      	ldr	r3, [pc, #12]	; (1a002280 <Chip_Clock_GetDividerDivisor+0x18>)
1a002274:	5c18      	ldrb	r0, [r3, r0]
}
1a002276:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00227a:	4770      	bx	lr
1a00227c:	40050000 	.word	0x40050000
1a002280:	1a005168 	.word	0x1a005168

1a002284 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002284:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002286:	2810      	cmp	r0, #16
1a002288:	d80a      	bhi.n	1a0022a0 <Chip_Clock_GetClockInputHz+0x1c>
1a00228a:	e8df f000 	tbb	[pc, r0]
1a00228e:	0b42      	.short	0x0b42
1a002290:	091f160d 	.word	0x091f160d
1a002294:	2b282522 	.word	0x2b282522
1a002298:	322e0909 	.word	0x322e0909
1a00229c:	3a36      	.short	0x3a36
1a00229e:	3e          	.byte	0x3e
1a00229f:	00          	.byte	0x00
	uint32_t rate = 0;
1a0022a0:	2000      	movs	r0, #0
1a0022a2:	e038      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0022a4:	481e      	ldr	r0, [pc, #120]	; (1a002320 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0022a6:	e036      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0022a8:	4b1e      	ldr	r3, [pc, #120]	; (1a002324 <Chip_Clock_GetClockInputHz+0xa0>)
1a0022aa:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0022ae:	f003 0307 	and.w	r3, r3, #7
1a0022b2:	2b04      	cmp	r3, #4
1a0022b4:	d130      	bne.n	1a002318 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a0022b6:	2000      	movs	r0, #0
1a0022b8:	e02d      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0022ba:	4b1a      	ldr	r3, [pc, #104]	; (1a002324 <Chip_Clock_GetClockInputHz+0xa0>)
1a0022bc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0022c0:	f003 0307 	and.w	r3, r3, #7
1a0022c4:	2b04      	cmp	r3, #4
1a0022c6:	d029      	beq.n	1a00231c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a0022c8:	4817      	ldr	r0, [pc, #92]	; (1a002328 <Chip_Clock_GetClockInputHz+0xa4>)
1a0022ca:	e024      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a0022cc:	4b17      	ldr	r3, [pc, #92]	; (1a00232c <Chip_Clock_GetClockInputHz+0xa8>)
1a0022ce:	6818      	ldr	r0, [r3, #0]
		break;
1a0022d0:	e021      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a0022d2:	4b17      	ldr	r3, [pc, #92]	; (1a002330 <Chip_Clock_GetClockInputHz+0xac>)
1a0022d4:	6818      	ldr	r0, [r3, #0]
		break;
1a0022d6:	e01e      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a0022d8:	4b16      	ldr	r3, [pc, #88]	; (1a002334 <Chip_Clock_GetClockInputHz+0xb0>)
1a0022da:	6818      	ldr	r0, [r3, #0]
		break;
1a0022dc:	e01b      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a0022de:	4b15      	ldr	r3, [pc, #84]	; (1a002334 <Chip_Clock_GetClockInputHz+0xb0>)
1a0022e0:	6858      	ldr	r0, [r3, #4]
		break;
1a0022e2:	e018      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a0022e4:	f000 f86a 	bl	1a0023bc <Chip_Clock_GetMainPLLHz>
		break;
1a0022e8:	e015      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a0022ea:	2100      	movs	r1, #0
1a0022ec:	f000 f89c 	bl	1a002428 <Chip_Clock_GetDivRate>
		break;
1a0022f0:	e011      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a0022f2:	2101      	movs	r1, #1
1a0022f4:	f000 f898 	bl	1a002428 <Chip_Clock_GetDivRate>
		break;
1a0022f8:	e00d      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a0022fa:	2102      	movs	r1, #2
1a0022fc:	f000 f894 	bl	1a002428 <Chip_Clock_GetDivRate>
		break;
1a002300:	e009      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002302:	2103      	movs	r1, #3
1a002304:	f000 f890 	bl	1a002428 <Chip_Clock_GetDivRate>
		break;
1a002308:	e005      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00230a:	2104      	movs	r1, #4
1a00230c:	f000 f88c 	bl	1a002428 <Chip_Clock_GetDivRate>
		break;
1a002310:	e001      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a002312:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002316:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a002318:	4803      	ldr	r0, [pc, #12]	; (1a002328 <Chip_Clock_GetClockInputHz+0xa4>)
1a00231a:	e7fc      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a00231c:	4806      	ldr	r0, [pc, #24]	; (1a002338 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00231e:	e7fa      	b.n	1a002316 <Chip_Clock_GetClockInputHz+0x92>
1a002320:	00b71b00 	.word	0x00b71b00
1a002324:	40043000 	.word	0x40043000
1a002328:	017d7840 	.word	0x017d7840
1a00232c:	1a0050ec 	.word	0x1a0050ec
1a002330:	1a005118 	.word	0x1a005118
1a002334:	100001ec 	.word	0x100001ec
1a002338:	02faf080 	.word	0x02faf080

1a00233c <Chip_Clock_CalcMainPLLValue>:
{
1a00233c:	b538      	push	{r3, r4, r5, lr}
1a00233e:	4605      	mov	r5, r0
1a002340:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002342:	7908      	ldrb	r0, [r1, #4]
1a002344:	f7ff ff9e 	bl	1a002284 <Chip_Clock_GetClockInputHz>
1a002348:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a00234a:	4b19      	ldr	r3, [pc, #100]	; (1a0023b0 <Chip_Clock_CalcMainPLLValue+0x74>)
1a00234c:	442b      	add	r3, r5
1a00234e:	4a19      	ldr	r2, [pc, #100]	; (1a0023b4 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002350:	4293      	cmp	r3, r2
1a002352:	d821      	bhi.n	1a002398 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002354:	b318      	cbz	r0, 1a00239e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002356:	2380      	movs	r3, #128	; 0x80
1a002358:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a00235a:	2300      	movs	r3, #0
1a00235c:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00235e:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002360:	fbb5 f3f0 	udiv	r3, r5, r0
1a002364:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002366:	4a14      	ldr	r2, [pc, #80]	; (1a0023b8 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002368:	4295      	cmp	r5, r2
1a00236a:	d903      	bls.n	1a002374 <Chip_Clock_CalcMainPLLValue+0x38>
1a00236c:	fb03 f000 	mul.w	r0, r3, r0
1a002370:	42a8      	cmp	r0, r5
1a002372:	d007      	beq.n	1a002384 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002374:	4621      	mov	r1, r4
1a002376:	4628      	mov	r0, r5
1a002378:	f7ff fe96 	bl	1a0020a8 <pll_get_frac>
		if (!ppll->nsel) {
1a00237c:	68a3      	ldr	r3, [r4, #8]
1a00237e:	b18b      	cbz	r3, 1a0023a4 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002380:	3b01      	subs	r3, #1
1a002382:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002384:	6923      	ldr	r3, [r4, #16]
1a002386:	b183      	cbz	r3, 1a0023aa <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002388:	68e2      	ldr	r2, [r4, #12]
1a00238a:	b10a      	cbz	r2, 1a002390 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a00238c:	3a01      	subs	r2, #1
1a00238e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002390:	3b01      	subs	r3, #1
1a002392:	6123      	str	r3, [r4, #16]
	return 0;
1a002394:	2000      	movs	r0, #0
}
1a002396:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002398:	f04f 30ff 	mov.w	r0, #4294967295
1a00239c:	e7fb      	b.n	1a002396 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00239e:	f04f 30ff 	mov.w	r0, #4294967295
1a0023a2:	e7f8      	b.n	1a002396 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0023a4:	f04f 30ff 	mov.w	r0, #4294967295
1a0023a8:	e7f5      	b.n	1a002396 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0023aa:	f04f 30ff 	mov.w	r0, #4294967295
1a0023ae:	e7f2      	b.n	1a002396 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0023b0:	ff6b3a10 	.word	0xff6b3a10
1a0023b4:	0b940510 	.word	0x0b940510
1a0023b8:	094c5eff 	.word	0x094c5eff

1a0023bc <Chip_Clock_GetMainPLLHz>:
{
1a0023bc:	b530      	push	{r4, r5, lr}
1a0023be:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0023c0:	4d17      	ldr	r5, [pc, #92]	; (1a002420 <Chip_Clock_GetMainPLLHz+0x64>)
1a0023c2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0023c4:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0023c8:	f7ff ff5c 	bl	1a002284 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0023cc:	4b15      	ldr	r3, [pc, #84]	; (1a002424 <Chip_Clock_GetMainPLLHz+0x68>)
1a0023ce:	681b      	ldr	r3, [r3, #0]
1a0023d0:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0023d2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0023d4:	f013 0f01 	tst.w	r3, #1
1a0023d8:	d01f      	beq.n	1a00241a <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a0023da:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a0023de:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a0023e2:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a0023e6:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a0023ea:	3301      	adds	r3, #1
	n = nsel + 1;
1a0023ec:	3201      	adds	r2, #1
	p = ptab[psel];
1a0023ee:	f10d 0c08 	add.w	ip, sp, #8
1a0023f2:	4461      	add	r1, ip
1a0023f4:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a0023f8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0023fc:	d108      	bne.n	1a002410 <Chip_Clock_GetMainPLLHz+0x54>
1a0023fe:	b93d      	cbnz	r5, 1a002410 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002400:	0049      	lsls	r1, r1, #1
1a002402:	fbb3 f3f1 	udiv	r3, r3, r1
1a002406:	fbb0 f0f2 	udiv	r0, r0, r2
1a00240a:	fb00 f003 	mul.w	r0, r0, r3
1a00240e:	e005      	b.n	1a00241c <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a002410:	fbb0 f0f2 	udiv	r0, r0, r2
1a002414:	fb03 f000 	mul.w	r0, r3, r0
1a002418:	e000      	b.n	1a00241c <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a00241a:	2000      	movs	r0, #0
}
1a00241c:	b003      	add	sp, #12
1a00241e:	bd30      	pop	{r4, r5, pc}
1a002420:	40050000 	.word	0x40050000
1a002424:	1a005164 	.word	0x1a005164

1a002428 <Chip_Clock_GetDivRate>:
{
1a002428:	b538      	push	{r3, r4, r5, lr}
1a00242a:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a00242c:	4608      	mov	r0, r1
1a00242e:	f7ff ff0d 	bl	1a00224c <Chip_Clock_GetDividerSource>
1a002432:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002434:	4620      	mov	r0, r4
1a002436:	f7ff ff17 	bl	1a002268 <Chip_Clock_GetDividerDivisor>
1a00243a:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a00243c:	4628      	mov	r0, r5
1a00243e:	f7ff ff21 	bl	1a002284 <Chip_Clock_GetClockInputHz>
1a002442:	3401      	adds	r4, #1
}
1a002444:	fbb0 f0f4 	udiv	r0, r0, r4
1a002448:	bd38      	pop	{r3, r4, r5, pc}
1a00244a:	Address 0x1a00244a is out of bounds.


1a00244c <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a00244c:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00244e:	f100 0416 	add.w	r4, r0, #22
1a002452:	00a4      	lsls	r4, r4, #2
1a002454:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002458:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a00245c:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00245e:	281b      	cmp	r0, #27
1a002460:	d813      	bhi.n	1a00248a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002462:	2911      	cmp	r1, #17
1a002464:	d01a      	beq.n	1a00249c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002466:	4d0e      	ldr	r5, [pc, #56]	; (1a0024a0 <Chip_Clock_SetBaseClock+0x54>)
1a002468:	4025      	ands	r5, r4

			if (autoblocken) {
1a00246a:	b10a      	cbz	r2, 1a002470 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a00246c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002470:	b10b      	cbz	r3, 1a002476 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002472:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002476:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a00247a:	3016      	adds	r0, #22
1a00247c:	0080      	lsls	r0, r0, #2
1a00247e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002482:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002486:	6045      	str	r5, [r0, #4]
1a002488:	e008      	b.n	1a00249c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a00248a:	f044 0401 	orr.w	r4, r4, #1
1a00248e:	3016      	adds	r0, #22
1a002490:	0080      	lsls	r0, r0, #2
1a002492:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002496:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00249a:	6044      	str	r4, [r0, #4]
	}
}
1a00249c:	bc30      	pop	{r4, r5}
1a00249e:	4770      	bx	lr
1a0024a0:	e0fff7fe 	.word	0xe0fff7fe

1a0024a4 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0024a4:	281b      	cmp	r0, #27
1a0024a6:	d80c      	bhi.n	1a0024c2 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0024a8:	3016      	adds	r0, #22
1a0024aa:	0080      	lsls	r0, r0, #2
1a0024ac:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0024b0:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0024b4:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0024b6:	f010 0f01 	tst.w	r0, #1
1a0024ba:	d104      	bne.n	1a0024c6 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0024bc:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0024c0:	4770      	bx	lr
		return CLKINPUT_PD;
1a0024c2:	2011      	movs	r0, #17
1a0024c4:	4770      	bx	lr
		return CLKINPUT_PD;
1a0024c6:	2011      	movs	r0, #17
}
1a0024c8:	4770      	bx	lr

1a0024ca <Chip_Clock_GetBaseClocktHz>:
{
1a0024ca:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0024cc:	f7ff ffea 	bl	1a0024a4 <Chip_Clock_GetBaseClock>
1a0024d0:	f7ff fed8 	bl	1a002284 <Chip_Clock_GetClockInputHz>
}
1a0024d4:	bd08      	pop	{r3, pc}
1a0024d6:	Address 0x1a0024d6 is out of bounds.


1a0024d8 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0024d8:	b969      	cbnz	r1, 1a0024f6 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a0024da:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0024dc:	b10a      	cbz	r2, 1a0024e2 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0024de:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0024e2:	2b02      	cmp	r3, #2
1a0024e4:	d009      	beq.n	1a0024fa <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0024e6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0024ea:	d209      	bcs.n	1a002500 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0024ec:	3020      	adds	r0, #32
1a0024ee:	4b07      	ldr	r3, [pc, #28]	; (1a00250c <Chip_Clock_EnableOpts+0x34>)
1a0024f0:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a0024f4:	4770      	bx	lr
		reg |= (1 << 1);
1a0024f6:	2103      	movs	r1, #3
1a0024f8:	e7f0      	b.n	1a0024dc <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0024fa:	f041 0120 	orr.w	r1, r1, #32
1a0024fe:	e7f2      	b.n	1a0024e6 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002500:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002504:	4b02      	ldr	r3, [pc, #8]	; (1a002510 <Chip_Clock_EnableOpts+0x38>)
1a002506:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00250a:	4770      	bx	lr
1a00250c:	40051000 	.word	0x40051000
1a002510:	40052000 	.word	0x40052000

1a002514 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002514:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002518:	d208      	bcs.n	1a00252c <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00251a:	4a09      	ldr	r2, [pc, #36]	; (1a002540 <Chip_Clock_Enable+0x2c>)
1a00251c:	3020      	adds	r0, #32
1a00251e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002522:	f043 0301 	orr.w	r3, r3, #1
1a002526:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00252a:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a00252c:	4a05      	ldr	r2, [pc, #20]	; (1a002544 <Chip_Clock_Enable+0x30>)
1a00252e:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002532:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002536:	f043 0301 	orr.w	r3, r3, #1
1a00253a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00253e:	4770      	bx	lr
1a002540:	40051000 	.word	0x40051000
1a002544:	40052000 	.word	0x40052000

1a002548 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002548:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a00254a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00254e:	d309      	bcc.n	1a002564 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002550:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002554:	4a0d      	ldr	r2, [pc, #52]	; (1a00258c <Chip_Clock_GetRate+0x44>)
1a002556:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a00255a:	f014 0f01 	tst.w	r4, #1
1a00255e:	d107      	bne.n	1a002570 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002560:	2000      	movs	r0, #0
	}

	return rate;
}
1a002562:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002564:	f100 0320 	add.w	r3, r0, #32
1a002568:	4a09      	ldr	r2, [pc, #36]	; (1a002590 <Chip_Clock_GetRate+0x48>)
1a00256a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00256e:	e7f4      	b.n	1a00255a <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002570:	f7ff fe20 	bl	1a0021b4 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002574:	f7ff ffa9 	bl	1a0024ca <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002578:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a00257c:	d103      	bne.n	1a002586 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00257e:	2301      	movs	r3, #1
		rate = rate / div;
1a002580:	fbb0 f0f3 	udiv	r0, r0, r3
1a002584:	e7ed      	b.n	1a002562 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a002586:	2302      	movs	r3, #2
1a002588:	e7fa      	b.n	1a002580 <Chip_Clock_GetRate+0x38>
1a00258a:	bf00      	nop
1a00258c:	40052000 	.word	0x40052000
1a002590:	40051000 	.word	0x40051000

1a002594 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002594:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a002596:	2069      	movs	r0, #105	; 0x69
1a002598:	f7ff ffd6 	bl	1a002548 <Chip_Clock_GetRate>
1a00259c:	4b01      	ldr	r3, [pc, #4]	; (1a0025a4 <SystemCoreClockUpdate+0x10>)
1a00259e:	6018      	str	r0, [r3, #0]
}
1a0025a0:	bd08      	pop	{r3, pc}
1a0025a2:	bf00      	nop
1a0025a4:	1000199c 	.word	0x1000199c

1a0025a8 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0025a8:	4b09      	ldr	r3, [pc, #36]	; (1a0025d0 <Chip_UART_GetIndex+0x28>)
1a0025aa:	4298      	cmp	r0, r3
1a0025ac:	d009      	beq.n	1a0025c2 <Chip_UART_GetIndex+0x1a>
1a0025ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0025b2:	4298      	cmp	r0, r3
1a0025b4:	d007      	beq.n	1a0025c6 <Chip_UART_GetIndex+0x1e>
1a0025b6:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0025ba:	4298      	cmp	r0, r3
1a0025bc:	d005      	beq.n	1a0025ca <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0025be:	2000      	movs	r0, #0
1a0025c0:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0025c2:	2002      	movs	r0, #2
1a0025c4:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0025c6:	2003      	movs	r0, #3
1a0025c8:	4770      	bx	lr
			return 1;
1a0025ca:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0025cc:	4770      	bx	lr
1a0025ce:	bf00      	nop
1a0025d0:	400c1000 	.word	0x400c1000

1a0025d4 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0025d4:	b530      	push	{r4, r5, lr}
1a0025d6:	b083      	sub	sp, #12
1a0025d8:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0025da:	f7ff ffe5 	bl	1a0025a8 <Chip_UART_GetIndex>
1a0025de:	2301      	movs	r3, #1
1a0025e0:	461a      	mov	r2, r3
1a0025e2:	4619      	mov	r1, r3
1a0025e4:	4d0e      	ldr	r5, [pc, #56]	; (1a002620 <Chip_UART_Init+0x4c>)
1a0025e6:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0025ea:	f7ff ff75 	bl	1a0024d8 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0025ee:	2307      	movs	r3, #7
1a0025f0:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0025f2:	2300      	movs	r3, #0
1a0025f4:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0025f6:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0025f8:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0025fa:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0025fc:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0025fe:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002600:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002602:	4b08      	ldr	r3, [pc, #32]	; (1a002624 <Chip_UART_Init+0x50>)
1a002604:	429c      	cmp	r4, r3
1a002606:	d006      	beq.n	1a002616 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a002608:	2303      	movs	r3, #3
1a00260a:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a00260c:	2310      	movs	r3, #16
1a00260e:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002610:	9b01      	ldr	r3, [sp, #4]
}
1a002612:	b003      	add	sp, #12
1a002614:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a002616:	2300      	movs	r3, #0
1a002618:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a00261a:	69a3      	ldr	r3, [r4, #24]
1a00261c:	9301      	str	r3, [sp, #4]
1a00261e:	e7f3      	b.n	1a002608 <Chip_UART_Init+0x34>
1a002620:	1a0051e4 	.word	0x1a0051e4
1a002624:	40082000 	.word	0x40082000

1a002628 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a002628:	b538      	push	{r3, r4, r5, lr}
1a00262a:	4605      	mov	r5, r0
1a00262c:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00262e:	f7ff ffbb 	bl	1a0025a8 <Chip_UART_GetIndex>
1a002632:	4b0c      	ldr	r3, [pc, #48]	; (1a002664 <Chip_UART_SetBaud+0x3c>)
1a002634:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002638:	f7ff ff86 	bl	1a002548 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a00263c:	0123      	lsls	r3, r4, #4
1a00263e:	fbb0 f3f3 	udiv	r3, r0, r3
1a002642:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002644:	68ea      	ldr	r2, [r5, #12]
1a002646:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00264a:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a00264c:	6029      	str	r1, [r5, #0]
1a00264e:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002652:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002654:	68ea      	ldr	r2, [r5, #12]
1a002656:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00265a:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a00265c:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002660:	0900      	lsrs	r0, r0, #4
1a002662:	bd38      	pop	{r3, r4, r5, pc}
1a002664:	1a0051dc 	.word	0x1a0051dc

1a002668 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a002668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00266c:	b083      	sub	sp, #12
1a00266e:	4683      	mov	fp, r0
1a002670:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002672:	f7ff ff99 	bl	1a0025a8 <Chip_UART_GetIndex>
1a002676:	4b35      	ldr	r3, [pc, #212]	; (1a00274c <Chip_UART_SetBaudFDR+0xe4>)
1a002678:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00267c:	f7ff ff64 	bl	1a002548 <Chip_Clock_GetRate>
1a002680:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a002682:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002686:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002688:	2300      	movs	r3, #0
1a00268a:	9301      	str	r3, [sp, #4]
1a00268c:	46a2      	mov	sl, r4
1a00268e:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002690:	e02a      	b.n	1a0026e8 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a002692:	4242      	negs	r2, r0
				div ++;
1a002694:	1c4b      	adds	r3, r1, #1
1a002696:	e017      	b.n	1a0026c8 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002698:	b30a      	cbz	r2, 1a0026de <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00269a:	4617      	mov	r7, r2
			sd = d;
1a00269c:	9501      	str	r5, [sp, #4]
			sm = m;
1a00269e:	46a2      	mov	sl, r4
			sdiv = div;
1a0026a0:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0026a2:	3501      	adds	r5, #1
1a0026a4:	42ac      	cmp	r4, r5
1a0026a6:	d91e      	bls.n	1a0026e6 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0026a8:	0933      	lsrs	r3, r6, #4
1a0026aa:	0730      	lsls	r0, r6, #28
1a0026ac:	fba4 0100 	umull	r0, r1, r4, r0
1a0026b0:	fb04 1103 	mla	r1, r4, r3, r1
1a0026b4:	1962      	adds	r2, r4, r5
1a0026b6:	fb08 f202 	mul.w	r2, r8, r2
1a0026ba:	2300      	movs	r3, #0
1a0026bc:	f001 feb0 	bl	1a004420 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0026c0:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0026c2:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0026c4:	2800      	cmp	r0, #0
1a0026c6:	dbe4      	blt.n	1a002692 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0026c8:	4297      	cmp	r7, r2
1a0026ca:	d3ea      	bcc.n	1a0026a2 <Chip_UART_SetBaudFDR+0x3a>
1a0026cc:	2b00      	cmp	r3, #0
1a0026ce:	d0e8      	beq.n	1a0026a2 <Chip_UART_SetBaudFDR+0x3a>
1a0026d0:	0c19      	lsrs	r1, r3, #16
1a0026d2:	d1e6      	bne.n	1a0026a2 <Chip_UART_SetBaudFDR+0x3a>
1a0026d4:	2b02      	cmp	r3, #2
1a0026d6:	d8df      	bhi.n	1a002698 <Chip_UART_SetBaudFDR+0x30>
1a0026d8:	2d00      	cmp	r5, #0
1a0026da:	d0dd      	beq.n	1a002698 <Chip_UART_SetBaudFDR+0x30>
1a0026dc:	e7e1      	b.n	1a0026a2 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0026de:	4617      	mov	r7, r2
			sd = d;
1a0026e0:	9501      	str	r5, [sp, #4]
			sm = m;
1a0026e2:	46a2      	mov	sl, r4
			sdiv = div;
1a0026e4:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0026e6:	3401      	adds	r4, #1
1a0026e8:	b11f      	cbz	r7, 1a0026f2 <Chip_UART_SetBaudFDR+0x8a>
1a0026ea:	2c0f      	cmp	r4, #15
1a0026ec:	d801      	bhi.n	1a0026f2 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0026ee:	2500      	movs	r5, #0
1a0026f0:	e7d8      	b.n	1a0026a4 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0026f2:	f1b9 0f00 	cmp.w	r9, #0
1a0026f6:	d024      	beq.n	1a002742 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0026f8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0026fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002700:	f8cb 300c 	str.w	r3, [fp, #12]
1a002704:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002708:	f8cb 3000 	str.w	r3, [fp]
1a00270c:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a002710:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002714:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002718:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00271c:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002720:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002724:	b2db      	uxtb	r3, r3
1a002726:	9901      	ldr	r1, [sp, #4]
1a002728:	f001 020f 	and.w	r2, r1, #15
1a00272c:	4313      	orrs	r3, r2
1a00272e:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002732:	0933      	lsrs	r3, r6, #4
1a002734:	fb0a f303 	mul.w	r3, sl, r3
1a002738:	448a      	add	sl, r1
1a00273a:	fb09 f90a 	mul.w	r9, r9, sl
1a00273e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a002742:	4648      	mov	r0, r9
1a002744:	b003      	add	sp, #12
1a002746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00274a:	bf00      	nop
1a00274c:	1a0051dc 	.word	0x1a0051dc

1a002750 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002750:	2901      	cmp	r1, #1
1a002752:	d000      	beq.n	1a002756 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a002754:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a002756:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00275a:	0082      	lsls	r2, r0, #2
1a00275c:	4b03      	ldr	r3, [pc, #12]	; (1a00276c <Chip_I2C_EventHandler+0x1c>)
1a00275e:	4413      	add	r3, r2
1a002760:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a002762:	7d13      	ldrb	r3, [r2, #20]
1a002764:	b2db      	uxtb	r3, r3
1a002766:	2b04      	cmp	r3, #4
1a002768:	d0fb      	beq.n	1a002762 <Chip_I2C_EventHandler+0x12>
1a00276a:	e7f3      	b.n	1a002754 <Chip_I2C_EventHandler+0x4>
1a00276c:	100000ec 	.word	0x100000ec

1a002770 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002770:	b570      	push	{r4, r5, r6, lr}
1a002772:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002774:	4e06      	ldr	r6, [pc, #24]	; (1a002790 <Chip_I2C_Init+0x20>)
1a002776:	00c4      	lsls	r4, r0, #3
1a002778:	1a22      	subs	r2, r4, r0
1a00277a:	0093      	lsls	r3, r2, #2
1a00277c:	4433      	add	r3, r6
1a00277e:	8898      	ldrh	r0, [r3, #4]
1a002780:	f7ff fec8 	bl	1a002514 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002784:	1b64      	subs	r4, r4, r5
1a002786:	00a3      	lsls	r3, r4, #2
1a002788:	58f3      	ldr	r3, [r6, r3]
1a00278a:	226c      	movs	r2, #108	; 0x6c
1a00278c:	619a      	str	r2, [r3, #24]
}
1a00278e:	bd70      	pop	{r4, r5, r6, pc}
1a002790:	100000ec 	.word	0x100000ec

1a002794 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002798:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00279a:	4e0b      	ldr	r6, [pc, #44]	; (1a0027c8 <Chip_I2C_SetClockRate+0x34>)
1a00279c:	00c5      	lsls	r5, r0, #3
1a00279e:	1a2b      	subs	r3, r5, r0
1a0027a0:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a0027a4:	eb06 0308 	add.w	r3, r6, r8
1a0027a8:	8898      	ldrh	r0, [r3, #4]
1a0027aa:	f7ff fecd 	bl	1a002548 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0027ae:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a0027b2:	f856 3008 	ldr.w	r3, [r6, r8]
1a0027b6:	0842      	lsrs	r2, r0, #1
1a0027b8:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0027ba:	f856 3008 	ldr.w	r3, [r6, r8]
1a0027be:	691a      	ldr	r2, [r3, #16]
1a0027c0:	1a80      	subs	r0, r0, r2
1a0027c2:	6158      	str	r0, [r3, #20]
}
1a0027c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0027c8:	100000ec 	.word	0x100000ec

1a0027cc <ResetISR>:
void ResetISR(void) {
1a0027cc:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a0027ce:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0027d0:	4b18      	ldr	r3, [pc, #96]	; (1a002834 <ResetISR+0x68>)
1a0027d2:	4a19      	ldr	r2, [pc, #100]	; (1a002838 <ResetISR+0x6c>)
1a0027d4:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0027d6:	3304      	adds	r3, #4
1a0027d8:	4a18      	ldr	r2, [pc, #96]	; (1a00283c <ResetISR+0x70>)
1a0027da:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0027dc:	2300      	movs	r3, #0
1a0027de:	e005      	b.n	1a0027ec <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0027e0:	4a17      	ldr	r2, [pc, #92]	; (1a002840 <ResetISR+0x74>)
1a0027e2:	f04f 31ff 	mov.w	r1, #4294967295
1a0027e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0027ea:	3301      	adds	r3, #1
1a0027ec:	2b07      	cmp	r3, #7
1a0027ee:	d9f7      	bls.n	1a0027e0 <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a0027f0:	b662      	cpsie	i
    SystemInit();
1a0027f2:	f7ff f957 	bl	1a001aa4 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a0027f6:	4b13      	ldr	r3, [pc, #76]	; (1a002844 <ResetISR+0x78>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0027f8:	e007      	b.n	1a00280a <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a0027fa:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0027fe:	689a      	ldr	r2, [r3, #8]
1a002800:	6859      	ldr	r1, [r3, #4]
1a002802:	6818      	ldr	r0, [r3, #0]
1a002804:	f7fd fcc7 	bl	1a000196 <data_init>
        SectionLen = *SectionTableAddr++;
1a002808:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a00280a:	4a0f      	ldr	r2, [pc, #60]	; (1a002848 <ResetISR+0x7c>)
1a00280c:	4293      	cmp	r3, r2
1a00280e:	d3f4      	bcc.n	1a0027fa <ResetISR+0x2e>
1a002810:	e006      	b.n	1a002820 <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a002812:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a002814:	6859      	ldr	r1, [r3, #4]
1a002816:	f854 0b08 	ldr.w	r0, [r4], #8
1a00281a:	f7fd fccb 	bl	1a0001b4 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00281e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a002820:	4a0a      	ldr	r2, [pc, #40]	; (1a00284c <ResetISR+0x80>)
1a002822:	4293      	cmp	r3, r2
1a002824:	d3f5      	bcc.n	1a002812 <ResetISR+0x46>
    __libc_init_array();
1a002826:	f001 ff81 	bl	1a00472c <__libc_init_array>
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a00282a:	f7ff fa03 	bl	1a001c34 <Board_Init>
    main();
1a00282e:	f7fe f9a1 	bl	1a000b74 <main>
1a002832:	e7fe      	b.n	1a002832 <ResetISR+0x66>
1a002834:	40053100 	.word	0x40053100
1a002838:	10df1000 	.word	0x10df1000
1a00283c:	01dff7ff 	.word	0x01dff7ff
1a002840:	e000e280 	.word	0xe000e280
1a002844:	1a000114 	.word	0x1a000114
1a002848:	1a000150 	.word	0x1a000150
1a00284c:	1a000178 	.word	0x1a000178

1a002850 <_init>:
void _init(void) {}
1a002850:	4770      	bx	lr
1a002852:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a002856:	Address 0x1a002856 is out of bounds.


1a002858 <pow>:
1a002858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00285c:	ed2d 8b02 	vpush	{d8}
1a002860:	f8df a324 	ldr.w	sl, [pc, #804]	; 1a002b88 <pow+0x330>
1a002864:	b08b      	sub	sp, #44	; 0x2c
1a002866:	ec57 6b10 	vmov	r6, r7, d0
1a00286a:	ec55 4b11 	vmov	r4, r5, d1
1a00286e:	f000 f98f 	bl	1a002b90 <__ieee754_pow>
1a002872:	f99a 8000 	ldrsb.w	r8, [sl]
1a002876:	eeb0 8a40 	vmov.f32	s16, s0
1a00287a:	eef0 8a60 	vmov.f32	s17, s1
1a00287e:	f1b8 3fff 	cmp.w	r8, #4294967295
1a002882:	d033      	beq.n	1a0028ec <pow+0x94>
1a002884:	4622      	mov	r2, r4
1a002886:	462b      	mov	r3, r5
1a002888:	4620      	mov	r0, r4
1a00288a:	4629      	mov	r1, r5
1a00288c:	f001 fd3a 	bl	1a004304 <__aeabi_dcmpun>
1a002890:	4683      	mov	fp, r0
1a002892:	bb58      	cbnz	r0, 1a0028ec <pow+0x94>
1a002894:	4632      	mov	r2, r6
1a002896:	463b      	mov	r3, r7
1a002898:	4630      	mov	r0, r6
1a00289a:	4639      	mov	r1, r7
1a00289c:	f001 fd32 	bl	1a004304 <__aeabi_dcmpun>
1a0028a0:	4681      	mov	r9, r0
1a0028a2:	2800      	cmp	r0, #0
1a0028a4:	d166      	bne.n	1a002974 <pow+0x11c>
1a0028a6:	4630      	mov	r0, r6
1a0028a8:	4639      	mov	r1, r7
1a0028aa:	2200      	movs	r2, #0
1a0028ac:	2300      	movs	r3, #0
1a0028ae:	f001 fcf7 	bl	1a0042a0 <__aeabi_dcmpeq>
1a0028b2:	b320      	cbz	r0, 1a0028fe <pow+0xa6>
1a0028b4:	2200      	movs	r2, #0
1a0028b6:	2300      	movs	r3, #0
1a0028b8:	4620      	mov	r0, r4
1a0028ba:	4629      	mov	r1, r5
1a0028bc:	f001 fcf0 	bl	1a0042a0 <__aeabi_dcmpeq>
1a0028c0:	4683      	mov	fp, r0
1a0028c2:	2800      	cmp	r0, #0
1a0028c4:	d07d      	beq.n	1a0029c2 <pow+0x16a>
1a0028c6:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 1a002b60 <pow+0x308>
1a0028ca:	2201      	movs	r2, #1
1a0028cc:	4baa      	ldr	r3, [pc, #680]	; (1a002b78 <pow+0x320>)
1a0028ce:	f8cd 9020 	str.w	r9, [sp, #32]
1a0028d2:	9200      	str	r2, [sp, #0]
1a0028d4:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a0028d8:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a0028dc:	ed8d 7b06 	vstr	d7, [sp, #24]
1a0028e0:	9301      	str	r3, [sp, #4]
1a0028e2:	f1b8 0f00 	cmp.w	r8, #0
1a0028e6:	d05e      	beq.n	1a0029a6 <pow+0x14e>
1a0028e8:	ed9f 8b9f 	vldr	d8, [pc, #636]	; 1a002b68 <pow+0x310>
1a0028ec:	eeb0 0a48 	vmov.f32	s0, s16
1a0028f0:	eef0 0a68 	vmov.f32	s1, s17
1a0028f4:	b00b      	add	sp, #44	; 0x2c
1a0028f6:	ecbd 8b02 	vpop	{d8}
1a0028fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0028fe:	eeb0 0a48 	vmov.f32	s0, s16
1a002902:	eef0 0a68 	vmov.f32	s1, s17
1a002906:	f000 ff73 	bl	1a0037f0 <finite>
1a00290a:	4680      	mov	r8, r0
1a00290c:	2800      	cmp	r0, #0
1a00290e:	f000 8082 	beq.w	1a002a16 <pow+0x1be>
1a002912:	f04f 0800 	mov.w	r8, #0
1a002916:	f04f 0900 	mov.w	r9, #0
1a00291a:	ec51 0b18 	vmov	r0, r1, d8
1a00291e:	4642      	mov	r2, r8
1a002920:	464b      	mov	r3, r9
1a002922:	f001 fcbd 	bl	1a0042a0 <__aeabi_dcmpeq>
1a002926:	2800      	cmp	r0, #0
1a002928:	d0e0      	beq.n	1a0028ec <pow+0x94>
1a00292a:	ec47 6b10 	vmov	d0, r6, r7
1a00292e:	f000 ff5f 	bl	1a0037f0 <finite>
1a002932:	2800      	cmp	r0, #0
1a002934:	d0da      	beq.n	1a0028ec <pow+0x94>
1a002936:	ec45 4b10 	vmov	d0, r4, r5
1a00293a:	f000 ff59 	bl	1a0037f0 <finite>
1a00293e:	2800      	cmp	r0, #0
1a002940:	d0d4      	beq.n	1a0028ec <pow+0x94>
1a002942:	f99a 3000 	ldrsb.w	r3, [sl]
1a002946:	4a8c      	ldr	r2, [pc, #560]	; (1a002b78 <pow+0x320>)
1a002948:	9201      	str	r2, [sp, #4]
1a00294a:	2104      	movs	r1, #4
1a00294c:	2200      	movs	r2, #0
1a00294e:	2b02      	cmp	r3, #2
1a002950:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a002954:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a002958:	e9cd 8906 	strd	r8, r9, [sp, #24]
1a00295c:	9100      	str	r1, [sp, #0]
1a00295e:	9208      	str	r2, [sp, #32]
1a002960:	d003      	beq.n	1a00296a <pow+0x112>
1a002962:	4668      	mov	r0, sp
1a002964:	f000 ff4c 	bl	1a003800 <matherr>
1a002968:	bb10      	cbnz	r0, 1a0029b0 <pow+0x158>
1a00296a:	f001 fed9 	bl	1a004720 <__errno>
1a00296e:	2322      	movs	r3, #34	; 0x22
1a002970:	6003      	str	r3, [r0, #0]
1a002972:	e01d      	b.n	1a0029b0 <pow+0x158>
1a002974:	2200      	movs	r2, #0
1a002976:	2300      	movs	r3, #0
1a002978:	4620      	mov	r0, r4
1a00297a:	4629      	mov	r1, r5
1a00297c:	f001 fc90 	bl	1a0042a0 <__aeabi_dcmpeq>
1a002980:	2800      	cmp	r0, #0
1a002982:	d0b3      	beq.n	1a0028ec <pow+0x94>
1a002984:	ed9f 8b78 	vldr	d8, [pc, #480]	; 1a002b68 <pow+0x310>
1a002988:	2201      	movs	r2, #1
1a00298a:	4b7b      	ldr	r3, [pc, #492]	; (1a002b78 <pow+0x320>)
1a00298c:	f8cd b020 	str.w	fp, [sp, #32]
1a002990:	f1b8 0f02 	cmp.w	r8, #2
1a002994:	9200      	str	r2, [sp, #0]
1a002996:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a00299a:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a00299e:	ed8d 8b06 	vstr	d8, [sp, #24]
1a0029a2:	9301      	str	r3, [sp, #4]
1a0029a4:	d0a2      	beq.n	1a0028ec <pow+0x94>
1a0029a6:	4668      	mov	r0, sp
1a0029a8:	f000 ff2a 	bl	1a003800 <matherr>
1a0029ac:	2800      	cmp	r0, #0
1a0029ae:	d078      	beq.n	1a002aa2 <pow+0x24a>
1a0029b0:	9b08      	ldr	r3, [sp, #32]
1a0029b2:	b11b      	cbz	r3, 1a0029bc <pow+0x164>
1a0029b4:	f001 feb4 	bl	1a004720 <__errno>
1a0029b8:	9b08      	ldr	r3, [sp, #32]
1a0029ba:	6003      	str	r3, [r0, #0]
1a0029bc:	ed9d 8b06 	vldr	d8, [sp, #24]
1a0029c0:	e794      	b.n	1a0028ec <pow+0x94>
1a0029c2:	ec45 4b10 	vmov	d0, r4, r5
1a0029c6:	f000 ff13 	bl	1a0037f0 <finite>
1a0029ca:	2800      	cmp	r0, #0
1a0029cc:	d08e      	beq.n	1a0028ec <pow+0x94>
1a0029ce:	2200      	movs	r2, #0
1a0029d0:	2300      	movs	r3, #0
1a0029d2:	4620      	mov	r0, r4
1a0029d4:	4629      	mov	r1, r5
1a0029d6:	f001 fc6d 	bl	1a0042b4 <__aeabi_dcmplt>
1a0029da:	2800      	cmp	r0, #0
1a0029dc:	d086      	beq.n	1a0028ec <pow+0x94>
1a0029de:	4a66      	ldr	r2, [pc, #408]	; (1a002b78 <pow+0x320>)
1a0029e0:	f99a 3000 	ldrsb.w	r3, [sl]
1a0029e4:	f8cd b020 	str.w	fp, [sp, #32]
1a0029e8:	2101      	movs	r1, #1
1a0029ea:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a0029ee:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a0029f2:	e9cd 1200 	strd	r1, r2, [sp]
1a0029f6:	2b00      	cmp	r3, #0
1a0029f8:	d058      	beq.n	1a002aac <pow+0x254>
1a0029fa:	4960      	ldr	r1, [pc, #384]	; (1a002b7c <pow+0x324>)
1a0029fc:	2000      	movs	r0, #0
1a0029fe:	2b02      	cmp	r3, #2
1a002a00:	e9cd 0106 	strd	r0, r1, [sp, #24]
1a002a04:	d156      	bne.n	1a002ab4 <pow+0x25c>
1a002a06:	f001 fe8b 	bl	1a004720 <__errno>
1a002a0a:	2321      	movs	r3, #33	; 0x21
1a002a0c:	6003      	str	r3, [r0, #0]
1a002a0e:	9b08      	ldr	r3, [sp, #32]
1a002a10:	2b00      	cmp	r3, #0
1a002a12:	d0d3      	beq.n	1a0029bc <pow+0x164>
1a002a14:	e7ce      	b.n	1a0029b4 <pow+0x15c>
1a002a16:	ec47 6b10 	vmov	d0, r6, r7
1a002a1a:	f000 fee9 	bl	1a0037f0 <finite>
1a002a1e:	2800      	cmp	r0, #0
1a002a20:	f43f af77 	beq.w	1a002912 <pow+0xba>
1a002a24:	ec45 4b10 	vmov	d0, r4, r5
1a002a28:	f000 fee2 	bl	1a0037f0 <finite>
1a002a2c:	2800      	cmp	r0, #0
1a002a2e:	f43f af70 	beq.w	1a002912 <pow+0xba>
1a002a32:	ec53 2b18 	vmov	r2, r3, d8
1a002a36:	ee18 0a10 	vmov	r0, s16
1a002a3a:	4619      	mov	r1, r3
1a002a3c:	f001 fc62 	bl	1a004304 <__aeabi_dcmpun>
1a002a40:	f99a 9000 	ldrsb.w	r9, [sl]
1a002a44:	2800      	cmp	r0, #0
1a002a46:	d16f      	bne.n	1a002b28 <pow+0x2d0>
1a002a48:	2303      	movs	r3, #3
1a002a4a:	f8df c12c 	ldr.w	ip, [pc, #300]	; 1a002b78 <pow+0x320>
1a002a4e:	9008      	str	r0, [sp, #32]
1a002a50:	4629      	mov	r1, r5
1a002a52:	4620      	mov	r0, r4
1a002a54:	9300      	str	r3, [sp, #0]
1a002a56:	2200      	movs	r2, #0
1a002a58:	4b49      	ldr	r3, [pc, #292]	; (1a002b80 <pow+0x328>)
1a002a5a:	f8cd c004 	str.w	ip, [sp, #4]
1a002a5e:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a002a62:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a002a66:	f001 f9b3 	bl	1a003dd0 <__aeabi_dmul>
1a002a6a:	4604      	mov	r4, r0
1a002a6c:	460d      	mov	r5, r1
1a002a6e:	f1b9 0f00 	cmp.w	r9, #0
1a002a72:	d125      	bne.n	1a002ac0 <pow+0x268>
1a002a74:	f8df 9114 	ldr.w	r9, [pc, #276]	; 1a002b8c <pow+0x334>
1a002a78:	f04f 4860 	mov.w	r8, #3758096384	; 0xe0000000
1a002a7c:	2200      	movs	r2, #0
1a002a7e:	2300      	movs	r3, #0
1a002a80:	4630      	mov	r0, r6
1a002a82:	4639      	mov	r1, r7
1a002a84:	e9cd 8906 	strd	r8, r9, [sp, #24]
1a002a88:	f001 fc14 	bl	1a0042b4 <__aeabi_dcmplt>
1a002a8c:	bb38      	cbnz	r0, 1a002ade <pow+0x286>
1a002a8e:	4668      	mov	r0, sp
1a002a90:	f000 feb6 	bl	1a003800 <matherr>
1a002a94:	2800      	cmp	r0, #0
1a002a96:	d1ba      	bne.n	1a002a0e <pow+0x1b6>
1a002a98:	f001 fe42 	bl	1a004720 <__errno>
1a002a9c:	2322      	movs	r3, #34	; 0x22
1a002a9e:	6003      	str	r3, [r0, #0]
1a002aa0:	e7b5      	b.n	1a002a0e <pow+0x1b6>
1a002aa2:	f001 fe3d 	bl	1a004720 <__errno>
1a002aa6:	2321      	movs	r3, #33	; 0x21
1a002aa8:	6003      	str	r3, [r0, #0]
1a002aaa:	e781      	b.n	1a0029b0 <pow+0x158>
1a002aac:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 1a002b60 <pow+0x308>
1a002ab0:	ed8d 7b06 	vstr	d7, [sp, #24]
1a002ab4:	4668      	mov	r0, sp
1a002ab6:	f000 fea3 	bl	1a003800 <matherr>
1a002aba:	2800      	cmp	r0, #0
1a002abc:	d1a7      	bne.n	1a002a0e <pow+0x1b6>
1a002abe:	e7a2      	b.n	1a002a06 <pow+0x1ae>
1a002ac0:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 1a002b70 <pow+0x318>
1a002ac4:	2200      	movs	r2, #0
1a002ac6:	2300      	movs	r3, #0
1a002ac8:	4630      	mov	r0, r6
1a002aca:	4639      	mov	r1, r7
1a002acc:	ed8d 7b06 	vstr	d7, [sp, #24]
1a002ad0:	f001 fbf0 	bl	1a0042b4 <__aeabi_dcmplt>
1a002ad4:	b9b0      	cbnz	r0, 1a002b04 <pow+0x2ac>
1a002ad6:	f1b9 0f02 	cmp.w	r9, #2
1a002ada:	d0dd      	beq.n	1a002a98 <pow+0x240>
1a002adc:	e7d7      	b.n	1a002a8e <pow+0x236>
1a002ade:	ec45 4b10 	vmov	d0, r4, r5
1a002ae2:	f000 fe99 	bl	1a003818 <rint>
1a002ae6:	4622      	mov	r2, r4
1a002ae8:	462b      	mov	r3, r5
1a002aea:	ec51 0b10 	vmov	r0, r1, d0
1a002aee:	f001 fbd7 	bl	1a0042a0 <__aeabi_dcmpeq>
1a002af2:	b9b0      	cbnz	r0, 1a002b22 <pow+0x2ca>
1a002af4:	4b23      	ldr	r3, [pc, #140]	; (1a002b84 <pow+0x32c>)
1a002af6:	f99a 9000 	ldrsb.w	r9, [sl]
1a002afa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
1a002afe:	e9cd 2306 	strd	r2, r3, [sp, #24]
1a002b02:	e7e8      	b.n	1a002ad6 <pow+0x27e>
1a002b04:	ec45 4b10 	vmov	d0, r4, r5
1a002b08:	f000 fe86 	bl	1a003818 <rint>
1a002b0c:	4622      	mov	r2, r4
1a002b0e:	462b      	mov	r3, r5
1a002b10:	ec51 0b10 	vmov	r0, r1, d0
1a002b14:	f001 fbc4 	bl	1a0042a0 <__aeabi_dcmpeq>
1a002b18:	b918      	cbnz	r0, 1a002b22 <pow+0x2ca>
1a002b1a:	4b18      	ldr	r3, [pc, #96]	; (1a002b7c <pow+0x324>)
1a002b1c:	2200      	movs	r2, #0
1a002b1e:	e9cd 2306 	strd	r2, r3, [sp, #24]
1a002b22:	f99a 9000 	ldrsb.w	r9, [sl]
1a002b26:	e7d6      	b.n	1a002ad6 <pow+0x27e>
1a002b28:	2201      	movs	r2, #1
1a002b2a:	4b13      	ldr	r3, [pc, #76]	; (1a002b78 <pow+0x320>)
1a002b2c:	f8cd 8020 	str.w	r8, [sp, #32]
1a002b30:	9200      	str	r2, [sp, #0]
1a002b32:	e9cd 6702 	strd	r6, r7, [sp, #8]
1a002b36:	e9cd 4504 	strd	r4, r5, [sp, #16]
1a002b3a:	9301      	str	r3, [sp, #4]
1a002b3c:	f1b9 0f00 	cmp.w	r9, #0
1a002b40:	d0b4      	beq.n	1a002aac <pow+0x254>
1a002b42:	2200      	movs	r2, #0
1a002b44:	2300      	movs	r3, #0
1a002b46:	4610      	mov	r0, r2
1a002b48:	4619      	mov	r1, r3
1a002b4a:	f001 fa6b 	bl	1a004024 <__aeabi_ddiv>
1a002b4e:	f1b9 0f02 	cmp.w	r9, #2
1a002b52:	e9cd 0106 	strd	r0, r1, [sp, #24]
1a002b56:	f43f af56 	beq.w	1a002a06 <pow+0x1ae>
1a002b5a:	e7ab      	b.n	1a002ab4 <pow+0x25c>
1a002b5c:	f3af 8000 	nop.w
	...
1a002b6c:	3ff00000 	.word	0x3ff00000
1a002b70:	00000000 	.word	0x00000000
1a002b74:	7ff00000 	.word	0x7ff00000
1a002b78:	1a0051ec 	.word	0x1a0051ec
1a002b7c:	fff00000 	.word	0xfff00000
1a002b80:	3fe00000 	.word	0x3fe00000
1a002b84:	c7efffff 	.word	0xc7efffff
1a002b88:	10000124 	.word	0x10000124
1a002b8c:	47efffff 	.word	0x47efffff

1a002b90 <__ieee754_pow>:
1a002b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002b94:	ec51 0b11 	vmov	r0, r1, d1
1a002b98:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
1a002b9c:	ea55 0300 	orrs.w	r3, r5, r0
1a002ba0:	b093      	sub	sp, #76	; 0x4c
1a002ba2:	d010      	beq.n	1a002bc6 <__ieee754_pow+0x36>
1a002ba4:	ec59 8b10 	vmov	r8, r9, d0
1a002ba8:	4b6d      	ldr	r3, [pc, #436]	; (1a002d60 <__ieee754_pow+0x1d0>)
1a002baa:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
1a002bae:	429c      	cmp	r4, r3
1a002bb0:	464e      	mov	r6, r9
1a002bb2:	ee10 aa10 	vmov	sl, s0
1a002bb6:	dd0d      	ble.n	1a002bd4 <__ieee754_pow+0x44>
1a002bb8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
1a002bbc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
1a002bc0:	ea54 030a 	orrs.w	r3, r4, sl
1a002bc4:	d156      	bne.n	1a002c74 <__ieee754_pow+0xe4>
1a002bc6:	4967      	ldr	r1, [pc, #412]	; (1a002d64 <__ieee754_pow+0x1d4>)
1a002bc8:	2000      	movs	r0, #0
1a002bca:	ec41 0b10 	vmov	d0, r0, r1
1a002bce:	b013      	add	sp, #76	; 0x4c
1a002bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002bd4:	460f      	mov	r7, r1
1a002bd6:	ee11 ca10 	vmov	ip, s2
1a002bda:	d048      	beq.n	1a002c6e <__ieee754_pow+0xde>
1a002bdc:	429d      	cmp	r5, r3
1a002bde:	dceb      	bgt.n	1a002bb8 <__ieee754_pow+0x28>
1a002be0:	4b5f      	ldr	r3, [pc, #380]	; (1a002d60 <__ieee754_pow+0x1d0>)
1a002be2:	429d      	cmp	r5, r3
1a002be4:	d05f      	beq.n	1a002ca6 <__ieee754_pow+0x116>
1a002be6:	2e00      	cmp	r6, #0
1a002be8:	e9cd 0100 	strd	r0, r1, [sp]
1a002bec:	db5f      	blt.n	1a002cae <__ieee754_pow+0x11e>
1a002bee:	f04f 0b00 	mov.w	fp, #0
1a002bf2:	f1bc 0f00 	cmp.w	ip, #0
1a002bf6:	d10e      	bne.n	1a002c16 <__ieee754_pow+0x86>
1a002bf8:	4b59      	ldr	r3, [pc, #356]	; (1a002d60 <__ieee754_pow+0x1d0>)
1a002bfa:	429d      	cmp	r5, r3
1a002bfc:	d043      	beq.n	1a002c86 <__ieee754_pow+0xf6>
1a002bfe:	4b59      	ldr	r3, [pc, #356]	; (1a002d64 <__ieee754_pow+0x1d4>)
1a002c00:	429d      	cmp	r5, r3
1a002c02:	f000 808c 	beq.w	1a002d1e <__ieee754_pow+0x18e>
1a002c06:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
1a002c0a:	f000 809e 	beq.w	1a002d4a <__ieee754_pow+0x1ba>
1a002c0e:	4b56      	ldr	r3, [pc, #344]	; (1a002d68 <__ieee754_pow+0x1d8>)
1a002c10:	429f      	cmp	r7, r3
1a002c12:	f000 83b8 	beq.w	1a003386 <__ieee754_pow+0x7f6>
1a002c16:	ec49 8b10 	vmov	d0, r8, r9
1a002c1a:	f000 fddf 	bl	1a0037dc <fabs>
1a002c1e:	ec51 0b10 	vmov	r0, r1, d0
1a002c22:	f1ba 0f00 	cmp.w	sl, #0
1a002c26:	d106      	bne.n	1a002c36 <__ieee754_pow+0xa6>
1a002c28:	2c00      	cmp	r4, #0
1a002c2a:	d05a      	beq.n	1a002ce2 <__ieee754_pow+0x152>
1a002c2c:	4b4d      	ldr	r3, [pc, #308]	; (1a002d64 <__ieee754_pow+0x1d4>)
1a002c2e:	f026 4240 	bic.w	r2, r6, #3221225472	; 0xc0000000
1a002c32:	429a      	cmp	r2, r3
1a002c34:	d055      	beq.n	1a002ce2 <__ieee754_pow+0x152>
1a002c36:	0ff6      	lsrs	r6, r6, #31
1a002c38:	f106 3aff 	add.w	sl, r6, #4294967295
1a002c3c:	ea5b 030a 	orrs.w	r3, fp, sl
1a002c40:	d073      	beq.n	1a002d2a <__ieee754_pow+0x19a>
1a002c42:	4b4a      	ldr	r3, [pc, #296]	; (1a002d6c <__ieee754_pow+0x1dc>)
1a002c44:	429d      	cmp	r5, r3
1a002c46:	f340 8099 	ble.w	1a002d7c <__ieee754_pow+0x1ec>
1a002c4a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
1a002c4e:	429d      	cmp	r5, r3
1a002c50:	f340 8438 	ble.w	1a0034c4 <__ieee754_pow+0x934>
1a002c54:	4b46      	ldr	r3, [pc, #280]	; (1a002d70 <__ieee754_pow+0x1e0>)
1a002c56:	429c      	cmp	r4, r3
1a002c58:	dd72      	ble.n	1a002d40 <__ieee754_pow+0x1b0>
1a002c5a:	2f00      	cmp	r7, #0
1a002c5c:	dd72      	ble.n	1a002d44 <__ieee754_pow+0x1b4>
1a002c5e:	a33e      	add	r3, pc, #248	; (adr r3, 1a002d58 <__ieee754_pow+0x1c8>)
1a002c60:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002c64:	4610      	mov	r0, r2
1a002c66:	4619      	mov	r1, r3
1a002c68:	f001 f8b2 	bl	1a003dd0 <__aeabi_dmul>
1a002c6c:	e7ad      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002c6e:	f1b8 0f00 	cmp.w	r8, #0
1a002c72:	d005      	beq.n	1a002c80 <__ieee754_pow+0xf0>
1a002c74:	483f      	ldr	r0, [pc, #252]	; (1a002d74 <__ieee754_pow+0x1e4>)
1a002c76:	b013      	add	sp, #76	; 0x4c
1a002c78:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002c7c:	f000 bdc4 	b.w	1a003808 <nan>
1a002c80:	42a5      	cmp	r5, r4
1a002c82:	dcf7      	bgt.n	1a002c74 <__ieee754_pow+0xe4>
1a002c84:	e7ac      	b.n	1a002be0 <__ieee754_pow+0x50>
1a002c86:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
1a002c8a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
1a002c8e:	ea53 030a 	orrs.w	r3, r3, sl
1a002c92:	d098      	beq.n	1a002bc6 <__ieee754_pow+0x36>
1a002c94:	4b36      	ldr	r3, [pc, #216]	; (1a002d70 <__ieee754_pow+0x1e0>)
1a002c96:	429c      	cmp	r4, r3
1a002c98:	f340 837f 	ble.w	1a00339a <__ieee754_pow+0x80a>
1a002c9c:	2f00      	cmp	r7, #0
1a002c9e:	db51      	blt.n	1a002d44 <__ieee754_pow+0x1b4>
1a002ca0:	e9dd 0100 	ldrd	r0, r1, [sp]
1a002ca4:	e791      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002ca6:	f1bc 0f00 	cmp.w	ip, #0
1a002caa:	d09c      	beq.n	1a002be6 <__ieee754_pow+0x56>
1a002cac:	e784      	b.n	1a002bb8 <__ieee754_pow+0x28>
1a002cae:	4b32      	ldr	r3, [pc, #200]	; (1a002d78 <__ieee754_pow+0x1e8>)
1a002cb0:	429d      	cmp	r5, r3
1a002cb2:	dc31      	bgt.n	1a002d18 <__ieee754_pow+0x188>
1a002cb4:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
1a002cb8:	429d      	cmp	r5, r3
1a002cba:	dd98      	ble.n	1a002bee <__ieee754_pow+0x5e>
1a002cbc:	152b      	asrs	r3, r5, #20
1a002cbe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
1a002cc2:	2b14      	cmp	r3, #20
1a002cc4:	f340 83a1 	ble.w	1a00340a <__ieee754_pow+0x87a>
1a002cc8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
1a002ccc:	fa2c f203 	lsr.w	r2, ip, r3
1a002cd0:	fa02 f303 	lsl.w	r3, r2, r3
1a002cd4:	4563      	cmp	r3, ip
1a002cd6:	d18a      	bne.n	1a002bee <__ieee754_pow+0x5e>
1a002cd8:	f002 0201 	and.w	r2, r2, #1
1a002cdc:	f1c2 0b02 	rsb	fp, r2, #2
1a002ce0:	e787      	b.n	1a002bf2 <__ieee754_pow+0x62>
1a002ce2:	2f00      	cmp	r7, #0
1a002ce4:	da05      	bge.n	1a002cf2 <__ieee754_pow+0x162>
1a002ce6:	4602      	mov	r2, r0
1a002ce8:	460b      	mov	r3, r1
1a002cea:	2000      	movs	r0, #0
1a002cec:	491d      	ldr	r1, [pc, #116]	; (1a002d64 <__ieee754_pow+0x1d4>)
1a002cee:	f001 f999 	bl	1a004024 <__aeabi_ddiv>
1a002cf2:	2e00      	cmp	r6, #0
1a002cf4:	f6bf af69 	bge.w	1a002bca <__ieee754_pow+0x3a>
1a002cf8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
1a002cfc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
1a002d00:	ea54 030b 	orrs.w	r3, r4, fp
1a002d04:	f000 843a 	beq.w	1a00357c <__ieee754_pow+0x9ec>
1a002d08:	f1bb 0f01 	cmp.w	fp, #1
1a002d0c:	f47f af5d 	bne.w	1a002bca <__ieee754_pow+0x3a>
1a002d10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
1a002d14:	4619      	mov	r1, r3
1a002d16:	e758      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002d18:	f04f 0b02 	mov.w	fp, #2
1a002d1c:	e769      	b.n	1a002bf2 <__ieee754_pow+0x62>
1a002d1e:	2f00      	cmp	r7, #0
1a002d20:	f2c0 8344 	blt.w	1a0033ac <__ieee754_pow+0x81c>
1a002d24:	4640      	mov	r0, r8
1a002d26:	4649      	mov	r1, r9
1a002d28:	e74f      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002d2a:	4642      	mov	r2, r8
1a002d2c:	464b      	mov	r3, r9
1a002d2e:	4610      	mov	r0, r2
1a002d30:	4619      	mov	r1, r3
1a002d32:	f000 fe95 	bl	1a003a60 <__aeabi_dsub>
1a002d36:	4602      	mov	r2, r0
1a002d38:	460b      	mov	r3, r1
1a002d3a:	f001 f973 	bl	1a004024 <__aeabi_ddiv>
1a002d3e:	e744      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002d40:	2f00      	cmp	r7, #0
1a002d42:	db8c      	blt.n	1a002c5e <__ieee754_pow+0xce>
1a002d44:	2000      	movs	r0, #0
1a002d46:	2100      	movs	r1, #0
1a002d48:	e73f      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002d4a:	4642      	mov	r2, r8
1a002d4c:	464b      	mov	r3, r9
1a002d4e:	4640      	mov	r0, r8
1a002d50:	4649      	mov	r1, r9
1a002d52:	f001 f83d 	bl	1a003dd0 <__aeabi_dmul>
1a002d56:	e738      	b.n	1a002bca <__ieee754_pow+0x3a>
1a002d58:	8800759c 	.word	0x8800759c
1a002d5c:	7e37e43c 	.word	0x7e37e43c
1a002d60:	7ff00000 	.word	0x7ff00000
1a002d64:	3ff00000 	.word	0x3ff00000
1a002d68:	3fe00000 	.word	0x3fe00000
1a002d6c:	41e00000 	.word	0x41e00000
1a002d70:	3fefffff 	.word	0x3fefffff
1a002d74:	1a004ac0 	.word	0x1a004ac0
1a002d78:	433fffff 	.word	0x433fffff
1a002d7c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
1a002d80:	f280 8360 	bge.w	1a003444 <__ieee754_pow+0x8b4>
1a002d84:	2200      	movs	r2, #0
1a002d86:	4bd0      	ldr	r3, [pc, #832]	; (1a0030c8 <__ieee754_pow+0x538>)
1a002d88:	f001 f822 	bl	1a003dd0 <__aeabi_dmul>
1a002d8c:	f06f 0634 	mvn.w	r6, #52	; 0x34
1a002d90:	460c      	mov	r4, r1
1a002d92:	1523      	asrs	r3, r4, #20
1a002d94:	4acd      	ldr	r2, [pc, #820]	; (1a0030cc <__ieee754_pow+0x53c>)
1a002d96:	f3c4 0413 	ubfx	r4, r4, #0, #20
1a002d9a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
1a002d9e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
1a002da2:	199e      	adds	r6, r3, r6
1a002da4:	4294      	cmp	r4, r2
1a002da6:	960d      	str	r6, [sp, #52]	; 0x34
1a002da8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
1a002dac:	f340 833d 	ble.w	1a00342a <__ieee754_pow+0x89a>
1a002db0:	4bc7      	ldr	r3, [pc, #796]	; (1a0030d0 <__ieee754_pow+0x540>)
1a002db2:	429c      	cmp	r4, r3
1a002db4:	f340 8401 	ble.w	1a0035ba <__ieee754_pow+0xa2a>
1a002db8:	ed9f 7bad 	vldr	d7, [pc, #692]	; 1a003070 <__ieee754_pow+0x4e0>
1a002dbc:	ed8d 7b08 	vstr	d7, [sp, #32]
1a002dc0:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a002dc4:	ed9f 7bac 	vldr	d7, [pc, #688]	; 1a003078 <__ieee754_pow+0x4e8>
1a002dc8:	ed8d 7b06 	vstr	d7, [sp, #24]
1a002dcc:	3601      	adds	r6, #1
1a002dce:	960d      	str	r6, [sp, #52]	; 0x34
1a002dd0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
1a002dd4:	f04f 0800 	mov.w	r8, #0
1a002dd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a002ddc:	4629      	mov	r1, r5
1a002dde:	4606      	mov	r6, r0
1a002de0:	f000 fe3e 	bl	1a003a60 <__aeabi_dsub>
1a002de4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a002de8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
1a002dec:	4630      	mov	r0, r6
1a002dee:	4629      	mov	r1, r5
1a002df0:	f000 fe38 	bl	1a003a64 <__adddf3>
1a002df4:	4602      	mov	r2, r0
1a002df6:	460b      	mov	r3, r1
1a002df8:	2000      	movs	r0, #0
1a002dfa:	49b6      	ldr	r1, [pc, #728]	; (1a0030d4 <__ieee754_pow+0x544>)
1a002dfc:	f001 f912 	bl	1a004024 <__aeabi_ddiv>
1a002e00:	4603      	mov	r3, r0
1a002e02:	460c      	mov	r4, r1
1a002e04:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
1a002e08:	4602      	mov	r2, r0
1a002e0a:	460b      	mov	r3, r1
1a002e0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
1a002e10:	f000 ffde 	bl	1a003dd0 <__aeabi_dmul>
1a002e14:	106b      	asrs	r3, r5, #1
1a002e16:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
1a002e1a:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
1a002e1e:	460a      	mov	r2, r1
1a002e20:	462f      	mov	r7, r5
1a002e22:	4601      	mov	r1, r0
1a002e24:	eb03 0508 	add.w	r5, r3, r8
1a002e28:	2300      	movs	r3, #0
1a002e2a:	e9cd 1202 	strd	r1, r2, [sp, #8]
1a002e2e:	9302      	str	r3, [sp, #8]
1a002e30:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
1a002e34:	2400      	movs	r4, #0
1a002e36:	e9cd 1204 	strd	r1, r2, [sp, #16]
1a002e3a:	462b      	mov	r3, r5
1a002e3c:	4622      	mov	r2, r4
1a002e3e:	4640      	mov	r0, r8
1a002e40:	4649      	mov	r1, r9
1a002e42:	f000 ffc5 	bl	1a003dd0 <__aeabi_dmul>
1a002e46:	4602      	mov	r2, r0
1a002e48:	460b      	mov	r3, r1
1a002e4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
1a002e4e:	f000 fe07 	bl	1a003a60 <__aeabi_dsub>
1a002e52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a002e56:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
1a002e5a:	4620      	mov	r0, r4
1a002e5c:	4629      	mov	r1, r5
1a002e5e:	f000 fdff 	bl	1a003a60 <__aeabi_dsub>
1a002e62:	4602      	mov	r2, r0
1a002e64:	460b      	mov	r3, r1
1a002e66:	4630      	mov	r0, r6
1a002e68:	4639      	mov	r1, r7
1a002e6a:	f000 fdf9 	bl	1a003a60 <__aeabi_dsub>
1a002e6e:	4642      	mov	r2, r8
1a002e70:	464b      	mov	r3, r9
1a002e72:	f000 ffad 	bl	1a003dd0 <__aeabi_dmul>
1a002e76:	4602      	mov	r2, r0
1a002e78:	460b      	mov	r3, r1
1a002e7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
1a002e7e:	f000 fdef 	bl	1a003a60 <__aeabi_dsub>
1a002e82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
1a002e86:	f000 ffa3 	bl	1a003dd0 <__aeabi_dmul>
1a002e8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
1a002e8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
1a002e92:	4622      	mov	r2, r4
1a002e94:	462b      	mov	r3, r5
1a002e96:	4620      	mov	r0, r4
1a002e98:	4629      	mov	r1, r5
1a002e9a:	f000 ff99 	bl	1a003dd0 <__aeabi_dmul>
1a002e9e:	a378      	add	r3, pc, #480	; (adr r3, 1a003080 <__ieee754_pow+0x4f0>)
1a002ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002ea4:	4604      	mov	r4, r0
1a002ea6:	460d      	mov	r5, r1
1a002ea8:	f000 ff92 	bl	1a003dd0 <__aeabi_dmul>
1a002eac:	a376      	add	r3, pc, #472	; (adr r3, 1a003088 <__ieee754_pow+0x4f8>)
1a002eae:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002eb2:	f000 fdd7 	bl	1a003a64 <__adddf3>
1a002eb6:	4622      	mov	r2, r4
1a002eb8:	462b      	mov	r3, r5
1a002eba:	f000 ff89 	bl	1a003dd0 <__aeabi_dmul>
1a002ebe:	a374      	add	r3, pc, #464	; (adr r3, 1a003090 <__ieee754_pow+0x500>)
1a002ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002ec4:	f000 fdce 	bl	1a003a64 <__adddf3>
1a002ec8:	4622      	mov	r2, r4
1a002eca:	462b      	mov	r3, r5
1a002ecc:	f000 ff80 	bl	1a003dd0 <__aeabi_dmul>
1a002ed0:	a371      	add	r3, pc, #452	; (adr r3, 1a003098 <__ieee754_pow+0x508>)
1a002ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002ed6:	f000 fdc5 	bl	1a003a64 <__adddf3>
1a002eda:	4622      	mov	r2, r4
1a002edc:	462b      	mov	r3, r5
1a002ede:	f000 ff77 	bl	1a003dd0 <__aeabi_dmul>
1a002ee2:	a36f      	add	r3, pc, #444	; (adr r3, 1a0030a0 <__ieee754_pow+0x510>)
1a002ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002ee8:	f000 fdbc 	bl	1a003a64 <__adddf3>
1a002eec:	4622      	mov	r2, r4
1a002eee:	462b      	mov	r3, r5
1a002ef0:	f000 ff6e 	bl	1a003dd0 <__aeabi_dmul>
1a002ef4:	a36c      	add	r3, pc, #432	; (adr r3, 1a0030a8 <__ieee754_pow+0x518>)
1a002ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002efa:	f000 fdb3 	bl	1a003a64 <__adddf3>
1a002efe:	4622      	mov	r2, r4
1a002f00:	4606      	mov	r6, r0
1a002f02:	460f      	mov	r7, r1
1a002f04:	462b      	mov	r3, r5
1a002f06:	4620      	mov	r0, r4
1a002f08:	4629      	mov	r1, r5
1a002f0a:	f000 ff61 	bl	1a003dd0 <__aeabi_dmul>
1a002f0e:	4602      	mov	r2, r0
1a002f10:	460b      	mov	r3, r1
1a002f12:	4630      	mov	r0, r6
1a002f14:	4639      	mov	r1, r7
1a002f16:	f000 ff5b 	bl	1a003dd0 <__aeabi_dmul>
1a002f1a:	4642      	mov	r2, r8
1a002f1c:	4604      	mov	r4, r0
1a002f1e:	460d      	mov	r5, r1
1a002f20:	464b      	mov	r3, r9
1a002f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a002f26:	f000 fd9d 	bl	1a003a64 <__adddf3>
1a002f2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1a002f2e:	f000 ff4f 	bl	1a003dd0 <__aeabi_dmul>
1a002f32:	4622      	mov	r2, r4
1a002f34:	462b      	mov	r3, r5
1a002f36:	f000 fd95 	bl	1a003a64 <__adddf3>
1a002f3a:	4642      	mov	r2, r8
1a002f3c:	4606      	mov	r6, r0
1a002f3e:	460f      	mov	r7, r1
1a002f40:	464b      	mov	r3, r9
1a002f42:	4640      	mov	r0, r8
1a002f44:	4649      	mov	r1, r9
1a002f46:	f000 ff43 	bl	1a003dd0 <__aeabi_dmul>
1a002f4a:	2200      	movs	r2, #0
1a002f4c:	4b62      	ldr	r3, [pc, #392]	; (1a0030d8 <__ieee754_pow+0x548>)
1a002f4e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
1a002f52:	f000 fd87 	bl	1a003a64 <__adddf3>
1a002f56:	4632      	mov	r2, r6
1a002f58:	463b      	mov	r3, r7
1a002f5a:	f000 fd83 	bl	1a003a64 <__adddf3>
1a002f5e:	9802      	ldr	r0, [sp, #8]
1a002f60:	460d      	mov	r5, r1
1a002f62:	4604      	mov	r4, r0
1a002f64:	4622      	mov	r2, r4
1a002f66:	462b      	mov	r3, r5
1a002f68:	4640      	mov	r0, r8
1a002f6a:	4649      	mov	r1, r9
1a002f6c:	f000 ff30 	bl	1a003dd0 <__aeabi_dmul>
1a002f70:	2200      	movs	r2, #0
1a002f72:	4680      	mov	r8, r0
1a002f74:	4689      	mov	r9, r1
1a002f76:	4b58      	ldr	r3, [pc, #352]	; (1a0030d8 <__ieee754_pow+0x548>)
1a002f78:	4620      	mov	r0, r4
1a002f7a:	4629      	mov	r1, r5
1a002f7c:	f000 fd70 	bl	1a003a60 <__aeabi_dsub>
1a002f80:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
1a002f84:	f000 fd6c 	bl	1a003a60 <__aeabi_dsub>
1a002f88:	4602      	mov	r2, r0
1a002f8a:	460b      	mov	r3, r1
1a002f8c:	4630      	mov	r0, r6
1a002f8e:	4639      	mov	r1, r7
1a002f90:	f000 fd66 	bl	1a003a60 <__aeabi_dsub>
1a002f94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
1a002f98:	f000 ff1a 	bl	1a003dd0 <__aeabi_dmul>
1a002f9c:	4622      	mov	r2, r4
1a002f9e:	4606      	mov	r6, r0
1a002fa0:	460f      	mov	r7, r1
1a002fa2:	462b      	mov	r3, r5
1a002fa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1a002fa8:	f000 ff12 	bl	1a003dd0 <__aeabi_dmul>
1a002fac:	4602      	mov	r2, r0
1a002fae:	460b      	mov	r3, r1
1a002fb0:	4630      	mov	r0, r6
1a002fb2:	4639      	mov	r1, r7
1a002fb4:	f000 fd56 	bl	1a003a64 <__adddf3>
1a002fb8:	4606      	mov	r6, r0
1a002fba:	460f      	mov	r7, r1
1a002fbc:	4602      	mov	r2, r0
1a002fbe:	460b      	mov	r3, r1
1a002fc0:	4640      	mov	r0, r8
1a002fc2:	4649      	mov	r1, r9
1a002fc4:	f000 fd4e 	bl	1a003a64 <__adddf3>
1a002fc8:	9802      	ldr	r0, [sp, #8]
1a002fca:	a339      	add	r3, pc, #228	; (adr r3, 1a0030b0 <__ieee754_pow+0x520>)
1a002fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002fd0:	4604      	mov	r4, r0
1a002fd2:	460d      	mov	r5, r1
1a002fd4:	f000 fefc 	bl	1a003dd0 <__aeabi_dmul>
1a002fd8:	4642      	mov	r2, r8
1a002fda:	e9cd 0104 	strd	r0, r1, [sp, #16]
1a002fde:	464b      	mov	r3, r9
1a002fe0:	4620      	mov	r0, r4
1a002fe2:	4629      	mov	r1, r5
1a002fe4:	f000 fd3c 	bl	1a003a60 <__aeabi_dsub>
1a002fe8:	4602      	mov	r2, r0
1a002fea:	460b      	mov	r3, r1
1a002fec:	4630      	mov	r0, r6
1a002fee:	4639      	mov	r1, r7
1a002ff0:	f000 fd36 	bl	1a003a60 <__aeabi_dsub>
1a002ff4:	a330      	add	r3, pc, #192	; (adr r3, 1a0030b8 <__ieee754_pow+0x528>)
1a002ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002ffa:	f000 fee9 	bl	1a003dd0 <__aeabi_dmul>
1a002ffe:	a330      	add	r3, pc, #192	; (adr r3, 1a0030c0 <__ieee754_pow+0x530>)
1a003000:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003004:	4606      	mov	r6, r0
1a003006:	460f      	mov	r7, r1
1a003008:	4620      	mov	r0, r4
1a00300a:	4629      	mov	r1, r5
1a00300c:	f000 fee0 	bl	1a003dd0 <__aeabi_dmul>
1a003010:	4602      	mov	r2, r0
1a003012:	460b      	mov	r3, r1
1a003014:	4630      	mov	r0, r6
1a003016:	4639      	mov	r1, r7
1a003018:	f000 fd24 	bl	1a003a64 <__adddf3>
1a00301c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
1a003020:	f000 fd20 	bl	1a003a64 <__adddf3>
1a003024:	4606      	mov	r6, r0
1a003026:	980d      	ldr	r0, [sp, #52]	; 0x34
1a003028:	460f      	mov	r7, r1
1a00302a:	f000 fe67 	bl	1a003cfc <__aeabi_i2d>
1a00302e:	4632      	mov	r2, r6
1a003030:	4680      	mov	r8, r0
1a003032:	4689      	mov	r9, r1
1a003034:	463b      	mov	r3, r7
1a003036:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a00303a:	f000 fd13 	bl	1a003a64 <__adddf3>
1a00303e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
1a003042:	f000 fd0f 	bl	1a003a64 <__adddf3>
1a003046:	4642      	mov	r2, r8
1a003048:	464b      	mov	r3, r9
1a00304a:	f000 fd0b 	bl	1a003a64 <__adddf3>
1a00304e:	9802      	ldr	r0, [sp, #8]
1a003050:	4642      	mov	r2, r8
1a003052:	464b      	mov	r3, r9
1a003054:	4604      	mov	r4, r0
1a003056:	460d      	mov	r5, r1
1a003058:	f000 fd02 	bl	1a003a60 <__aeabi_dsub>
1a00305c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
1a003060:	f000 fcfe 	bl	1a003a60 <__aeabi_dsub>
1a003064:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
1a003068:	e038      	b.n	1a0030dc <__ieee754_pow+0x54c>
1a00306a:	bf00      	nop
1a00306c:	f3af 8000 	nop.w
	...
1a00307c:	3ff00000 	.word	0x3ff00000
1a003080:	4a454eef 	.word	0x4a454eef
1a003084:	3fca7e28 	.word	0x3fca7e28
1a003088:	93c9db65 	.word	0x93c9db65
1a00308c:	3fcd864a 	.word	0x3fcd864a
1a003090:	a91d4101 	.word	0xa91d4101
1a003094:	3fd17460 	.word	0x3fd17460
1a003098:	518f264d 	.word	0x518f264d
1a00309c:	3fd55555 	.word	0x3fd55555
1a0030a0:	db6fabff 	.word	0xdb6fabff
1a0030a4:	3fdb6db6 	.word	0x3fdb6db6
1a0030a8:	33333303 	.word	0x33333303
1a0030ac:	3fe33333 	.word	0x3fe33333
1a0030b0:	e0000000 	.word	0xe0000000
1a0030b4:	3feec709 	.word	0x3feec709
1a0030b8:	dc3a03fd 	.word	0xdc3a03fd
1a0030bc:	3feec709 	.word	0x3feec709
1a0030c0:	145b01f5 	.word	0x145b01f5
1a0030c4:	be3e2fe0 	.word	0xbe3e2fe0
1a0030c8:	43400000 	.word	0x43400000
1a0030cc:	0003988e 	.word	0x0003988e
1a0030d0:	000bb679 	.word	0x000bb679
1a0030d4:	3ff00000 	.word	0x3ff00000
1a0030d8:	40080000 	.word	0x40080000
1a0030dc:	f000 fcc0 	bl	1a003a60 <__aeabi_dsub>
1a0030e0:	460b      	mov	r3, r1
1a0030e2:	4602      	mov	r2, r0
1a0030e4:	4639      	mov	r1, r7
1a0030e6:	4630      	mov	r0, r6
1a0030e8:	f000 fcba 	bl	1a003a60 <__aeabi_dsub>
1a0030ec:	f10b 33ff 	add.w	r3, fp, #4294967295
1a0030f0:	ea53 030a 	orrs.w	r3, r3, sl
1a0030f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
1a0030f8:	f000 815f 	beq.w	1a0033ba <__ieee754_pow+0x82a>
1a0030fc:	ed9f 7bd2 	vldr	d7, [pc, #840]	; 1a003448 <__ieee754_pow+0x8b8>
1a003100:	ed8d 7b02 	vstr	d7, [sp, #8]
1a003104:	e9dd ab00 	ldrd	sl, fp, [sp]
1a003108:	2300      	movs	r3, #0
1a00310a:	4656      	mov	r6, sl
1a00310c:	465f      	mov	r7, fp
1a00310e:	e9cd 6700 	strd	r6, r7, [sp]
1a003112:	9300      	str	r3, [sp, #0]
1a003114:	e9dd 6700 	ldrd	r6, r7, [sp]
1a003118:	4650      	mov	r0, sl
1a00311a:	4632      	mov	r2, r6
1a00311c:	463b      	mov	r3, r7
1a00311e:	4659      	mov	r1, fp
1a003120:	f000 fc9e 	bl	1a003a60 <__aeabi_dsub>
1a003124:	4622      	mov	r2, r4
1a003126:	462b      	mov	r3, r5
1a003128:	f000 fe52 	bl	1a003dd0 <__aeabi_dmul>
1a00312c:	4652      	mov	r2, sl
1a00312e:	4680      	mov	r8, r0
1a003130:	4689      	mov	r9, r1
1a003132:	465b      	mov	r3, fp
1a003134:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a003138:	f000 fe4a 	bl	1a003dd0 <__aeabi_dmul>
1a00313c:	4602      	mov	r2, r0
1a00313e:	460b      	mov	r3, r1
1a003140:	4640      	mov	r0, r8
1a003142:	4649      	mov	r1, r9
1a003144:	f000 fc8e 	bl	1a003a64 <__adddf3>
1a003148:	4632      	mov	r2, r6
1a00314a:	4680      	mov	r8, r0
1a00314c:	4689      	mov	r9, r1
1a00314e:	463b      	mov	r3, r7
1a003150:	4620      	mov	r0, r4
1a003152:	4629      	mov	r1, r5
1a003154:	e9cd 8904 	strd	r8, r9, [sp, #16]
1a003158:	f000 fe3a 	bl	1a003dd0 <__aeabi_dmul>
1a00315c:	460b      	mov	r3, r1
1a00315e:	4602      	mov	r2, r0
1a003160:	4606      	mov	r6, r0
1a003162:	460f      	mov	r7, r1
1a003164:	4640      	mov	r0, r8
1a003166:	4649      	mov	r1, r9
1a003168:	f000 fc7c 	bl	1a003a64 <__adddf3>
1a00316c:	4bd0      	ldr	r3, [pc, #832]	; (1a0034b0 <__ieee754_pow+0x920>)
1a00316e:	4299      	cmp	r1, r3
1a003170:	4604      	mov	r4, r0
1a003172:	460d      	mov	r5, r1
1a003174:	468a      	mov	sl, r1
1a003176:	f340 8125 	ble.w	1a0033c4 <__ieee754_pow+0x834>
1a00317a:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
1a00317e:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
1a003182:	4303      	orrs	r3, r0
1a003184:	f040 81fe 	bne.w	1a003584 <__ieee754_pow+0x9f4>
1a003188:	a3b1      	add	r3, pc, #708	; (adr r3, 1a003450 <__ieee754_pow+0x8c0>)
1a00318a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00318e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a003192:	f000 fc67 	bl	1a003a64 <__adddf3>
1a003196:	4632      	mov	r2, r6
1a003198:	4680      	mov	r8, r0
1a00319a:	4689      	mov	r9, r1
1a00319c:	463b      	mov	r3, r7
1a00319e:	4620      	mov	r0, r4
1a0031a0:	4629      	mov	r1, r5
1a0031a2:	f000 fc5d 	bl	1a003a60 <__aeabi_dsub>
1a0031a6:	4602      	mov	r2, r0
1a0031a8:	460b      	mov	r3, r1
1a0031aa:	4640      	mov	r0, r8
1a0031ac:	4649      	mov	r1, r9
1a0031ae:	f001 f89f 	bl	1a0042f0 <__aeabi_dcmpgt>
1a0031b2:	2800      	cmp	r0, #0
1a0031b4:	f040 81e6 	bne.w	1a003584 <__ieee754_pow+0x9f4>
1a0031b8:	46a8      	mov	r8, r5
1a0031ba:	ea4f 5328 	mov.w	r3, r8, asr #20
1a0031be:	f2a3 32fe 	subw	r2, r3, #1022	; 0x3fe
1a0031c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
1a0031c6:	4113      	asrs	r3, r2
1a0031c8:	4453      	add	r3, sl
1a0031ca:	f3c3 520a 	ubfx	r2, r3, #20, #11
1a0031ce:	4db9      	ldr	r5, [pc, #740]	; (1a0034b4 <__ieee754_pow+0x924>)
1a0031d0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
1a0031d4:	4115      	asrs	r5, r2
1a0031d6:	f3c3 0413 	ubfx	r4, r3, #0, #20
1a0031da:	ea23 0105 	bic.w	r1, r3, r5
1a0031de:	2000      	movs	r0, #0
1a0031e0:	f1c2 0b14 	rsb	fp, r2, #20
1a0031e4:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
1a0031e8:	f1ba 0f00 	cmp.w	sl, #0
1a0031ec:	4602      	mov	r2, r0
1a0031ee:	460b      	mov	r3, r1
1a0031f0:	fa44 fb0b 	asr.w	fp, r4, fp
1a0031f4:	4630      	mov	r0, r6
1a0031f6:	4639      	mov	r1, r7
1a0031f8:	bfb8      	it	lt
1a0031fa:	f1cb 0b00 	rsblt	fp, fp, #0
1a0031fe:	f000 fc2f 	bl	1a003a60 <__aeabi_dsub>
1a003202:	4606      	mov	r6, r0
1a003204:	460f      	mov	r7, r1
1a003206:	4632      	mov	r2, r6
1a003208:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a00320c:	463b      	mov	r3, r7
1a00320e:	f000 fc29 	bl	1a003a64 <__adddf3>
1a003212:	ea4f 5a0b 	mov.w	sl, fp, lsl #20
1a003216:	460d      	mov	r5, r1
1a003218:	2400      	movs	r4, #0
1a00321a:	a38f      	add	r3, pc, #572	; (adr r3, 1a003458 <__ieee754_pow+0x8c8>)
1a00321c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003220:	4620      	mov	r0, r4
1a003222:	4629      	mov	r1, r5
1a003224:	f000 fdd4 	bl	1a003dd0 <__aeabi_dmul>
1a003228:	4632      	mov	r2, r6
1a00322a:	4680      	mov	r8, r0
1a00322c:	4689      	mov	r9, r1
1a00322e:	463b      	mov	r3, r7
1a003230:	4620      	mov	r0, r4
1a003232:	4629      	mov	r1, r5
1a003234:	f000 fc14 	bl	1a003a60 <__aeabi_dsub>
1a003238:	4602      	mov	r2, r0
1a00323a:	460b      	mov	r3, r1
1a00323c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
1a003240:	f000 fc0e 	bl	1a003a60 <__aeabi_dsub>
1a003244:	a386      	add	r3, pc, #536	; (adr r3, 1a003460 <__ieee754_pow+0x8d0>)
1a003246:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00324a:	f000 fdc1 	bl	1a003dd0 <__aeabi_dmul>
1a00324e:	a386      	add	r3, pc, #536	; (adr r3, 1a003468 <__ieee754_pow+0x8d8>)
1a003250:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003254:	4606      	mov	r6, r0
1a003256:	460f      	mov	r7, r1
1a003258:	4620      	mov	r0, r4
1a00325a:	4629      	mov	r1, r5
1a00325c:	f000 fdb8 	bl	1a003dd0 <__aeabi_dmul>
1a003260:	4602      	mov	r2, r0
1a003262:	460b      	mov	r3, r1
1a003264:	4630      	mov	r0, r6
1a003266:	4639      	mov	r1, r7
1a003268:	f000 fbfc 	bl	1a003a64 <__adddf3>
1a00326c:	4606      	mov	r6, r0
1a00326e:	460f      	mov	r7, r1
1a003270:	4602      	mov	r2, r0
1a003272:	460b      	mov	r3, r1
1a003274:	4640      	mov	r0, r8
1a003276:	4649      	mov	r1, r9
1a003278:	f000 fbf4 	bl	1a003a64 <__adddf3>
1a00327c:	4642      	mov	r2, r8
1a00327e:	464b      	mov	r3, r9
1a003280:	4604      	mov	r4, r0
1a003282:	460d      	mov	r5, r1
1a003284:	f000 fbec 	bl	1a003a60 <__aeabi_dsub>
1a003288:	4602      	mov	r2, r0
1a00328a:	460b      	mov	r3, r1
1a00328c:	4630      	mov	r0, r6
1a00328e:	4639      	mov	r1, r7
1a003290:	f000 fbe6 	bl	1a003a60 <__aeabi_dsub>
1a003294:	4622      	mov	r2, r4
1a003296:	4680      	mov	r8, r0
1a003298:	4689      	mov	r9, r1
1a00329a:	462b      	mov	r3, r5
1a00329c:	4620      	mov	r0, r4
1a00329e:	4629      	mov	r1, r5
1a0032a0:	f000 fd96 	bl	1a003dd0 <__aeabi_dmul>
1a0032a4:	a372      	add	r3, pc, #456	; (adr r3, 1a003470 <__ieee754_pow+0x8e0>)
1a0032a6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0032aa:	4606      	mov	r6, r0
1a0032ac:	460f      	mov	r7, r1
1a0032ae:	f000 fd8f 	bl	1a003dd0 <__aeabi_dmul>
1a0032b2:	a371      	add	r3, pc, #452	; (adr r3, 1a003478 <__ieee754_pow+0x8e8>)
1a0032b4:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0032b8:	f000 fbd2 	bl	1a003a60 <__aeabi_dsub>
1a0032bc:	4632      	mov	r2, r6
1a0032be:	463b      	mov	r3, r7
1a0032c0:	f000 fd86 	bl	1a003dd0 <__aeabi_dmul>
1a0032c4:	a36e      	add	r3, pc, #440	; (adr r3, 1a003480 <__ieee754_pow+0x8f0>)
1a0032c6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0032ca:	f000 fbcb 	bl	1a003a64 <__adddf3>
1a0032ce:	4632      	mov	r2, r6
1a0032d0:	463b      	mov	r3, r7
1a0032d2:	f000 fd7d 	bl	1a003dd0 <__aeabi_dmul>
1a0032d6:	a36c      	add	r3, pc, #432	; (adr r3, 1a003488 <__ieee754_pow+0x8f8>)
1a0032d8:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0032dc:	f000 fbc0 	bl	1a003a60 <__aeabi_dsub>
1a0032e0:	4632      	mov	r2, r6
1a0032e2:	463b      	mov	r3, r7
1a0032e4:	f000 fd74 	bl	1a003dd0 <__aeabi_dmul>
1a0032e8:	a369      	add	r3, pc, #420	; (adr r3, 1a003490 <__ieee754_pow+0x900>)
1a0032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0032ee:	f000 fbb9 	bl	1a003a64 <__adddf3>
1a0032f2:	4632      	mov	r2, r6
1a0032f4:	463b      	mov	r3, r7
1a0032f6:	f000 fd6b 	bl	1a003dd0 <__aeabi_dmul>
1a0032fa:	4602      	mov	r2, r0
1a0032fc:	460b      	mov	r3, r1
1a0032fe:	4620      	mov	r0, r4
1a003300:	4629      	mov	r1, r5
1a003302:	f000 fbad 	bl	1a003a60 <__aeabi_dsub>
1a003306:	4606      	mov	r6, r0
1a003308:	460f      	mov	r7, r1
1a00330a:	4602      	mov	r2, r0
1a00330c:	460b      	mov	r3, r1
1a00330e:	4620      	mov	r0, r4
1a003310:	4629      	mov	r1, r5
1a003312:	f000 fd5d 	bl	1a003dd0 <__aeabi_dmul>
1a003316:	2200      	movs	r2, #0
1a003318:	e9cd 0100 	strd	r0, r1, [sp]
1a00331c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
1a003320:	4630      	mov	r0, r6
1a003322:	4639      	mov	r1, r7
1a003324:	f000 fb9c 	bl	1a003a60 <__aeabi_dsub>
1a003328:	4602      	mov	r2, r0
1a00332a:	460b      	mov	r3, r1
1a00332c:	e9dd 0100 	ldrd	r0, r1, [sp]
1a003330:	f000 fe78 	bl	1a004024 <__aeabi_ddiv>
1a003334:	4642      	mov	r2, r8
1a003336:	4606      	mov	r6, r0
1a003338:	460f      	mov	r7, r1
1a00333a:	464b      	mov	r3, r9
1a00333c:	4620      	mov	r0, r4
1a00333e:	4629      	mov	r1, r5
1a003340:	f000 fd46 	bl	1a003dd0 <__aeabi_dmul>
1a003344:	4642      	mov	r2, r8
1a003346:	464b      	mov	r3, r9
1a003348:	f000 fb8c 	bl	1a003a64 <__adddf3>
1a00334c:	4602      	mov	r2, r0
1a00334e:	460b      	mov	r3, r1
1a003350:	4630      	mov	r0, r6
1a003352:	4639      	mov	r1, r7
1a003354:	f000 fb84 	bl	1a003a60 <__aeabi_dsub>
1a003358:	4622      	mov	r2, r4
1a00335a:	462b      	mov	r3, r5
1a00335c:	f000 fb80 	bl	1a003a60 <__aeabi_dsub>
1a003360:	4602      	mov	r2, r0
1a003362:	460b      	mov	r3, r1
1a003364:	2000      	movs	r0, #0
1a003366:	4954      	ldr	r1, [pc, #336]	; (1a0034b8 <__ieee754_pow+0x928>)
1a003368:	f000 fb7a 	bl	1a003a60 <__aeabi_dsub>
1a00336c:	448a      	add	sl, r1
1a00336e:	f5ba 1f80 	cmp.w	sl, #1048576	; 0x100000
1a003372:	4602      	mov	r2, r0
1a003374:	460b      	mov	r3, r1
1a003376:	f2c0 8130 	blt.w	1a0035da <__ieee754_pow+0xa4a>
1a00337a:	4651      	mov	r1, sl
1a00337c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a003380:	f000 fd26 	bl	1a003dd0 <__aeabi_dmul>
1a003384:	e421      	b.n	1a002bca <__ieee754_pow+0x3a>
1a003386:	2e00      	cmp	r6, #0
1a003388:	f6ff ac45 	blt.w	1a002c16 <__ieee754_pow+0x86>
1a00338c:	ec49 8b10 	vmov	d0, r8, r9
1a003390:	b013      	add	sp, #76	; 0x4c
1a003392:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003396:	f000 b957 	b.w	1a003648 <__ieee754_sqrt>
1a00339a:	2f00      	cmp	r7, #0
1a00339c:	f6bf acd2 	bge.w	1a002d44 <__ieee754_pow+0x1b4>
1a0033a0:	e9dd 3400 	ldrd	r3, r4, [sp]
1a0033a4:	4618      	mov	r0, r3
1a0033a6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
1a0033aa:	e40e      	b.n	1a002bca <__ieee754_pow+0x3a>
1a0033ac:	4642      	mov	r2, r8
1a0033ae:	464b      	mov	r3, r9
1a0033b0:	2000      	movs	r0, #0
1a0033b2:	4941      	ldr	r1, [pc, #260]	; (1a0034b8 <__ieee754_pow+0x928>)
1a0033b4:	f000 fe36 	bl	1a004024 <__aeabi_ddiv>
1a0033b8:	e407      	b.n	1a002bca <__ieee754_pow+0x3a>
1a0033ba:	ed9f 7b37 	vldr	d7, [pc, #220]	; 1a003498 <__ieee754_pow+0x908>
1a0033be:	ed8d 7b02 	vstr	d7, [sp, #8]
1a0033c2:	e69f      	b.n	1a003104 <__ieee754_pow+0x574>
1a0033c4:	4b3d      	ldr	r3, [pc, #244]	; (1a0034bc <__ieee754_pow+0x92c>)
1a0033c6:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
1a0033ca:	4598      	cmp	r8, r3
1a0033cc:	f340 80e8 	ble.w	1a0035a0 <__ieee754_pow+0xa10>
1a0033d0:	4b3b      	ldr	r3, [pc, #236]	; (1a0034c0 <__ieee754_pow+0x930>)
1a0033d2:	440b      	add	r3, r1
1a0033d4:	4303      	orrs	r3, r0
1a0033d6:	d10a      	bne.n	1a0033ee <__ieee754_pow+0x85e>
1a0033d8:	4632      	mov	r2, r6
1a0033da:	463b      	mov	r3, r7
1a0033dc:	f000 fb40 	bl	1a003a60 <__aeabi_dsub>
1a0033e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
1a0033e4:	f000 ff7a 	bl	1a0042dc <__aeabi_dcmpge>
1a0033e8:	2800      	cmp	r0, #0
1a0033ea:	f43f aee6 	beq.w	1a0031ba <__ieee754_pow+0x62a>
1a0033ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a0033f2:	a32b      	add	r3, pc, #172	; (adr r3, 1a0034a0 <__ieee754_pow+0x910>)
1a0033f4:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0033f8:	f000 fcea 	bl	1a003dd0 <__aeabi_dmul>
1a0033fc:	a328      	add	r3, pc, #160	; (adr r3, 1a0034a0 <__ieee754_pow+0x910>)
1a0033fe:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003402:	f000 fce5 	bl	1a003dd0 <__aeabi_dmul>
1a003406:	f7ff bbe0 	b.w	1a002bca <__ieee754_pow+0x3a>
1a00340a:	f1bc 0f00 	cmp.w	ip, #0
1a00340e:	f040 80d0 	bne.w	1a0035b2 <__ieee754_pow+0xa22>
1a003412:	f1c3 0314 	rsb	r3, r3, #20
1a003416:	fa45 f203 	asr.w	r2, r5, r3
1a00341a:	fa02 f303 	lsl.w	r3, r2, r3
1a00341e:	42ab      	cmp	r3, r5
1a003420:	f000 80e3 	beq.w	1a0035ea <__ieee754_pow+0xa5a>
1a003424:	46e3      	mov	fp, ip
1a003426:	f7ff bbea 	b.w	1a002bfe <__ieee754_pow+0x6e>
1a00342a:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 1a0034a8 <__ieee754_pow+0x918>
1a00342e:	ed8d 7b08 	vstr	d7, [sp, #32]
1a003432:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a003436:	ed9f 7b04 	vldr	d7, [pc, #16]	; 1a003448 <__ieee754_pow+0x8b8>
1a00343a:	f04f 0800 	mov.w	r8, #0
1a00343e:	ed8d 7b06 	vstr	d7, [sp, #24]
1a003442:	e4c9      	b.n	1a002dd8 <__ieee754_pow+0x248>
1a003444:	2600      	movs	r6, #0
1a003446:	e4a4      	b.n	1a002d92 <__ieee754_pow+0x202>
1a003448:	00000000 	.word	0x00000000
1a00344c:	3ff00000 	.word	0x3ff00000
1a003450:	652b82fe 	.word	0x652b82fe
1a003454:	3c971547 	.word	0x3c971547
1a003458:	00000000 	.word	0x00000000
1a00345c:	3fe62e43 	.word	0x3fe62e43
1a003460:	fefa39ef 	.word	0xfefa39ef
1a003464:	3fe62e42 	.word	0x3fe62e42
1a003468:	0ca86c39 	.word	0x0ca86c39
1a00346c:	be205c61 	.word	0xbe205c61
1a003470:	72bea4d0 	.word	0x72bea4d0
1a003474:	3e663769 	.word	0x3e663769
1a003478:	c5d26bf1 	.word	0xc5d26bf1
1a00347c:	3ebbbd41 	.word	0x3ebbbd41
1a003480:	af25de2c 	.word	0xaf25de2c
1a003484:	3f11566a 	.word	0x3f11566a
1a003488:	16bebd93 	.word	0x16bebd93
1a00348c:	3f66c16c 	.word	0x3f66c16c
1a003490:	5555553e 	.word	0x5555553e
1a003494:	3fc55555 	.word	0x3fc55555
1a003498:	00000000 	.word	0x00000000
1a00349c:	bff00000 	.word	0xbff00000
1a0034a0:	c2f8f359 	.word	0xc2f8f359
1a0034a4:	01a56e1f 	.word	0x01a56e1f
	...
1a0034b0:	408fffff 	.word	0x408fffff
1a0034b4:	000fffff 	.word	0x000fffff
1a0034b8:	3ff00000 	.word	0x3ff00000
1a0034bc:	4090cbff 	.word	0x4090cbff
1a0034c0:	3f6f3400 	.word	0x3f6f3400
1a0034c4:	4b5c      	ldr	r3, [pc, #368]	; (1a003638 <__ieee754_pow+0xaa8>)
1a0034c6:	429c      	cmp	r4, r3
1a0034c8:	f77f ac3a 	ble.w	1a002d40 <__ieee754_pow+0x1b0>
1a0034cc:	4b5b      	ldr	r3, [pc, #364]	; (1a00363c <__ieee754_pow+0xaac>)
1a0034ce:	429c      	cmp	r4, r3
1a0034d0:	f73f abc3 	bgt.w	1a002c5a <__ieee754_pow+0xca>
1a0034d4:	2200      	movs	r2, #0
1a0034d6:	4b59      	ldr	r3, [pc, #356]	; (1a00363c <__ieee754_pow+0xaac>)
1a0034d8:	f000 fac2 	bl	1a003a60 <__aeabi_dsub>
1a0034dc:	a346      	add	r3, pc, #280	; (adr r3, 1a0035f8 <__ieee754_pow+0xa68>)
1a0034de:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0034e2:	4604      	mov	r4, r0
1a0034e4:	460d      	mov	r5, r1
1a0034e6:	f000 fc73 	bl	1a003dd0 <__aeabi_dmul>
1a0034ea:	a345      	add	r3, pc, #276	; (adr r3, 1a003600 <__ieee754_pow+0xa70>)
1a0034ec:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0034f0:	4680      	mov	r8, r0
1a0034f2:	4689      	mov	r9, r1
1a0034f4:	4620      	mov	r0, r4
1a0034f6:	4629      	mov	r1, r5
1a0034f8:	f000 fc6a 	bl	1a003dd0 <__aeabi_dmul>
1a0034fc:	2200      	movs	r2, #0
1a0034fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
1a003502:	4b4f      	ldr	r3, [pc, #316]	; (1a003640 <__ieee754_pow+0xab0>)
1a003504:	4620      	mov	r0, r4
1a003506:	4629      	mov	r1, r5
1a003508:	f000 fc62 	bl	1a003dd0 <__aeabi_dmul>
1a00350c:	4602      	mov	r2, r0
1a00350e:	460b      	mov	r3, r1
1a003510:	a13d      	add	r1, pc, #244	; (adr r1, 1a003608 <__ieee754_pow+0xa78>)
1a003512:	e9d1 0100 	ldrd	r0, r1, [r1]
1a003516:	f000 faa3 	bl	1a003a60 <__aeabi_dsub>
1a00351a:	4622      	mov	r2, r4
1a00351c:	462b      	mov	r3, r5
1a00351e:	f000 fc57 	bl	1a003dd0 <__aeabi_dmul>
1a003522:	4602      	mov	r2, r0
1a003524:	460b      	mov	r3, r1
1a003526:	2000      	movs	r0, #0
1a003528:	4946      	ldr	r1, [pc, #280]	; (1a003644 <__ieee754_pow+0xab4>)
1a00352a:	f000 fa99 	bl	1a003a60 <__aeabi_dsub>
1a00352e:	4622      	mov	r2, r4
1a003530:	4606      	mov	r6, r0
1a003532:	460f      	mov	r7, r1
1a003534:	462b      	mov	r3, r5
1a003536:	4620      	mov	r0, r4
1a003538:	4629      	mov	r1, r5
1a00353a:	f000 fc49 	bl	1a003dd0 <__aeabi_dmul>
1a00353e:	4602      	mov	r2, r0
1a003540:	460b      	mov	r3, r1
1a003542:	4630      	mov	r0, r6
1a003544:	4639      	mov	r1, r7
1a003546:	f000 fc43 	bl	1a003dd0 <__aeabi_dmul>
1a00354a:	a331      	add	r3, pc, #196	; (adr r3, 1a003610 <__ieee754_pow+0xa80>)
1a00354c:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003550:	f000 fc3e 	bl	1a003dd0 <__aeabi_dmul>
1a003554:	4602      	mov	r2, r0
1a003556:	460b      	mov	r3, r1
1a003558:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a00355c:	f000 fa80 	bl	1a003a60 <__aeabi_dsub>
1a003560:	4602      	mov	r2, r0
1a003562:	460b      	mov	r3, r1
1a003564:	4606      	mov	r6, r0
1a003566:	460f      	mov	r7, r1
1a003568:	4640      	mov	r0, r8
1a00356a:	4649      	mov	r1, r9
1a00356c:	f000 fa7a 	bl	1a003a64 <__adddf3>
1a003570:	2000      	movs	r0, #0
1a003572:	4604      	mov	r4, r0
1a003574:	460d      	mov	r5, r1
1a003576:	4642      	mov	r2, r8
1a003578:	464b      	mov	r3, r9
1a00357a:	e5af      	b.n	1a0030dc <__ieee754_pow+0x54c>
1a00357c:	4602      	mov	r2, r0
1a00357e:	460b      	mov	r3, r1
1a003580:	f7ff bbd5 	b.w	1a002d2e <__ieee754_pow+0x19e>
1a003584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
1a003588:	a323      	add	r3, pc, #140	; (adr r3, 1a003618 <__ieee754_pow+0xa88>)
1a00358a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00358e:	f000 fc1f 	bl	1a003dd0 <__aeabi_dmul>
1a003592:	a321      	add	r3, pc, #132	; (adr r3, 1a003618 <__ieee754_pow+0xa88>)
1a003594:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003598:	f000 fc1a 	bl	1a003dd0 <__aeabi_dmul>
1a00359c:	f7ff bb15 	b.w	1a002bca <__ieee754_pow+0x3a>
1a0035a0:	4b28      	ldr	r3, [pc, #160]	; (1a003644 <__ieee754_pow+0xab4>)
1a0035a2:	4598      	cmp	r8, r3
1a0035a4:	f73f ae09 	bgt.w	1a0031ba <__ieee754_pow+0x62a>
1a0035a8:	e9dd 2300 	ldrd	r2, r3, [sp]
1a0035ac:	4692      	mov	sl, r2
1a0035ae:	4693      	mov	fp, r2
1a0035b0:	e632      	b.n	1a003218 <__ieee754_pow+0x688>
1a0035b2:	f04f 0b00 	mov.w	fp, #0
1a0035b6:	f7ff bb2e 	b.w	1a002c16 <__ieee754_pow+0x86>
1a0035ba:	ed9f 7b19 	vldr	d7, [pc, #100]	; 1a003620 <__ieee754_pow+0xa90>
1a0035be:	ed8d 7b08 	vstr	d7, [sp, #32]
1a0035c2:	ed9f 7b19 	vldr	d7, [pc, #100]	; 1a003628 <__ieee754_pow+0xa98>
1a0035c6:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
1a0035ca:	ed9f 7b19 	vldr	d7, [pc, #100]	; 1a003630 <__ieee754_pow+0xaa0>
1a0035ce:	f44f 2880 	mov.w	r8, #262144	; 0x40000
1a0035d2:	ed8d 7b06 	vstr	d7, [sp, #24]
1a0035d6:	f7ff bbff 	b.w	1a002dd8 <__ieee754_pow+0x248>
1a0035da:	4658      	mov	r0, fp
1a0035dc:	ec43 2b10 	vmov	d0, r2, r3
1a0035e0:	f000 f9a2 	bl	1a003928 <scalbn>
1a0035e4:	ec51 0b10 	vmov	r0, r1, d0
1a0035e8:	e6c8      	b.n	1a00337c <__ieee754_pow+0x7ec>
1a0035ea:	f002 0201 	and.w	r2, r2, #1
1a0035ee:	f1c2 0b02 	rsb	fp, r2, #2
1a0035f2:	f7ff bb04 	b.w	1a002bfe <__ieee754_pow+0x6e>
1a0035f6:	bf00      	nop
1a0035f8:	60000000 	.word	0x60000000
1a0035fc:	3ff71547 	.word	0x3ff71547
1a003600:	f85ddf44 	.word	0xf85ddf44
1a003604:	3e54ae0b 	.word	0x3e54ae0b
1a003608:	55555555 	.word	0x55555555
1a00360c:	3fd55555 	.word	0x3fd55555
1a003610:	652b82fe 	.word	0x652b82fe
1a003614:	3ff71547 	.word	0x3ff71547
1a003618:	8800759c 	.word	0x8800759c
1a00361c:	7e37e43c 	.word	0x7e37e43c
1a003620:	40000000 	.word	0x40000000
1a003624:	3fe2b803 	.word	0x3fe2b803
1a003628:	43cfd006 	.word	0x43cfd006
1a00362c:	3e4cfdeb 	.word	0x3e4cfdeb
1a003630:	00000000 	.word	0x00000000
1a003634:	3ff80000 	.word	0x3ff80000
1a003638:	3feffffe 	.word	0x3feffffe
1a00363c:	3ff00000 	.word	0x3ff00000
1a003640:	3fd00000 	.word	0x3fd00000
1a003644:	3fe00000 	.word	0x3fe00000

1a003648 <__ieee754_sqrt>:
1a003648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00364c:	4a62      	ldr	r2, [pc, #392]	; (1a0037d8 <__ieee754_sqrt+0x190>)
1a00364e:	ec57 6b10 	vmov	r6, r7, d0
1a003652:	43ba      	bics	r2, r7
1a003654:	f000 8095 	beq.w	1a003782 <__ieee754_sqrt+0x13a>
1a003658:	2f00      	cmp	r7, #0
1a00365a:	463b      	mov	r3, r7
1a00365c:	ee10 1a10 	vmov	r1, s0
1a003660:	4634      	mov	r4, r6
1a003662:	dd54      	ble.n	1a00370e <__ieee754_sqrt+0xc6>
1a003664:	153f      	asrs	r7, r7, #20
1a003666:	f000 80af 	beq.w	1a0037c8 <__ieee754_sqrt+0x180>
1a00366a:	f3c3 0313 	ubfx	r3, r3, #0, #20
1a00366e:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
1a003672:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a003676:	0fe2      	lsrs	r2, r4, #31
1a003678:	07f9      	lsls	r1, r7, #31
1a00367a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a00367e:	ea4f 0544 	mov.w	r5, r4, lsl #1
1a003682:	d503      	bpl.n	1a00368c <__ieee754_sqrt+0x44>
1a003684:	0fed      	lsrs	r5, r5, #31
1a003686:	eb05 0343 	add.w	r3, r5, r3, lsl #1
1a00368a:	00a5      	lsls	r5, r4, #2
1a00368c:	2600      	movs	r6, #0
1a00368e:	107f      	asrs	r7, r7, #1
1a003690:	46b4      	mov	ip, r6
1a003692:	2216      	movs	r2, #22
1a003694:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
1a003698:	eb0c 0001 	add.w	r0, ip, r1
1a00369c:	4298      	cmp	r0, r3
1a00369e:	ea4f 74d5 	mov.w	r4, r5, lsr #31
1a0036a2:	ea4f 0545 	mov.w	r5, r5, lsl #1
1a0036a6:	dc03      	bgt.n	1a0036b0 <__ieee754_sqrt+0x68>
1a0036a8:	1a1b      	subs	r3, r3, r0
1a0036aa:	eb00 0c01 	add.w	ip, r0, r1
1a0036ae:	440e      	add	r6, r1
1a0036b0:	3a01      	subs	r2, #1
1a0036b2:	eb04 0343 	add.w	r3, r4, r3, lsl #1
1a0036b6:	ea4f 0151 	mov.w	r1, r1, lsr #1
1a0036ba:	d1ed      	bne.n	1a003698 <__ieee754_sqrt+0x50>
1a0036bc:	4610      	mov	r0, r2
1a0036be:	4696      	mov	lr, r2
1a0036c0:	2420      	movs	r4, #32
1a0036c2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a0036c6:	e009      	b.n	1a0036dc <__ieee754_sqrt+0x94>
1a0036c8:	d052      	beq.n	1a003770 <__ieee754_sqrt+0x128>
1a0036ca:	005b      	lsls	r3, r3, #1
1a0036cc:	3c01      	subs	r4, #1
1a0036ce:	eb03 73d5 	add.w	r3, r3, r5, lsr #31
1a0036d2:	ea4f 0252 	mov.w	r2, r2, lsr #1
1a0036d6:	ea4f 0545 	mov.w	r5, r5, lsl #1
1a0036da:	d036      	beq.n	1a00374a <__ieee754_sqrt+0x102>
1a0036dc:	4563      	cmp	r3, ip
1a0036de:	eb02 010e 	add.w	r1, r2, lr
1a0036e2:	ddf1      	ble.n	1a0036c8 <__ieee754_sqrt+0x80>
1a0036e4:	2900      	cmp	r1, #0
1a0036e6:	eb01 0e02 	add.w	lr, r1, r2
1a0036ea:	db0a      	blt.n	1a003702 <__ieee754_sqrt+0xba>
1a0036ec:	46e0      	mov	r8, ip
1a0036ee:	eba3 030c 	sub.w	r3, r3, ip
1a0036f2:	42a9      	cmp	r1, r5
1a0036f4:	bf88      	it	hi
1a0036f6:	f103 33ff 	addhi.w	r3, r3, #4294967295
1a0036fa:	1a6d      	subs	r5, r5, r1
1a0036fc:	4410      	add	r0, r2
1a0036fe:	46c4      	mov	ip, r8
1a003700:	e7e3      	b.n	1a0036ca <__ieee754_sqrt+0x82>
1a003702:	f1be 0f00 	cmp.w	lr, #0
1a003706:	dbf1      	blt.n	1a0036ec <__ieee754_sqrt+0xa4>
1a003708:	f10c 0801 	add.w	r8, ip, #1
1a00370c:	e7ef      	b.n	1a0036ee <__ieee754_sqrt+0xa6>
1a00370e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
1a003712:	4332      	orrs	r2, r6
1a003714:	d02a      	beq.n	1a00376c <__ieee754_sqrt+0x124>
1a003716:	2f00      	cmp	r7, #0
1a003718:	d149      	bne.n	1a0037ae <__ieee754_sqrt+0x166>
1a00371a:	0aca      	lsrs	r2, r1, #11
1a00371c:	3b15      	subs	r3, #21
1a00371e:	0549      	lsls	r1, r1, #21
1a003720:	2a00      	cmp	r2, #0
1a003722:	d0fa      	beq.n	1a00371a <__ieee754_sqrt+0xd2>
1a003724:	f412 1080 	ands.w	r0, r2, #1048576	; 0x100000
1a003728:	d001      	beq.n	1a00372e <__ieee754_sqrt+0xe6>
1a00372a:	e050      	b.n	1a0037ce <__ieee754_sqrt+0x186>
1a00372c:	4620      	mov	r0, r4
1a00372e:	0052      	lsls	r2, r2, #1
1a003730:	02d5      	lsls	r5, r2, #11
1a003732:	f100 0401 	add.w	r4, r0, #1
1a003736:	d5f9      	bpl.n	1a00372c <__ieee754_sqrt+0xe4>
1a003738:	f1c4 0520 	rsb	r5, r4, #32
1a00373c:	fa01 f404 	lsl.w	r4, r1, r4
1a003740:	40e9      	lsrs	r1, r5
1a003742:	1a1f      	subs	r7, r3, r0
1a003744:	ea41 0302 	orr.w	r3, r1, r2
1a003748:	e78f      	b.n	1a00366a <__ieee754_sqrt+0x22>
1a00374a:	432b      	orrs	r3, r5
1a00374c:	d129      	bne.n	1a0037a2 <__ieee754_sqrt+0x15a>
1a00374e:	0844      	lsrs	r4, r0, #1
1a003750:	1071      	asrs	r1, r6, #1
1a003752:	07f3      	lsls	r3, r6, #31
1a003754:	f101 517f 	add.w	r1, r1, #1069547520	; 0x3fc00000
1a003758:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
1a00375c:	bf48      	it	mi
1a00375e:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
1a003762:	eb01 5307 	add.w	r3, r1, r7, lsl #20
1a003766:	4622      	mov	r2, r4
1a003768:	ec43 2b10 	vmov	d0, r2, r3
1a00376c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003770:	42a9      	cmp	r1, r5
1a003772:	d8aa      	bhi.n	1a0036ca <__ieee754_sqrt+0x82>
1a003774:	2900      	cmp	r1, #0
1a003776:	eb01 0e02 	add.w	lr, r1, r2
1a00377a:	dbc2      	blt.n	1a003702 <__ieee754_sqrt+0xba>
1a00377c:	4698      	mov	r8, r3
1a00377e:	2300      	movs	r3, #0
1a003780:	e7bb      	b.n	1a0036fa <__ieee754_sqrt+0xb2>
1a003782:	ee10 2a10 	vmov	r2, s0
1a003786:	463b      	mov	r3, r7
1a003788:	ee10 0a10 	vmov	r0, s0
1a00378c:	4639      	mov	r1, r7
1a00378e:	f000 fb1f 	bl	1a003dd0 <__aeabi_dmul>
1a003792:	4632      	mov	r2, r6
1a003794:	463b      	mov	r3, r7
1a003796:	f000 f965 	bl	1a003a64 <__adddf3>
1a00379a:	ec41 0b10 	vmov	d0, r0, r1
1a00379e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0037a2:	1c42      	adds	r2, r0, #1
1a0037a4:	bf16      	itet	ne
1a0037a6:	1c42      	addne	r2, r0, #1
1a0037a8:	3601      	addeq	r6, #1
1a0037aa:	0854      	lsrne	r4, r2, #1
1a0037ac:	e7d0      	b.n	1a003750 <__ieee754_sqrt+0x108>
1a0037ae:	ee10 2a10 	vmov	r2, s0
1a0037b2:	4630      	mov	r0, r6
1a0037b4:	4639      	mov	r1, r7
1a0037b6:	f000 f953 	bl	1a003a60 <__aeabi_dsub>
1a0037ba:	4602      	mov	r2, r0
1a0037bc:	460b      	mov	r3, r1
1a0037be:	f000 fc31 	bl	1a004024 <__aeabi_ddiv>
1a0037c2:	ec41 0b10 	vmov	d0, r0, r1
1a0037c6:	e7d1      	b.n	1a00376c <__ieee754_sqrt+0x124>
1a0037c8:	461a      	mov	r2, r3
1a0037ca:	463b      	mov	r3, r7
1a0037cc:	e7aa      	b.n	1a003724 <__ieee754_sqrt+0xdc>
1a0037ce:	460c      	mov	r4, r1
1a0037d0:	2520      	movs	r5, #32
1a0037d2:	f04f 30ff 	mov.w	r0, #4294967295
1a0037d6:	e7b3      	b.n	1a003740 <__ieee754_sqrt+0xf8>
1a0037d8:	7ff00000 	.word	0x7ff00000

1a0037dc <fabs>:
1a0037dc:	ec51 0b10 	vmov	r0, r1, d0
1a0037e0:	ee10 2a10 	vmov	r2, s0
1a0037e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a0037e8:	ec43 2b10 	vmov	d0, r2, r3
1a0037ec:	4770      	bx	lr
1a0037ee:	bf00      	nop

1a0037f0 <finite>:
1a0037f0:	ee10 3a90 	vmov	r3, s1
1a0037f4:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
1a0037f8:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
1a0037fc:	0fc0      	lsrs	r0, r0, #31
1a0037fe:	4770      	bx	lr

1a003800 <matherr>:
1a003800:	2000      	movs	r0, #0
1a003802:	4770      	bx	lr
1a003804:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a003808 <nan>:
1a003808:	ed9f 0b01 	vldr	d0, [pc, #4]	; 1a003810 <nan+0x8>
1a00380c:	4770      	bx	lr
1a00380e:	bf00      	nop
1a003810:	00000000 	.word	0x00000000
1a003814:	7ff80000 	.word	0x7ff80000

1a003818 <rint>:
1a003818:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00381a:	ec51 0b10 	vmov	r0, r1, d0
1a00381e:	f3c1 550a 	ubfx	r5, r1, #20, #11
1a003822:	f2a5 32ff 	subw	r2, r5, #1023	; 0x3ff
1a003826:	2a13      	cmp	r2, #19
1a003828:	b083      	sub	sp, #12
1a00382a:	460b      	mov	r3, r1
1a00382c:	ea4f 76d1 	mov.w	r6, r1, lsr #31
1a003830:	ee10 4a10 	vmov	r4, s0
1a003834:	dc2f      	bgt.n	1a003896 <rint+0x7e>
1a003836:	2a00      	cmp	r2, #0
1a003838:	db4a      	blt.n	1a0038d0 <rint+0xb8>
1a00383a:	4d39      	ldr	r5, [pc, #228]	; (1a003920 <rint+0x108>)
1a00383c:	4115      	asrs	r5, r2
1a00383e:	ea01 0705 	and.w	r7, r1, r5
1a003842:	4307      	orrs	r7, r0
1a003844:	d023      	beq.n	1a00388e <rint+0x76>
1a003846:	086d      	lsrs	r5, r5, #1
1a003848:	4029      	ands	r1, r5
1a00384a:	430c      	orrs	r4, r1
1a00384c:	d00c      	beq.n	1a003868 <rint+0x50>
1a00384e:	f44f 2180 	mov.w	r1, #262144	; 0x40000
1a003852:	2a13      	cmp	r2, #19
1a003854:	ea23 0505 	bic.w	r5, r3, r5
1a003858:	fa41 f302 	asr.w	r3, r1, r2
1a00385c:	ea43 0305 	orr.w	r3, r3, r5
1a003860:	bf0c      	ite	eq
1a003862:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
1a003866:	2400      	movne	r4, #0
1a003868:	4a2e      	ldr	r2, [pc, #184]	; (1a003924 <rint+0x10c>)
1a00386a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
1a00386e:	4620      	mov	r0, r4
1a003870:	e9d6 4500 	ldrd	r4, r5, [r6]
1a003874:	4602      	mov	r2, r0
1a003876:	4629      	mov	r1, r5
1a003878:	4620      	mov	r0, r4
1a00387a:	f000 f8f3 	bl	1a003a64 <__adddf3>
1a00387e:	e9cd 0100 	strd	r0, r1, [sp]
1a003882:	4622      	mov	r2, r4
1a003884:	462b      	mov	r3, r5
1a003886:	e9dd 0100 	ldrd	r0, r1, [sp]
1a00388a:	f000 f8e9 	bl	1a003a60 <__aeabi_dsub>
1a00388e:	ec41 0b10 	vmov	d0, r0, r1
1a003892:	b003      	add	sp, #12
1a003894:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a003896:	2a33      	cmp	r2, #51	; 0x33
1a003898:	dd07      	ble.n	1a0038aa <rint+0x92>
1a00389a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
1a00389e:	d1f6      	bne.n	1a00388e <rint+0x76>
1a0038a0:	ee10 2a10 	vmov	r2, s0
1a0038a4:	f000 f8de 	bl	1a003a64 <__adddf3>
1a0038a8:	e7f1      	b.n	1a00388e <rint+0x76>
1a0038aa:	f2a5 4513 	subw	r5, r5, #1043	; 0x413
1a0038ae:	f04f 32ff 	mov.w	r2, #4294967295
1a0038b2:	40ea      	lsrs	r2, r5
1a0038b4:	4210      	tst	r0, r2
1a0038b6:	d0ea      	beq.n	1a00388e <rint+0x76>
1a0038b8:	0852      	lsrs	r2, r2, #1
1a0038ba:	4210      	tst	r0, r2
1a0038bc:	d0d4      	beq.n	1a003868 <rint+0x50>
1a0038be:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
1a0038c2:	ea24 0202 	bic.w	r2, r4, r2
1a0038c6:	fa41 f505 	asr.w	r5, r1, r5
1a0038ca:	ea42 0405 	orr.w	r4, r2, r5
1a0038ce:	e7cb      	b.n	1a003868 <rint+0x50>
1a0038d0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
1a0038d4:	4302      	orrs	r2, r0
1a0038d6:	d0da      	beq.n	1a00388e <rint+0x76>
1a0038d8:	f3c1 0213 	ubfx	r2, r1, #0, #20
1a0038dc:	4302      	orrs	r2, r0
1a0038de:	4254      	negs	r4, r2
1a0038e0:	4d10      	ldr	r5, [pc, #64]	; (1a003924 <rint+0x10c>)
1a0038e2:	4314      	orrs	r4, r2
1a0038e4:	0b24      	lsrs	r4, r4, #12
1a0038e6:	eb05 00c6 	add.w	r0, r5, r6, lsl #3
1a0038ea:	0c4f      	lsrs	r7, r1, #17
1a0038ec:	f404 2100 	and.w	r1, r4, #524288	; 0x80000
1a0038f0:	e9d0 4500 	ldrd	r4, r5, [r0]
1a0038f4:	047f      	lsls	r7, r7, #17
1a0038f6:	ee10 2a10 	vmov	r2, s0
1a0038fa:	ea41 0307 	orr.w	r3, r1, r7
1a0038fe:	4620      	mov	r0, r4
1a003900:	4629      	mov	r1, r5
1a003902:	f000 f8af 	bl	1a003a64 <__adddf3>
1a003906:	e9cd 0100 	strd	r0, r1, [sp]
1a00390a:	462b      	mov	r3, r5
1a00390c:	4622      	mov	r2, r4
1a00390e:	e9dd 0100 	ldrd	r0, r1, [sp]
1a003912:	f000 f8a5 	bl	1a003a60 <__aeabi_dsub>
1a003916:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
1a00391a:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
1a00391e:	e7b6      	b.n	1a00388e <rint+0x76>
1a003920:	000fffff 	.word	0x000fffff
1a003924:	1a0051f0 	.word	0x1a0051f0

1a003928 <scalbn>:
1a003928:	b538      	push	{r3, r4, r5, lr}
1a00392a:	ec53 2b10 	vmov	r2, r3, d0
1a00392e:	f3c3 510a 	ubfx	r1, r3, #20, #11
1a003932:	461c      	mov	r4, r3
1a003934:	4605      	mov	r5, r0
1a003936:	bb29      	cbnz	r1, 1a003984 <scalbn+0x5c>
1a003938:	ee10 1a10 	vmov	r1, s0
1a00393c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
1a003940:	4321      	orrs	r1, r4
1a003942:	d01e      	beq.n	1a003982 <scalbn+0x5a>
1a003944:	4619      	mov	r1, r3
1a003946:	2200      	movs	r2, #0
1a003948:	4b39      	ldr	r3, [pc, #228]	; (1a003a30 <scalbn+0x108>)
1a00394a:	4c3a      	ldr	r4, [pc, #232]	; (1a003a34 <scalbn+0x10c>)
1a00394c:	ee10 0a10 	vmov	r0, s0
1a003950:	f000 fa3e 	bl	1a003dd0 <__aeabi_dmul>
1a003954:	42a5      	cmp	r5, r4
1a003956:	4602      	mov	r2, r0
1a003958:	460b      	mov	r3, r1
1a00395a:	db36      	blt.n	1a0039ca <scalbn+0xa2>
1a00395c:	460c      	mov	r4, r1
1a00395e:	f3c1 510a 	ubfx	r1, r1, #20, #11
1a003962:	3936      	subs	r1, #54	; 0x36
1a003964:	4429      	add	r1, r5
1a003966:	f240 70fe 	movw	r0, #2046	; 0x7fe
1a00396a:	4281      	cmp	r1, r0
1a00396c:	dc35      	bgt.n	1a0039da <scalbn+0xb2>
1a00396e:	2900      	cmp	r1, #0
1a003970:	dd14      	ble.n	1a00399c <scalbn+0x74>
1a003972:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
1a003976:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
1a00397a:	ea44 5301 	orr.w	r3, r4, r1, lsl #20
1a00397e:	ec43 2b10 	vmov	d0, r2, r3
1a003982:	bd38      	pop	{r3, r4, r5, pc}
1a003984:	f240 70ff 	movw	r0, #2047	; 0x7ff
1a003988:	4281      	cmp	r1, r0
1a00398a:	d1eb      	bne.n	1a003964 <scalbn+0x3c>
1a00398c:	ee10 0a10 	vmov	r0, s0
1a003990:	4619      	mov	r1, r3
1a003992:	f000 f867 	bl	1a003a64 <__adddf3>
1a003996:	ec41 0b10 	vmov	d0, r0, r1
1a00399a:	bd38      	pop	{r3, r4, r5, pc}
1a00399c:	f111 0f35 	cmn.w	r1, #53	; 0x35
1a0039a0:	da1e      	bge.n	1a0039e0 <scalbn+0xb8>
1a0039a2:	f24c 3150 	movw	r1, #50000	; 0xc350
1a0039a6:	428d      	cmp	r5, r1
1a0039a8:	ec43 2b11 	vmov	d1, r2, r3
1a0039ac:	dd28      	ble.n	1a003a00 <scalbn+0xd8>
1a0039ae:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 1a003a20 <scalbn+0xf8>
1a0039b2:	f000 f843 	bl	1a003a3c <copysign>
1a0039b6:	a31a      	add	r3, pc, #104	; (adr r3, 1a003a20 <scalbn+0xf8>)
1a0039b8:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0039bc:	ec51 0b10 	vmov	r0, r1, d0
1a0039c0:	f000 fa06 	bl	1a003dd0 <__aeabi_dmul>
1a0039c4:	ec41 0b10 	vmov	d0, r0, r1
1a0039c8:	bd38      	pop	{r3, r4, r5, pc}
1a0039ca:	a317      	add	r3, pc, #92	; (adr r3, 1a003a28 <scalbn+0x100>)
1a0039cc:	e9d3 2300 	ldrd	r2, r3, [r3]
1a0039d0:	f000 f9fe 	bl	1a003dd0 <__aeabi_dmul>
1a0039d4:	ec41 0b10 	vmov	d0, r0, r1
1a0039d8:	bd38      	pop	{r3, r4, r5, pc}
1a0039da:	ec43 2b11 	vmov	d1, r2, r3
1a0039de:	e7e6      	b.n	1a0039ae <scalbn+0x86>
1a0039e0:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
1a0039e4:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
1a0039e8:	3136      	adds	r1, #54	; 0x36
1a0039ea:	ea44 5301 	orr.w	r3, r4, r1, lsl #20
1a0039ee:	4610      	mov	r0, r2
1a0039f0:	4619      	mov	r1, r3
1a0039f2:	2200      	movs	r2, #0
1a0039f4:	4b10      	ldr	r3, [pc, #64]	; (1a003a38 <scalbn+0x110>)
1a0039f6:	f000 f9eb 	bl	1a003dd0 <__aeabi_dmul>
1a0039fa:	ec41 0b10 	vmov	d0, r0, r1
1a0039fe:	bd38      	pop	{r3, r4, r5, pc}
1a003a00:	ed9f 0b09 	vldr	d0, [pc, #36]	; 1a003a28 <scalbn+0x100>
1a003a04:	f000 f81a 	bl	1a003a3c <copysign>
1a003a08:	a307      	add	r3, pc, #28	; (adr r3, 1a003a28 <scalbn+0x100>)
1a003a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003a0e:	ec51 0b10 	vmov	r0, r1, d0
1a003a12:	f000 f9dd 	bl	1a003dd0 <__aeabi_dmul>
1a003a16:	ec41 0b10 	vmov	d0, r0, r1
1a003a1a:	bd38      	pop	{r3, r4, r5, pc}
1a003a1c:	f3af 8000 	nop.w
1a003a20:	8800759c 	.word	0x8800759c
1a003a24:	7e37e43c 	.word	0x7e37e43c
1a003a28:	c2f8f359 	.word	0xc2f8f359
1a003a2c:	01a56e1f 	.word	0x01a56e1f
1a003a30:	43500000 	.word	0x43500000
1a003a34:	ffff3cb0 	.word	0xffff3cb0
1a003a38:	3c900000 	.word	0x3c900000

1a003a3c <copysign>:
1a003a3c:	ec53 2b10 	vmov	r2, r3, d0
1a003a40:	ee11 0a90 	vmov	r0, s3
1a003a44:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
1a003a48:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
1a003a4c:	ea41 0300 	orr.w	r3, r1, r0
1a003a50:	ec43 2b10 	vmov	d0, r2, r3
1a003a54:	4770      	bx	lr
1a003a56:	bf00      	nop

1a003a58 <__aeabi_drsub>:
1a003a58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a003a5c:	e002      	b.n	1a003a64 <__adddf3>
1a003a5e:	bf00      	nop

1a003a60 <__aeabi_dsub>:
1a003a60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a003a64 <__adddf3>:
1a003a64:	b530      	push	{r4, r5, lr}
1a003a66:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a003a6a:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a003a6e:	ea94 0f05 	teq	r4, r5
1a003a72:	bf08      	it	eq
1a003a74:	ea90 0f02 	teqeq	r0, r2
1a003a78:	bf1f      	itttt	ne
1a003a7a:	ea54 0c00 	orrsne.w	ip, r4, r0
1a003a7e:	ea55 0c02 	orrsne.w	ip, r5, r2
1a003a82:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a003a86:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a003a8a:	f000 80e2 	beq.w	1a003c52 <__adddf3+0x1ee>
1a003a8e:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a003a92:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a003a96:	bfb8      	it	lt
1a003a98:	426d      	neglt	r5, r5
1a003a9a:	dd0c      	ble.n	1a003ab6 <__adddf3+0x52>
1a003a9c:	442c      	add	r4, r5
1a003a9e:	ea80 0202 	eor.w	r2, r0, r2
1a003aa2:	ea81 0303 	eor.w	r3, r1, r3
1a003aa6:	ea82 0000 	eor.w	r0, r2, r0
1a003aaa:	ea83 0101 	eor.w	r1, r3, r1
1a003aae:	ea80 0202 	eor.w	r2, r0, r2
1a003ab2:	ea81 0303 	eor.w	r3, r1, r3
1a003ab6:	2d36      	cmp	r5, #54	; 0x36
1a003ab8:	bf88      	it	hi
1a003aba:	bd30      	pophi	{r4, r5, pc}
1a003abc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a003ac0:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a003ac4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a003ac8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a003acc:	d002      	beq.n	1a003ad4 <__adddf3+0x70>
1a003ace:	4240      	negs	r0, r0
1a003ad0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a003ad4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a003ad8:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a003adc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a003ae0:	d002      	beq.n	1a003ae8 <__adddf3+0x84>
1a003ae2:	4252      	negs	r2, r2
1a003ae4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a003ae8:	ea94 0f05 	teq	r4, r5
1a003aec:	f000 80a7 	beq.w	1a003c3e <__adddf3+0x1da>
1a003af0:	f1a4 0401 	sub.w	r4, r4, #1
1a003af4:	f1d5 0e20 	rsbs	lr, r5, #32
1a003af8:	db0d      	blt.n	1a003b16 <__adddf3+0xb2>
1a003afa:	fa02 fc0e 	lsl.w	ip, r2, lr
1a003afe:	fa22 f205 	lsr.w	r2, r2, r5
1a003b02:	1880      	adds	r0, r0, r2
1a003b04:	f141 0100 	adc.w	r1, r1, #0
1a003b08:	fa03 f20e 	lsl.w	r2, r3, lr
1a003b0c:	1880      	adds	r0, r0, r2
1a003b0e:	fa43 f305 	asr.w	r3, r3, r5
1a003b12:	4159      	adcs	r1, r3
1a003b14:	e00e      	b.n	1a003b34 <__adddf3+0xd0>
1a003b16:	f1a5 0520 	sub.w	r5, r5, #32
1a003b1a:	f10e 0e20 	add.w	lr, lr, #32
1a003b1e:	2a01      	cmp	r2, #1
1a003b20:	fa03 fc0e 	lsl.w	ip, r3, lr
1a003b24:	bf28      	it	cs
1a003b26:	f04c 0c02 	orrcs.w	ip, ip, #2
1a003b2a:	fa43 f305 	asr.w	r3, r3, r5
1a003b2e:	18c0      	adds	r0, r0, r3
1a003b30:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a003b34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003b38:	d507      	bpl.n	1a003b4a <__adddf3+0xe6>
1a003b3a:	f04f 0e00 	mov.w	lr, #0
1a003b3e:	f1dc 0c00 	rsbs	ip, ip, #0
1a003b42:	eb7e 0000 	sbcs.w	r0, lr, r0
1a003b46:	eb6e 0101 	sbc.w	r1, lr, r1
1a003b4a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a003b4e:	d31b      	bcc.n	1a003b88 <__adddf3+0x124>
1a003b50:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a003b54:	d30c      	bcc.n	1a003b70 <__adddf3+0x10c>
1a003b56:	0849      	lsrs	r1, r1, #1
1a003b58:	ea5f 0030 	movs.w	r0, r0, rrx
1a003b5c:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a003b60:	f104 0401 	add.w	r4, r4, #1
1a003b64:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a003b68:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a003b6c:	f080 809a 	bcs.w	1a003ca4 <__adddf3+0x240>
1a003b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a003b74:	bf08      	it	eq
1a003b76:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a003b7a:	f150 0000 	adcs.w	r0, r0, #0
1a003b7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a003b82:	ea41 0105 	orr.w	r1, r1, r5
1a003b86:	bd30      	pop	{r4, r5, pc}
1a003b88:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a003b8c:	4140      	adcs	r0, r0
1a003b8e:	eb41 0101 	adc.w	r1, r1, r1
1a003b92:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a003b96:	f1a4 0401 	sub.w	r4, r4, #1
1a003b9a:	d1e9      	bne.n	1a003b70 <__adddf3+0x10c>
1a003b9c:	f091 0f00 	teq	r1, #0
1a003ba0:	bf04      	itt	eq
1a003ba2:	4601      	moveq	r1, r0
1a003ba4:	2000      	moveq	r0, #0
1a003ba6:	fab1 f381 	clz	r3, r1
1a003baa:	bf08      	it	eq
1a003bac:	3320      	addeq	r3, #32
1a003bae:	f1a3 030b 	sub.w	r3, r3, #11
1a003bb2:	f1b3 0220 	subs.w	r2, r3, #32
1a003bb6:	da0c      	bge.n	1a003bd2 <__adddf3+0x16e>
1a003bb8:	320c      	adds	r2, #12
1a003bba:	dd08      	ble.n	1a003bce <__adddf3+0x16a>
1a003bbc:	f102 0c14 	add.w	ip, r2, #20
1a003bc0:	f1c2 020c 	rsb	r2, r2, #12
1a003bc4:	fa01 f00c 	lsl.w	r0, r1, ip
1a003bc8:	fa21 f102 	lsr.w	r1, r1, r2
1a003bcc:	e00c      	b.n	1a003be8 <__adddf3+0x184>
1a003bce:	f102 0214 	add.w	r2, r2, #20
1a003bd2:	bfd8      	it	le
1a003bd4:	f1c2 0c20 	rsble	ip, r2, #32
1a003bd8:	fa01 f102 	lsl.w	r1, r1, r2
1a003bdc:	fa20 fc0c 	lsr.w	ip, r0, ip
1a003be0:	bfdc      	itt	le
1a003be2:	ea41 010c 	orrle.w	r1, r1, ip
1a003be6:	4090      	lslle	r0, r2
1a003be8:	1ae4      	subs	r4, r4, r3
1a003bea:	bfa2      	ittt	ge
1a003bec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a003bf0:	4329      	orrge	r1, r5
1a003bf2:	bd30      	popge	{r4, r5, pc}
1a003bf4:	ea6f 0404 	mvn.w	r4, r4
1a003bf8:	3c1f      	subs	r4, #31
1a003bfa:	da1c      	bge.n	1a003c36 <__adddf3+0x1d2>
1a003bfc:	340c      	adds	r4, #12
1a003bfe:	dc0e      	bgt.n	1a003c1e <__adddf3+0x1ba>
1a003c00:	f104 0414 	add.w	r4, r4, #20
1a003c04:	f1c4 0220 	rsb	r2, r4, #32
1a003c08:	fa20 f004 	lsr.w	r0, r0, r4
1a003c0c:	fa01 f302 	lsl.w	r3, r1, r2
1a003c10:	ea40 0003 	orr.w	r0, r0, r3
1a003c14:	fa21 f304 	lsr.w	r3, r1, r4
1a003c18:	ea45 0103 	orr.w	r1, r5, r3
1a003c1c:	bd30      	pop	{r4, r5, pc}
1a003c1e:	f1c4 040c 	rsb	r4, r4, #12
1a003c22:	f1c4 0220 	rsb	r2, r4, #32
1a003c26:	fa20 f002 	lsr.w	r0, r0, r2
1a003c2a:	fa01 f304 	lsl.w	r3, r1, r4
1a003c2e:	ea40 0003 	orr.w	r0, r0, r3
1a003c32:	4629      	mov	r1, r5
1a003c34:	bd30      	pop	{r4, r5, pc}
1a003c36:	fa21 f004 	lsr.w	r0, r1, r4
1a003c3a:	4629      	mov	r1, r5
1a003c3c:	bd30      	pop	{r4, r5, pc}
1a003c3e:	f094 0f00 	teq	r4, #0
1a003c42:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a003c46:	bf06      	itte	eq
1a003c48:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a003c4c:	3401      	addeq	r4, #1
1a003c4e:	3d01      	subne	r5, #1
1a003c50:	e74e      	b.n	1a003af0 <__adddf3+0x8c>
1a003c52:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a003c56:	bf18      	it	ne
1a003c58:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a003c5c:	d029      	beq.n	1a003cb2 <__adddf3+0x24e>
1a003c5e:	ea94 0f05 	teq	r4, r5
1a003c62:	bf08      	it	eq
1a003c64:	ea90 0f02 	teqeq	r0, r2
1a003c68:	d005      	beq.n	1a003c76 <__adddf3+0x212>
1a003c6a:	ea54 0c00 	orrs.w	ip, r4, r0
1a003c6e:	bf04      	itt	eq
1a003c70:	4619      	moveq	r1, r3
1a003c72:	4610      	moveq	r0, r2
1a003c74:	bd30      	pop	{r4, r5, pc}
1a003c76:	ea91 0f03 	teq	r1, r3
1a003c7a:	bf1e      	ittt	ne
1a003c7c:	2100      	movne	r1, #0
1a003c7e:	2000      	movne	r0, #0
1a003c80:	bd30      	popne	{r4, r5, pc}
1a003c82:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a003c86:	d105      	bne.n	1a003c94 <__adddf3+0x230>
1a003c88:	0040      	lsls	r0, r0, #1
1a003c8a:	4149      	adcs	r1, r1
1a003c8c:	bf28      	it	cs
1a003c8e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a003c92:	bd30      	pop	{r4, r5, pc}
1a003c94:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a003c98:	bf3c      	itt	cc
1a003c9a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a003c9e:	bd30      	popcc	{r4, r5, pc}
1a003ca0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003ca4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a003ca8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a003cac:	f04f 0000 	mov.w	r0, #0
1a003cb0:	bd30      	pop	{r4, r5, pc}
1a003cb2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a003cb6:	bf1a      	itte	ne
1a003cb8:	4619      	movne	r1, r3
1a003cba:	4610      	movne	r0, r2
1a003cbc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a003cc0:	bf1c      	itt	ne
1a003cc2:	460b      	movne	r3, r1
1a003cc4:	4602      	movne	r2, r0
1a003cc6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a003cca:	bf06      	itte	eq
1a003ccc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a003cd0:	ea91 0f03 	teqeq	r1, r3
1a003cd4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a003cd8:	bd30      	pop	{r4, r5, pc}
1a003cda:	bf00      	nop

1a003cdc <__aeabi_ui2d>:
1a003cdc:	f090 0f00 	teq	r0, #0
1a003ce0:	bf04      	itt	eq
1a003ce2:	2100      	moveq	r1, #0
1a003ce4:	4770      	bxeq	lr
1a003ce6:	b530      	push	{r4, r5, lr}
1a003ce8:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a003cec:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a003cf0:	f04f 0500 	mov.w	r5, #0
1a003cf4:	f04f 0100 	mov.w	r1, #0
1a003cf8:	e750      	b.n	1a003b9c <__adddf3+0x138>
1a003cfa:	bf00      	nop

1a003cfc <__aeabi_i2d>:
1a003cfc:	f090 0f00 	teq	r0, #0
1a003d00:	bf04      	itt	eq
1a003d02:	2100      	moveq	r1, #0
1a003d04:	4770      	bxeq	lr
1a003d06:	b530      	push	{r4, r5, lr}
1a003d08:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a003d0c:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a003d10:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a003d14:	bf48      	it	mi
1a003d16:	4240      	negmi	r0, r0
1a003d18:	f04f 0100 	mov.w	r1, #0
1a003d1c:	e73e      	b.n	1a003b9c <__adddf3+0x138>
1a003d1e:	bf00      	nop

1a003d20 <__aeabi_f2d>:
1a003d20:	0042      	lsls	r2, r0, #1
1a003d22:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a003d26:	ea4f 0131 	mov.w	r1, r1, rrx
1a003d2a:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a003d2e:	bf1f      	itttt	ne
1a003d30:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a003d34:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a003d38:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a003d3c:	4770      	bxne	lr
1a003d3e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a003d42:	bf08      	it	eq
1a003d44:	4770      	bxeq	lr
1a003d46:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a003d4a:	bf04      	itt	eq
1a003d4c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a003d50:	4770      	bxeq	lr
1a003d52:	b530      	push	{r4, r5, lr}
1a003d54:	f44f 7460 	mov.w	r4, #896	; 0x380
1a003d58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003d5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a003d60:	e71c      	b.n	1a003b9c <__adddf3+0x138>
1a003d62:	bf00      	nop

1a003d64 <__aeabi_ul2d>:
1a003d64:	ea50 0201 	orrs.w	r2, r0, r1
1a003d68:	bf08      	it	eq
1a003d6a:	4770      	bxeq	lr
1a003d6c:	b530      	push	{r4, r5, lr}
1a003d6e:	f04f 0500 	mov.w	r5, #0
1a003d72:	e00a      	b.n	1a003d8a <__aeabi_l2d+0x16>

1a003d74 <__aeabi_l2d>:
1a003d74:	ea50 0201 	orrs.w	r2, r0, r1
1a003d78:	bf08      	it	eq
1a003d7a:	4770      	bxeq	lr
1a003d7c:	b530      	push	{r4, r5, lr}
1a003d7e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a003d82:	d502      	bpl.n	1a003d8a <__aeabi_l2d+0x16>
1a003d84:	4240      	negs	r0, r0
1a003d86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a003d8a:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a003d8e:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a003d92:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a003d96:	f43f aed8 	beq.w	1a003b4a <__adddf3+0xe6>
1a003d9a:	f04f 0203 	mov.w	r2, #3
1a003d9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a003da2:	bf18      	it	ne
1a003da4:	3203      	addne	r2, #3
1a003da6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a003daa:	bf18      	it	ne
1a003dac:	3203      	addne	r2, #3
1a003dae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a003db2:	f1c2 0320 	rsb	r3, r2, #32
1a003db6:	fa00 fc03 	lsl.w	ip, r0, r3
1a003dba:	fa20 f002 	lsr.w	r0, r0, r2
1a003dbe:	fa01 fe03 	lsl.w	lr, r1, r3
1a003dc2:	ea40 000e 	orr.w	r0, r0, lr
1a003dc6:	fa21 f102 	lsr.w	r1, r1, r2
1a003dca:	4414      	add	r4, r2
1a003dcc:	e6bd      	b.n	1a003b4a <__adddf3+0xe6>
1a003dce:	bf00      	nop

1a003dd0 <__aeabi_dmul>:
1a003dd0:	b570      	push	{r4, r5, r6, lr}
1a003dd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a003dd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a003dda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a003dde:	bf1d      	ittte	ne
1a003de0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a003de4:	ea94 0f0c 	teqne	r4, ip
1a003de8:	ea95 0f0c 	teqne	r5, ip
1a003dec:	f000 f8de 	bleq	1a003fac <__aeabi_dmul+0x1dc>
1a003df0:	442c      	add	r4, r5
1a003df2:	ea81 0603 	eor.w	r6, r1, r3
1a003df6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
1a003dfa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
1a003dfe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
1a003e02:	bf18      	it	ne
1a003e04:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1a003e08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a003e0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a003e10:	d038      	beq.n	1a003e84 <__aeabi_dmul+0xb4>
1a003e12:	fba0 ce02 	umull	ip, lr, r0, r2
1a003e16:	f04f 0500 	mov.w	r5, #0
1a003e1a:	fbe1 e502 	umlal	lr, r5, r1, r2
1a003e1e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
1a003e22:	fbe0 e503 	umlal	lr, r5, r0, r3
1a003e26:	f04f 0600 	mov.w	r6, #0
1a003e2a:	fbe1 5603 	umlal	r5, r6, r1, r3
1a003e2e:	f09c 0f00 	teq	ip, #0
1a003e32:	bf18      	it	ne
1a003e34:	f04e 0e01 	orrne.w	lr, lr, #1
1a003e38:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
1a003e3c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
1a003e40:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
1a003e44:	d204      	bcs.n	1a003e50 <__aeabi_dmul+0x80>
1a003e46:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1a003e4a:	416d      	adcs	r5, r5
1a003e4c:	eb46 0606 	adc.w	r6, r6, r6
1a003e50:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1a003e54:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1a003e58:	ea4f 20c5 	mov.w	r0, r5, lsl #11
1a003e5c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
1a003e60:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1a003e64:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a003e68:	bf88      	it	hi
1a003e6a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a003e6e:	d81e      	bhi.n	1a003eae <__aeabi_dmul+0xde>
1a003e70:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1a003e74:	bf08      	it	eq
1a003e76:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1a003e7a:	f150 0000 	adcs.w	r0, r0, #0
1a003e7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a003e82:	bd70      	pop	{r4, r5, r6, pc}
1a003e84:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
1a003e88:	ea46 0101 	orr.w	r1, r6, r1
1a003e8c:	ea40 0002 	orr.w	r0, r0, r2
1a003e90:	ea81 0103 	eor.w	r1, r1, r3
1a003e94:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1a003e98:	bfc2      	ittt	gt
1a003e9a:	ebd4 050c 	rsbsgt	r5, r4, ip
1a003e9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a003ea2:	bd70      	popgt	{r4, r5, r6, pc}
1a003ea4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a003ea8:	f04f 0e00 	mov.w	lr, #0
1a003eac:	3c01      	subs	r4, #1
1a003eae:	f300 80ab 	bgt.w	1a004008 <__aeabi_dmul+0x238>
1a003eb2:	f114 0f36 	cmn.w	r4, #54	; 0x36
1a003eb6:	bfde      	ittt	le
1a003eb8:	2000      	movle	r0, #0
1a003eba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
1a003ebe:	bd70      	pople	{r4, r5, r6, pc}
1a003ec0:	f1c4 0400 	rsb	r4, r4, #0
1a003ec4:	3c20      	subs	r4, #32
1a003ec6:	da35      	bge.n	1a003f34 <__aeabi_dmul+0x164>
1a003ec8:	340c      	adds	r4, #12
1a003eca:	dc1b      	bgt.n	1a003f04 <__aeabi_dmul+0x134>
1a003ecc:	f104 0414 	add.w	r4, r4, #20
1a003ed0:	f1c4 0520 	rsb	r5, r4, #32
1a003ed4:	fa00 f305 	lsl.w	r3, r0, r5
1a003ed8:	fa20 f004 	lsr.w	r0, r0, r4
1a003edc:	fa01 f205 	lsl.w	r2, r1, r5
1a003ee0:	ea40 0002 	orr.w	r0, r0, r2
1a003ee4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
1a003ee8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a003eec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a003ef0:	fa21 f604 	lsr.w	r6, r1, r4
1a003ef4:	eb42 0106 	adc.w	r1, r2, r6
1a003ef8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a003efc:	bf08      	it	eq
1a003efe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a003f02:	bd70      	pop	{r4, r5, r6, pc}
1a003f04:	f1c4 040c 	rsb	r4, r4, #12
1a003f08:	f1c4 0520 	rsb	r5, r4, #32
1a003f0c:	fa00 f304 	lsl.w	r3, r0, r4
1a003f10:	fa20 f005 	lsr.w	r0, r0, r5
1a003f14:	fa01 f204 	lsl.w	r2, r1, r4
1a003f18:	ea40 0002 	orr.w	r0, r0, r2
1a003f1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a003f20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a003f24:	f141 0100 	adc.w	r1, r1, #0
1a003f28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a003f2c:	bf08      	it	eq
1a003f2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a003f32:	bd70      	pop	{r4, r5, r6, pc}
1a003f34:	f1c4 0520 	rsb	r5, r4, #32
1a003f38:	fa00 f205 	lsl.w	r2, r0, r5
1a003f3c:	ea4e 0e02 	orr.w	lr, lr, r2
1a003f40:	fa20 f304 	lsr.w	r3, r0, r4
1a003f44:	fa01 f205 	lsl.w	r2, r1, r5
1a003f48:	ea43 0302 	orr.w	r3, r3, r2
1a003f4c:	fa21 f004 	lsr.w	r0, r1, r4
1a003f50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a003f54:	fa21 f204 	lsr.w	r2, r1, r4
1a003f58:	ea20 0002 	bic.w	r0, r0, r2
1a003f5c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
1a003f60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a003f64:	bf08      	it	eq
1a003f66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a003f6a:	bd70      	pop	{r4, r5, r6, pc}
1a003f6c:	f094 0f00 	teq	r4, #0
1a003f70:	d10f      	bne.n	1a003f92 <__aeabi_dmul+0x1c2>
1a003f72:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1a003f76:	0040      	lsls	r0, r0, #1
1a003f78:	eb41 0101 	adc.w	r1, r1, r1
1a003f7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a003f80:	bf08      	it	eq
1a003f82:	3c01      	subeq	r4, #1
1a003f84:	d0f7      	beq.n	1a003f76 <__aeabi_dmul+0x1a6>
1a003f86:	ea41 0106 	orr.w	r1, r1, r6
1a003f8a:	f095 0f00 	teq	r5, #0
1a003f8e:	bf18      	it	ne
1a003f90:	4770      	bxne	lr
1a003f92:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1a003f96:	0052      	lsls	r2, r2, #1
1a003f98:	eb43 0303 	adc.w	r3, r3, r3
1a003f9c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
1a003fa0:	bf08      	it	eq
1a003fa2:	3d01      	subeq	r5, #1
1a003fa4:	d0f7      	beq.n	1a003f96 <__aeabi_dmul+0x1c6>
1a003fa6:	ea43 0306 	orr.w	r3, r3, r6
1a003faa:	4770      	bx	lr
1a003fac:	ea94 0f0c 	teq	r4, ip
1a003fb0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a003fb4:	bf18      	it	ne
1a003fb6:	ea95 0f0c 	teqne	r5, ip
1a003fba:	d00c      	beq.n	1a003fd6 <__aeabi_dmul+0x206>
1a003fbc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a003fc0:	bf18      	it	ne
1a003fc2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a003fc6:	d1d1      	bne.n	1a003f6c <__aeabi_dmul+0x19c>
1a003fc8:	ea81 0103 	eor.w	r1, r1, r3
1a003fcc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a003fd0:	f04f 0000 	mov.w	r0, #0
1a003fd4:	bd70      	pop	{r4, r5, r6, pc}
1a003fd6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a003fda:	bf06      	itte	eq
1a003fdc:	4610      	moveq	r0, r2
1a003fde:	4619      	moveq	r1, r3
1a003fe0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a003fe4:	d019      	beq.n	1a00401a <__aeabi_dmul+0x24a>
1a003fe6:	ea94 0f0c 	teq	r4, ip
1a003fea:	d102      	bne.n	1a003ff2 <__aeabi_dmul+0x222>
1a003fec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
1a003ff0:	d113      	bne.n	1a00401a <__aeabi_dmul+0x24a>
1a003ff2:	ea95 0f0c 	teq	r5, ip
1a003ff6:	d105      	bne.n	1a004004 <__aeabi_dmul+0x234>
1a003ff8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
1a003ffc:	bf1c      	itt	ne
1a003ffe:	4610      	movne	r0, r2
1a004000:	4619      	movne	r1, r3
1a004002:	d10a      	bne.n	1a00401a <__aeabi_dmul+0x24a>
1a004004:	ea81 0103 	eor.w	r1, r1, r3
1a004008:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a00400c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a004010:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a004014:	f04f 0000 	mov.w	r0, #0
1a004018:	bd70      	pop	{r4, r5, r6, pc}
1a00401a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a00401e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
1a004022:	bd70      	pop	{r4, r5, r6, pc}

1a004024 <__aeabi_ddiv>:
1a004024:	b570      	push	{r4, r5, r6, lr}
1a004026:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a00402a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a00402e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a004032:	bf1d      	ittte	ne
1a004034:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a004038:	ea94 0f0c 	teqne	r4, ip
1a00403c:	ea95 0f0c 	teqne	r5, ip
1a004040:	f000 f8a7 	bleq	1a004192 <__aeabi_ddiv+0x16e>
1a004044:	eba4 0405 	sub.w	r4, r4, r5
1a004048:	ea81 0e03 	eor.w	lr, r1, r3
1a00404c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a004050:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a004054:	f000 8088 	beq.w	1a004168 <__aeabi_ddiv+0x144>
1a004058:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a00405c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
1a004060:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1a004064:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1a004068:	ea4f 2202 	mov.w	r2, r2, lsl #8
1a00406c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
1a004070:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1a004074:	ea4f 2600 	mov.w	r6, r0, lsl #8
1a004078:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
1a00407c:	429d      	cmp	r5, r3
1a00407e:	bf08      	it	eq
1a004080:	4296      	cmpeq	r6, r2
1a004082:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1a004086:	f504 7440 	add.w	r4, r4, #768	; 0x300
1a00408a:	d202      	bcs.n	1a004092 <__aeabi_ddiv+0x6e>
1a00408c:	085b      	lsrs	r3, r3, #1
1a00408e:	ea4f 0232 	mov.w	r2, r2, rrx
1a004092:	1ab6      	subs	r6, r6, r2
1a004094:	eb65 0503 	sbc.w	r5, r5, r3
1a004098:	085b      	lsrs	r3, r3, #1
1a00409a:	ea4f 0232 	mov.w	r2, r2, rrx
1a00409e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1a0040a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1a0040a6:	ebb6 0e02 	subs.w	lr, r6, r2
1a0040aa:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0040ae:	bf22      	ittt	cs
1a0040b0:	1ab6      	subcs	r6, r6, r2
1a0040b2:	4675      	movcs	r5, lr
1a0040b4:	ea40 000c 	orrcs.w	r0, r0, ip
1a0040b8:	085b      	lsrs	r3, r3, #1
1a0040ba:	ea4f 0232 	mov.w	r2, r2, rrx
1a0040be:	ebb6 0e02 	subs.w	lr, r6, r2
1a0040c2:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0040c6:	bf22      	ittt	cs
1a0040c8:	1ab6      	subcs	r6, r6, r2
1a0040ca:	4675      	movcs	r5, lr
1a0040cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
1a0040d0:	085b      	lsrs	r3, r3, #1
1a0040d2:	ea4f 0232 	mov.w	r2, r2, rrx
1a0040d6:	ebb6 0e02 	subs.w	lr, r6, r2
1a0040da:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0040de:	bf22      	ittt	cs
1a0040e0:	1ab6      	subcs	r6, r6, r2
1a0040e2:	4675      	movcs	r5, lr
1a0040e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
1a0040e8:	085b      	lsrs	r3, r3, #1
1a0040ea:	ea4f 0232 	mov.w	r2, r2, rrx
1a0040ee:	ebb6 0e02 	subs.w	lr, r6, r2
1a0040f2:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0040f6:	bf22      	ittt	cs
1a0040f8:	1ab6      	subcs	r6, r6, r2
1a0040fa:	4675      	movcs	r5, lr
1a0040fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
1a004100:	ea55 0e06 	orrs.w	lr, r5, r6
1a004104:	d018      	beq.n	1a004138 <__aeabi_ddiv+0x114>
1a004106:	ea4f 1505 	mov.w	r5, r5, lsl #4
1a00410a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
1a00410e:	ea4f 1606 	mov.w	r6, r6, lsl #4
1a004112:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a004116:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1a00411a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
1a00411e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
1a004122:	d1c0      	bne.n	1a0040a6 <__aeabi_ddiv+0x82>
1a004124:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a004128:	d10b      	bne.n	1a004142 <__aeabi_ddiv+0x11e>
1a00412a:	ea41 0100 	orr.w	r1, r1, r0
1a00412e:	f04f 0000 	mov.w	r0, #0
1a004132:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
1a004136:	e7b6      	b.n	1a0040a6 <__aeabi_ddiv+0x82>
1a004138:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a00413c:	bf04      	itt	eq
1a00413e:	4301      	orreq	r1, r0
1a004140:	2000      	moveq	r0, #0
1a004142:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a004146:	bf88      	it	hi
1a004148:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a00414c:	f63f aeaf 	bhi.w	1a003eae <__aeabi_dmul+0xde>
1a004150:	ebb5 0c03 	subs.w	ip, r5, r3
1a004154:	bf04      	itt	eq
1a004156:	ebb6 0c02 	subseq.w	ip, r6, r2
1a00415a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a00415e:	f150 0000 	adcs.w	r0, r0, #0
1a004162:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a004166:	bd70      	pop	{r4, r5, r6, pc}
1a004168:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
1a00416c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
1a004170:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1a004174:	bfc2      	ittt	gt
1a004176:	ebd4 050c 	rsbsgt	r5, r4, ip
1a00417a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a00417e:	bd70      	popgt	{r4, r5, r6, pc}
1a004180:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a004184:	f04f 0e00 	mov.w	lr, #0
1a004188:	3c01      	subs	r4, #1
1a00418a:	e690      	b.n	1a003eae <__aeabi_dmul+0xde>
1a00418c:	ea45 0e06 	orr.w	lr, r5, r6
1a004190:	e68d      	b.n	1a003eae <__aeabi_dmul+0xde>
1a004192:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a004196:	ea94 0f0c 	teq	r4, ip
1a00419a:	bf08      	it	eq
1a00419c:	ea95 0f0c 	teqeq	r5, ip
1a0041a0:	f43f af3b 	beq.w	1a00401a <__aeabi_dmul+0x24a>
1a0041a4:	ea94 0f0c 	teq	r4, ip
1a0041a8:	d10a      	bne.n	1a0041c0 <__aeabi_ddiv+0x19c>
1a0041aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a0041ae:	f47f af34 	bne.w	1a00401a <__aeabi_dmul+0x24a>
1a0041b2:	ea95 0f0c 	teq	r5, ip
1a0041b6:	f47f af25 	bne.w	1a004004 <__aeabi_dmul+0x234>
1a0041ba:	4610      	mov	r0, r2
1a0041bc:	4619      	mov	r1, r3
1a0041be:	e72c      	b.n	1a00401a <__aeabi_dmul+0x24a>
1a0041c0:	ea95 0f0c 	teq	r5, ip
1a0041c4:	d106      	bne.n	1a0041d4 <__aeabi_ddiv+0x1b0>
1a0041c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a0041ca:	f43f aefd 	beq.w	1a003fc8 <__aeabi_dmul+0x1f8>
1a0041ce:	4610      	mov	r0, r2
1a0041d0:	4619      	mov	r1, r3
1a0041d2:	e722      	b.n	1a00401a <__aeabi_dmul+0x24a>
1a0041d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a0041d8:	bf18      	it	ne
1a0041da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a0041de:	f47f aec5 	bne.w	1a003f6c <__aeabi_dmul+0x19c>
1a0041e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1a0041e6:	f47f af0d 	bne.w	1a004004 <__aeabi_dmul+0x234>
1a0041ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
1a0041ee:	f47f aeeb 	bne.w	1a003fc8 <__aeabi_dmul+0x1f8>
1a0041f2:	e712      	b.n	1a00401a <__aeabi_dmul+0x24a>

1a0041f4 <__gedf2>:
1a0041f4:	f04f 3cff 	mov.w	ip, #4294967295
1a0041f8:	e006      	b.n	1a004208 <__cmpdf2+0x4>
1a0041fa:	bf00      	nop

1a0041fc <__ledf2>:
1a0041fc:	f04f 0c01 	mov.w	ip, #1
1a004200:	e002      	b.n	1a004208 <__cmpdf2+0x4>
1a004202:	bf00      	nop

1a004204 <__cmpdf2>:
1a004204:	f04f 0c01 	mov.w	ip, #1
1a004208:	f84d cd04 	str.w	ip, [sp, #-4]!
1a00420c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a004210:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a004214:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a004218:	bf18      	it	ne
1a00421a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
1a00421e:	d01b      	beq.n	1a004258 <__cmpdf2+0x54>
1a004220:	b001      	add	sp, #4
1a004222:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
1a004226:	bf0c      	ite	eq
1a004228:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
1a00422c:	ea91 0f03 	teqne	r1, r3
1a004230:	bf02      	ittt	eq
1a004232:	ea90 0f02 	teqeq	r0, r2
1a004236:	2000      	moveq	r0, #0
1a004238:	4770      	bxeq	lr
1a00423a:	f110 0f00 	cmn.w	r0, #0
1a00423e:	ea91 0f03 	teq	r1, r3
1a004242:	bf58      	it	pl
1a004244:	4299      	cmppl	r1, r3
1a004246:	bf08      	it	eq
1a004248:	4290      	cmpeq	r0, r2
1a00424a:	bf2c      	ite	cs
1a00424c:	17d8      	asrcs	r0, r3, #31
1a00424e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
1a004252:	f040 0001 	orr.w	r0, r0, #1
1a004256:	4770      	bx	lr
1a004258:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a00425c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a004260:	d102      	bne.n	1a004268 <__cmpdf2+0x64>
1a004262:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a004266:	d107      	bne.n	1a004278 <__cmpdf2+0x74>
1a004268:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a00426c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a004270:	d1d6      	bne.n	1a004220 <__cmpdf2+0x1c>
1a004272:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a004276:	d0d3      	beq.n	1a004220 <__cmpdf2+0x1c>
1a004278:	f85d 0b04 	ldr.w	r0, [sp], #4
1a00427c:	4770      	bx	lr
1a00427e:	bf00      	nop

1a004280 <__aeabi_cdrcmple>:
1a004280:	4684      	mov	ip, r0
1a004282:	4610      	mov	r0, r2
1a004284:	4662      	mov	r2, ip
1a004286:	468c      	mov	ip, r1
1a004288:	4619      	mov	r1, r3
1a00428a:	4663      	mov	r3, ip
1a00428c:	e000      	b.n	1a004290 <__aeabi_cdcmpeq>
1a00428e:	bf00      	nop

1a004290 <__aeabi_cdcmpeq>:
1a004290:	b501      	push	{r0, lr}
1a004292:	f7ff ffb7 	bl	1a004204 <__cmpdf2>
1a004296:	2800      	cmp	r0, #0
1a004298:	bf48      	it	mi
1a00429a:	f110 0f00 	cmnmi.w	r0, #0
1a00429e:	bd01      	pop	{r0, pc}

1a0042a0 <__aeabi_dcmpeq>:
1a0042a0:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0042a4:	f7ff fff4 	bl	1a004290 <__aeabi_cdcmpeq>
1a0042a8:	bf0c      	ite	eq
1a0042aa:	2001      	moveq	r0, #1
1a0042ac:	2000      	movne	r0, #0
1a0042ae:	f85d fb08 	ldr.w	pc, [sp], #8
1a0042b2:	bf00      	nop

1a0042b4 <__aeabi_dcmplt>:
1a0042b4:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0042b8:	f7ff ffea 	bl	1a004290 <__aeabi_cdcmpeq>
1a0042bc:	bf34      	ite	cc
1a0042be:	2001      	movcc	r0, #1
1a0042c0:	2000      	movcs	r0, #0
1a0042c2:	f85d fb08 	ldr.w	pc, [sp], #8
1a0042c6:	bf00      	nop

1a0042c8 <__aeabi_dcmple>:
1a0042c8:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0042cc:	f7ff ffe0 	bl	1a004290 <__aeabi_cdcmpeq>
1a0042d0:	bf94      	ite	ls
1a0042d2:	2001      	movls	r0, #1
1a0042d4:	2000      	movhi	r0, #0
1a0042d6:	f85d fb08 	ldr.w	pc, [sp], #8
1a0042da:	bf00      	nop

1a0042dc <__aeabi_dcmpge>:
1a0042dc:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0042e0:	f7ff ffce 	bl	1a004280 <__aeabi_cdrcmple>
1a0042e4:	bf94      	ite	ls
1a0042e6:	2001      	movls	r0, #1
1a0042e8:	2000      	movhi	r0, #0
1a0042ea:	f85d fb08 	ldr.w	pc, [sp], #8
1a0042ee:	bf00      	nop

1a0042f0 <__aeabi_dcmpgt>:
1a0042f0:	f84d ed08 	str.w	lr, [sp, #-8]!
1a0042f4:	f7ff ffc4 	bl	1a004280 <__aeabi_cdrcmple>
1a0042f8:	bf34      	ite	cc
1a0042fa:	2001      	movcc	r0, #1
1a0042fc:	2000      	movcs	r0, #0
1a0042fe:	f85d fb08 	ldr.w	pc, [sp], #8
1a004302:	bf00      	nop

1a004304 <__aeabi_dcmpun>:
1a004304:	ea4f 0c41 	mov.w	ip, r1, lsl #1
1a004308:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a00430c:	d102      	bne.n	1a004314 <__aeabi_dcmpun+0x10>
1a00430e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
1a004312:	d10a      	bne.n	1a00432a <__aeabi_dcmpun+0x26>
1a004314:	ea4f 0c43 	mov.w	ip, r3, lsl #1
1a004318:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
1a00431c:	d102      	bne.n	1a004324 <__aeabi_dcmpun+0x20>
1a00431e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
1a004322:	d102      	bne.n	1a00432a <__aeabi_dcmpun+0x26>
1a004324:	f04f 0000 	mov.w	r0, #0
1a004328:	4770      	bx	lr
1a00432a:	f04f 0001 	mov.w	r0, #1
1a00432e:	4770      	bx	lr

1a004330 <__aeabi_d2iz>:
1a004330:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a004334:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
1a004338:	d215      	bcs.n	1a004366 <__aeabi_d2iz+0x36>
1a00433a:	d511      	bpl.n	1a004360 <__aeabi_d2iz+0x30>
1a00433c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
1a004340:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
1a004344:	d912      	bls.n	1a00436c <__aeabi_d2iz+0x3c>
1a004346:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a00434a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
1a00434e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
1a004352:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a004356:	fa23 f002 	lsr.w	r0, r3, r2
1a00435a:	bf18      	it	ne
1a00435c:	4240      	negne	r0, r0
1a00435e:	4770      	bx	lr
1a004360:	f04f 0000 	mov.w	r0, #0
1a004364:	4770      	bx	lr
1a004366:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
1a00436a:	d105      	bne.n	1a004378 <__aeabi_d2iz+0x48>
1a00436c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
1a004370:	bf08      	it	eq
1a004372:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
1a004376:	4770      	bx	lr
1a004378:	f04f 0000 	mov.w	r0, #0
1a00437c:	4770      	bx	lr
1a00437e:	bf00      	nop

1a004380 <__aeabi_ldivmod>:
1a004380:	b97b      	cbnz	r3, 1a0043a2 <__aeabi_ldivmod+0x22>
1a004382:	b972      	cbnz	r2, 1a0043a2 <__aeabi_ldivmod+0x22>
1a004384:	2900      	cmp	r1, #0
1a004386:	bfbe      	ittt	lt
1a004388:	2000      	movlt	r0, #0
1a00438a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
1a00438e:	e006      	blt.n	1a00439e <__aeabi_ldivmod+0x1e>
1a004390:	bf08      	it	eq
1a004392:	2800      	cmpeq	r0, #0
1a004394:	bf1c      	itt	ne
1a004396:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
1a00439a:	f04f 30ff 	movne.w	r0, #4294967295
1a00439e:	f000 b9bd 	b.w	1a00471c <__aeabi_idiv0>
1a0043a2:	f1ad 0c08 	sub.w	ip, sp, #8
1a0043a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0043aa:	2900      	cmp	r1, #0
1a0043ac:	db09      	blt.n	1a0043c2 <__aeabi_ldivmod+0x42>
1a0043ae:	2b00      	cmp	r3, #0
1a0043b0:	db1a      	blt.n	1a0043e8 <__aeabi_ldivmod+0x68>
1a0043b2:	f000 f84d 	bl	1a004450 <__udivmoddi4>
1a0043b6:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0043ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0043be:	b004      	add	sp, #16
1a0043c0:	4770      	bx	lr
1a0043c2:	4240      	negs	r0, r0
1a0043c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0043c8:	2b00      	cmp	r3, #0
1a0043ca:	db1b      	blt.n	1a004404 <__aeabi_ldivmod+0x84>
1a0043cc:	f000 f840 	bl	1a004450 <__udivmoddi4>
1a0043d0:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0043d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0043d8:	b004      	add	sp, #16
1a0043da:	4240      	negs	r0, r0
1a0043dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0043e0:	4252      	negs	r2, r2
1a0043e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0043e6:	4770      	bx	lr
1a0043e8:	4252      	negs	r2, r2
1a0043ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0043ee:	f000 f82f 	bl	1a004450 <__udivmoddi4>
1a0043f2:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0043f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0043fa:	b004      	add	sp, #16
1a0043fc:	4240      	negs	r0, r0
1a0043fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a004402:	4770      	bx	lr
1a004404:	4252      	negs	r2, r2
1a004406:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a00440a:	f000 f821 	bl	1a004450 <__udivmoddi4>
1a00440e:	f8dd e004 	ldr.w	lr, [sp, #4]
1a004412:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a004416:	b004      	add	sp, #16
1a004418:	4252      	negs	r2, r2
1a00441a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a00441e:	4770      	bx	lr

1a004420 <__aeabi_uldivmod>:
1a004420:	b953      	cbnz	r3, 1a004438 <__aeabi_uldivmod+0x18>
1a004422:	b94a      	cbnz	r2, 1a004438 <__aeabi_uldivmod+0x18>
1a004424:	2900      	cmp	r1, #0
1a004426:	bf08      	it	eq
1a004428:	2800      	cmpeq	r0, #0
1a00442a:	bf1c      	itt	ne
1a00442c:	f04f 31ff 	movne.w	r1, #4294967295
1a004430:	f04f 30ff 	movne.w	r0, #4294967295
1a004434:	f000 b972 	b.w	1a00471c <__aeabi_idiv0>
1a004438:	f1ad 0c08 	sub.w	ip, sp, #8
1a00443c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a004440:	f000 f806 	bl	1a004450 <__udivmoddi4>
1a004444:	f8dd e004 	ldr.w	lr, [sp, #4]
1a004448:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00444c:	b004      	add	sp, #16
1a00444e:	4770      	bx	lr

1a004450 <__udivmoddi4>:
1a004450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004454:	9e08      	ldr	r6, [sp, #32]
1a004456:	4604      	mov	r4, r0
1a004458:	4688      	mov	r8, r1
1a00445a:	2b00      	cmp	r3, #0
1a00445c:	d14b      	bne.n	1a0044f6 <__udivmoddi4+0xa6>
1a00445e:	428a      	cmp	r2, r1
1a004460:	4615      	mov	r5, r2
1a004462:	d967      	bls.n	1a004534 <__udivmoddi4+0xe4>
1a004464:	fab2 f282 	clz	r2, r2
1a004468:	b14a      	cbz	r2, 1a00447e <__udivmoddi4+0x2e>
1a00446a:	f1c2 0720 	rsb	r7, r2, #32
1a00446e:	fa01 f302 	lsl.w	r3, r1, r2
1a004472:	fa20 f707 	lsr.w	r7, r0, r7
1a004476:	4095      	lsls	r5, r2
1a004478:	ea47 0803 	orr.w	r8, r7, r3
1a00447c:	4094      	lsls	r4, r2
1a00447e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004482:	0c23      	lsrs	r3, r4, #16
1a004484:	fbb8 f7fe 	udiv	r7, r8, lr
1a004488:	fa1f fc85 	uxth.w	ip, r5
1a00448c:	fb0e 8817 	mls	r8, lr, r7, r8
1a004490:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a004494:	fb07 f10c 	mul.w	r1, r7, ip
1a004498:	4299      	cmp	r1, r3
1a00449a:	d909      	bls.n	1a0044b0 <__udivmoddi4+0x60>
1a00449c:	18eb      	adds	r3, r5, r3
1a00449e:	f107 30ff 	add.w	r0, r7, #4294967295
1a0044a2:	f080 811b 	bcs.w	1a0046dc <__udivmoddi4+0x28c>
1a0044a6:	4299      	cmp	r1, r3
1a0044a8:	f240 8118 	bls.w	1a0046dc <__udivmoddi4+0x28c>
1a0044ac:	3f02      	subs	r7, #2
1a0044ae:	442b      	add	r3, r5
1a0044b0:	1a5b      	subs	r3, r3, r1
1a0044b2:	b2a4      	uxth	r4, r4
1a0044b4:	fbb3 f0fe 	udiv	r0, r3, lr
1a0044b8:	fb0e 3310 	mls	r3, lr, r0, r3
1a0044bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0044c0:	fb00 fc0c 	mul.w	ip, r0, ip
1a0044c4:	45a4      	cmp	ip, r4
1a0044c6:	d909      	bls.n	1a0044dc <__udivmoddi4+0x8c>
1a0044c8:	192c      	adds	r4, r5, r4
1a0044ca:	f100 33ff 	add.w	r3, r0, #4294967295
1a0044ce:	f080 8107 	bcs.w	1a0046e0 <__udivmoddi4+0x290>
1a0044d2:	45a4      	cmp	ip, r4
1a0044d4:	f240 8104 	bls.w	1a0046e0 <__udivmoddi4+0x290>
1a0044d8:	3802      	subs	r0, #2
1a0044da:	442c      	add	r4, r5
1a0044dc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0044e0:	eba4 040c 	sub.w	r4, r4, ip
1a0044e4:	2700      	movs	r7, #0
1a0044e6:	b11e      	cbz	r6, 1a0044f0 <__udivmoddi4+0xa0>
1a0044e8:	40d4      	lsrs	r4, r2
1a0044ea:	2300      	movs	r3, #0
1a0044ec:	e9c6 4300 	strd	r4, r3, [r6]
1a0044f0:	4639      	mov	r1, r7
1a0044f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0044f6:	428b      	cmp	r3, r1
1a0044f8:	d909      	bls.n	1a00450e <__udivmoddi4+0xbe>
1a0044fa:	2e00      	cmp	r6, #0
1a0044fc:	f000 80eb 	beq.w	1a0046d6 <__udivmoddi4+0x286>
1a004500:	2700      	movs	r7, #0
1a004502:	e9c6 0100 	strd	r0, r1, [r6]
1a004506:	4638      	mov	r0, r7
1a004508:	4639      	mov	r1, r7
1a00450a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00450e:	fab3 f783 	clz	r7, r3
1a004512:	2f00      	cmp	r7, #0
1a004514:	d147      	bne.n	1a0045a6 <__udivmoddi4+0x156>
1a004516:	428b      	cmp	r3, r1
1a004518:	d302      	bcc.n	1a004520 <__udivmoddi4+0xd0>
1a00451a:	4282      	cmp	r2, r0
1a00451c:	f200 80fa 	bhi.w	1a004714 <__udivmoddi4+0x2c4>
1a004520:	1a84      	subs	r4, r0, r2
1a004522:	eb61 0303 	sbc.w	r3, r1, r3
1a004526:	2001      	movs	r0, #1
1a004528:	4698      	mov	r8, r3
1a00452a:	2e00      	cmp	r6, #0
1a00452c:	d0e0      	beq.n	1a0044f0 <__udivmoddi4+0xa0>
1a00452e:	e9c6 4800 	strd	r4, r8, [r6]
1a004532:	e7dd      	b.n	1a0044f0 <__udivmoddi4+0xa0>
1a004534:	b902      	cbnz	r2, 1a004538 <__udivmoddi4+0xe8>
1a004536:	deff      	udf	#255	; 0xff
1a004538:	fab2 f282 	clz	r2, r2
1a00453c:	2a00      	cmp	r2, #0
1a00453e:	f040 808f 	bne.w	1a004660 <__udivmoddi4+0x210>
1a004542:	1b49      	subs	r1, r1, r5
1a004544:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004548:	fa1f f885 	uxth.w	r8, r5
1a00454c:	2701      	movs	r7, #1
1a00454e:	fbb1 fcfe 	udiv	ip, r1, lr
1a004552:	0c23      	lsrs	r3, r4, #16
1a004554:	fb0e 111c 	mls	r1, lr, ip, r1
1a004558:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00455c:	fb08 f10c 	mul.w	r1, r8, ip
1a004560:	4299      	cmp	r1, r3
1a004562:	d907      	bls.n	1a004574 <__udivmoddi4+0x124>
1a004564:	18eb      	adds	r3, r5, r3
1a004566:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00456a:	d202      	bcs.n	1a004572 <__udivmoddi4+0x122>
1a00456c:	4299      	cmp	r1, r3
1a00456e:	f200 80cd 	bhi.w	1a00470c <__udivmoddi4+0x2bc>
1a004572:	4684      	mov	ip, r0
1a004574:	1a59      	subs	r1, r3, r1
1a004576:	b2a3      	uxth	r3, r4
1a004578:	fbb1 f0fe 	udiv	r0, r1, lr
1a00457c:	fb0e 1410 	mls	r4, lr, r0, r1
1a004580:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a004584:	fb08 f800 	mul.w	r8, r8, r0
1a004588:	45a0      	cmp	r8, r4
1a00458a:	d907      	bls.n	1a00459c <__udivmoddi4+0x14c>
1a00458c:	192c      	adds	r4, r5, r4
1a00458e:	f100 33ff 	add.w	r3, r0, #4294967295
1a004592:	d202      	bcs.n	1a00459a <__udivmoddi4+0x14a>
1a004594:	45a0      	cmp	r8, r4
1a004596:	f200 80b6 	bhi.w	1a004706 <__udivmoddi4+0x2b6>
1a00459a:	4618      	mov	r0, r3
1a00459c:	eba4 0408 	sub.w	r4, r4, r8
1a0045a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0045a4:	e79f      	b.n	1a0044e6 <__udivmoddi4+0x96>
1a0045a6:	f1c7 0c20 	rsb	ip, r7, #32
1a0045aa:	40bb      	lsls	r3, r7
1a0045ac:	fa22 fe0c 	lsr.w	lr, r2, ip
1a0045b0:	ea4e 0e03 	orr.w	lr, lr, r3
1a0045b4:	fa01 f407 	lsl.w	r4, r1, r7
1a0045b8:	fa20 f50c 	lsr.w	r5, r0, ip
1a0045bc:	fa21 f30c 	lsr.w	r3, r1, ip
1a0045c0:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a0045c4:	4325      	orrs	r5, r4
1a0045c6:	fbb3 f9f8 	udiv	r9, r3, r8
1a0045ca:	0c2c      	lsrs	r4, r5, #16
1a0045cc:	fb08 3319 	mls	r3, r8, r9, r3
1a0045d0:	fa1f fa8e 	uxth.w	sl, lr
1a0045d4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a0045d8:	fb09 f40a 	mul.w	r4, r9, sl
1a0045dc:	429c      	cmp	r4, r3
1a0045de:	fa02 f207 	lsl.w	r2, r2, r7
1a0045e2:	fa00 f107 	lsl.w	r1, r0, r7
1a0045e6:	d90b      	bls.n	1a004600 <__udivmoddi4+0x1b0>
1a0045e8:	eb1e 0303 	adds.w	r3, lr, r3
1a0045ec:	f109 30ff 	add.w	r0, r9, #4294967295
1a0045f0:	f080 8087 	bcs.w	1a004702 <__udivmoddi4+0x2b2>
1a0045f4:	429c      	cmp	r4, r3
1a0045f6:	f240 8084 	bls.w	1a004702 <__udivmoddi4+0x2b2>
1a0045fa:	f1a9 0902 	sub.w	r9, r9, #2
1a0045fe:	4473      	add	r3, lr
1a004600:	1b1b      	subs	r3, r3, r4
1a004602:	b2ad      	uxth	r5, r5
1a004604:	fbb3 f0f8 	udiv	r0, r3, r8
1a004608:	fb08 3310 	mls	r3, r8, r0, r3
1a00460c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a004610:	fb00 fa0a 	mul.w	sl, r0, sl
1a004614:	45a2      	cmp	sl, r4
1a004616:	d908      	bls.n	1a00462a <__udivmoddi4+0x1da>
1a004618:	eb1e 0404 	adds.w	r4, lr, r4
1a00461c:	f100 33ff 	add.w	r3, r0, #4294967295
1a004620:	d26b      	bcs.n	1a0046fa <__udivmoddi4+0x2aa>
1a004622:	45a2      	cmp	sl, r4
1a004624:	d969      	bls.n	1a0046fa <__udivmoddi4+0x2aa>
1a004626:	3802      	subs	r0, #2
1a004628:	4474      	add	r4, lr
1a00462a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00462e:	fba0 8902 	umull	r8, r9, r0, r2
1a004632:	eba4 040a 	sub.w	r4, r4, sl
1a004636:	454c      	cmp	r4, r9
1a004638:	46c2      	mov	sl, r8
1a00463a:	464b      	mov	r3, r9
1a00463c:	d354      	bcc.n	1a0046e8 <__udivmoddi4+0x298>
1a00463e:	d051      	beq.n	1a0046e4 <__udivmoddi4+0x294>
1a004640:	2e00      	cmp	r6, #0
1a004642:	d069      	beq.n	1a004718 <__udivmoddi4+0x2c8>
1a004644:	ebb1 050a 	subs.w	r5, r1, sl
1a004648:	eb64 0403 	sbc.w	r4, r4, r3
1a00464c:	fa04 fc0c 	lsl.w	ip, r4, ip
1a004650:	40fd      	lsrs	r5, r7
1a004652:	40fc      	lsrs	r4, r7
1a004654:	ea4c 0505 	orr.w	r5, ip, r5
1a004658:	e9c6 5400 	strd	r5, r4, [r6]
1a00465c:	2700      	movs	r7, #0
1a00465e:	e747      	b.n	1a0044f0 <__udivmoddi4+0xa0>
1a004660:	f1c2 0320 	rsb	r3, r2, #32
1a004664:	fa20 f703 	lsr.w	r7, r0, r3
1a004668:	4095      	lsls	r5, r2
1a00466a:	fa01 f002 	lsl.w	r0, r1, r2
1a00466e:	fa21 f303 	lsr.w	r3, r1, r3
1a004672:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a004676:	4338      	orrs	r0, r7
1a004678:	0c01      	lsrs	r1, r0, #16
1a00467a:	fbb3 f7fe 	udiv	r7, r3, lr
1a00467e:	fa1f f885 	uxth.w	r8, r5
1a004682:	fb0e 3317 	mls	r3, lr, r7, r3
1a004686:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00468a:	fb07 f308 	mul.w	r3, r7, r8
1a00468e:	428b      	cmp	r3, r1
1a004690:	fa04 f402 	lsl.w	r4, r4, r2
1a004694:	d907      	bls.n	1a0046a6 <__udivmoddi4+0x256>
1a004696:	1869      	adds	r1, r5, r1
1a004698:	f107 3cff 	add.w	ip, r7, #4294967295
1a00469c:	d22f      	bcs.n	1a0046fe <__udivmoddi4+0x2ae>
1a00469e:	428b      	cmp	r3, r1
1a0046a0:	d92d      	bls.n	1a0046fe <__udivmoddi4+0x2ae>
1a0046a2:	3f02      	subs	r7, #2
1a0046a4:	4429      	add	r1, r5
1a0046a6:	1acb      	subs	r3, r1, r3
1a0046a8:	b281      	uxth	r1, r0
1a0046aa:	fbb3 f0fe 	udiv	r0, r3, lr
1a0046ae:	fb0e 3310 	mls	r3, lr, r0, r3
1a0046b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0046b6:	fb00 f308 	mul.w	r3, r0, r8
1a0046ba:	428b      	cmp	r3, r1
1a0046bc:	d907      	bls.n	1a0046ce <__udivmoddi4+0x27e>
1a0046be:	1869      	adds	r1, r5, r1
1a0046c0:	f100 3cff 	add.w	ip, r0, #4294967295
1a0046c4:	d217      	bcs.n	1a0046f6 <__udivmoddi4+0x2a6>
1a0046c6:	428b      	cmp	r3, r1
1a0046c8:	d915      	bls.n	1a0046f6 <__udivmoddi4+0x2a6>
1a0046ca:	3802      	subs	r0, #2
1a0046cc:	4429      	add	r1, r5
1a0046ce:	1ac9      	subs	r1, r1, r3
1a0046d0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0046d4:	e73b      	b.n	1a00454e <__udivmoddi4+0xfe>
1a0046d6:	4637      	mov	r7, r6
1a0046d8:	4630      	mov	r0, r6
1a0046da:	e709      	b.n	1a0044f0 <__udivmoddi4+0xa0>
1a0046dc:	4607      	mov	r7, r0
1a0046de:	e6e7      	b.n	1a0044b0 <__udivmoddi4+0x60>
1a0046e0:	4618      	mov	r0, r3
1a0046e2:	e6fb      	b.n	1a0044dc <__udivmoddi4+0x8c>
1a0046e4:	4541      	cmp	r1, r8
1a0046e6:	d2ab      	bcs.n	1a004640 <__udivmoddi4+0x1f0>
1a0046e8:	ebb8 0a02 	subs.w	sl, r8, r2
1a0046ec:	eb69 020e 	sbc.w	r2, r9, lr
1a0046f0:	3801      	subs	r0, #1
1a0046f2:	4613      	mov	r3, r2
1a0046f4:	e7a4      	b.n	1a004640 <__udivmoddi4+0x1f0>
1a0046f6:	4660      	mov	r0, ip
1a0046f8:	e7e9      	b.n	1a0046ce <__udivmoddi4+0x27e>
1a0046fa:	4618      	mov	r0, r3
1a0046fc:	e795      	b.n	1a00462a <__udivmoddi4+0x1da>
1a0046fe:	4667      	mov	r7, ip
1a004700:	e7d1      	b.n	1a0046a6 <__udivmoddi4+0x256>
1a004702:	4681      	mov	r9, r0
1a004704:	e77c      	b.n	1a004600 <__udivmoddi4+0x1b0>
1a004706:	3802      	subs	r0, #2
1a004708:	442c      	add	r4, r5
1a00470a:	e747      	b.n	1a00459c <__udivmoddi4+0x14c>
1a00470c:	f1ac 0c02 	sub.w	ip, ip, #2
1a004710:	442b      	add	r3, r5
1a004712:	e72f      	b.n	1a004574 <__udivmoddi4+0x124>
1a004714:	4638      	mov	r0, r7
1a004716:	e708      	b.n	1a00452a <__udivmoddi4+0xda>
1a004718:	4637      	mov	r7, r6
1a00471a:	e6e9      	b.n	1a0044f0 <__udivmoddi4+0xa0>

1a00471c <__aeabi_idiv0>:
1a00471c:	4770      	bx	lr
1a00471e:	bf00      	nop

1a004720 <__errno>:
1a004720:	4b01      	ldr	r3, [pc, #4]	; (1a004728 <__errno+0x8>)
1a004722:	6818      	ldr	r0, [r3, #0]
1a004724:	4770      	bx	lr
1a004726:	bf00      	nop
1a004728:	10000128 	.word	0x10000128

1a00472c <__libc_init_array>:
1a00472c:	b570      	push	{r4, r5, r6, lr}
1a00472e:	4e0d      	ldr	r6, [pc, #52]	; (1a004764 <__libc_init_array+0x38>)
1a004730:	4c0d      	ldr	r4, [pc, #52]	; (1a004768 <__libc_init_array+0x3c>)
1a004732:	1ba4      	subs	r4, r4, r6
1a004734:	10a4      	asrs	r4, r4, #2
1a004736:	2500      	movs	r5, #0
1a004738:	42a5      	cmp	r5, r4
1a00473a:	d109      	bne.n	1a004750 <__libc_init_array+0x24>
1a00473c:	4e0b      	ldr	r6, [pc, #44]	; (1a00476c <__libc_init_array+0x40>)
1a00473e:	4c0c      	ldr	r4, [pc, #48]	; (1a004770 <__libc_init_array+0x44>)
1a004740:	f7fe f886 	bl	1a002850 <_init>
1a004744:	1ba4      	subs	r4, r4, r6
1a004746:	10a4      	asrs	r4, r4, #2
1a004748:	2500      	movs	r5, #0
1a00474a:	42a5      	cmp	r5, r4
1a00474c:	d105      	bne.n	1a00475a <__libc_init_array+0x2e>
1a00474e:	bd70      	pop	{r4, r5, r6, pc}
1a004750:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a004754:	4798      	blx	r3
1a004756:	3501      	adds	r5, #1
1a004758:	e7ee      	b.n	1a004738 <__libc_init_array+0xc>
1a00475a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a00475e:	4798      	blx	r3
1a004760:	3501      	adds	r5, #1
1a004762:	e7f2      	b.n	1a00474a <__libc_init_array+0x1e>
1a004764:	1a005260 	.word	0x1a005260
1a004768:	1a005260 	.word	0x1a005260
1a00476c:	1a005260 	.word	0x1a005260
1a004770:	1a005260 	.word	0x1a005260

1a004774 <memset>:
1a004774:	4402      	add	r2, r0
1a004776:	4603      	mov	r3, r0
1a004778:	4293      	cmp	r3, r2
1a00477a:	d100      	bne.n	1a00477e <memset+0xa>
1a00477c:	4770      	bx	lr
1a00477e:	f803 1b01 	strb.w	r1, [r3], #1
1a004782:	e7f9      	b.n	1a004778 <memset+0x4>

1a004784 <strcat>:
1a004784:	b510      	push	{r4, lr}
1a004786:	4603      	mov	r3, r0
1a004788:	781a      	ldrb	r2, [r3, #0]
1a00478a:	1c5c      	adds	r4, r3, #1
1a00478c:	b93a      	cbnz	r2, 1a00479e <strcat+0x1a>
1a00478e:	3b01      	subs	r3, #1
1a004790:	f811 2b01 	ldrb.w	r2, [r1], #1
1a004794:	f803 2f01 	strb.w	r2, [r3, #1]!
1a004798:	2a00      	cmp	r2, #0
1a00479a:	d1f9      	bne.n	1a004790 <strcat+0xc>
1a00479c:	bd10      	pop	{r4, pc}
1a00479e:	4623      	mov	r3, r4
1a0047a0:	e7f2      	b.n	1a004788 <strcat+0x4>

1a0047a2 <strchr>:
1a0047a2:	b2c9      	uxtb	r1, r1
1a0047a4:	4603      	mov	r3, r0
1a0047a6:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0047aa:	b11a      	cbz	r2, 1a0047b4 <strchr+0x12>
1a0047ac:	428a      	cmp	r2, r1
1a0047ae:	d1f9      	bne.n	1a0047a4 <strchr+0x2>
1a0047b0:	4618      	mov	r0, r3
1a0047b2:	4770      	bx	lr
1a0047b4:	2900      	cmp	r1, #0
1a0047b6:	bf18      	it	ne
1a0047b8:	2300      	movne	r3, #0
1a0047ba:	e7f9      	b.n	1a0047b0 <strchr+0xe>

1a0047bc <strlen>:
1a0047bc:	4603      	mov	r3, r0
1a0047be:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0047c2:	2a00      	cmp	r2, #0
1a0047c4:	d1fb      	bne.n	1a0047be <strlen+0x2>
1a0047c6:	1a18      	subs	r0, r3, r0
1a0047c8:	3801      	subs	r0, #1
1a0047ca:	4770      	bx	lr

1a0047cc <strstr>:
1a0047cc:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0047ce:	7803      	ldrb	r3, [r0, #0]
1a0047d0:	b17b      	cbz	r3, 1a0047f2 <strstr+0x26>
1a0047d2:	4604      	mov	r4, r0
1a0047d4:	7823      	ldrb	r3, [r4, #0]
1a0047d6:	4620      	mov	r0, r4
1a0047d8:	1c66      	adds	r6, r4, #1
1a0047da:	b17b      	cbz	r3, 1a0047fc <strstr+0x30>
1a0047dc:	1e4a      	subs	r2, r1, #1
1a0047de:	1e63      	subs	r3, r4, #1
1a0047e0:	f812 5f01 	ldrb.w	r5, [r2, #1]!
1a0047e4:	b14d      	cbz	r5, 1a0047fa <strstr+0x2e>
1a0047e6:	f813 7f01 	ldrb.w	r7, [r3, #1]!
1a0047ea:	42af      	cmp	r7, r5
1a0047ec:	4634      	mov	r4, r6
1a0047ee:	d0f7      	beq.n	1a0047e0 <strstr+0x14>
1a0047f0:	e7f0      	b.n	1a0047d4 <strstr+0x8>
1a0047f2:	780b      	ldrb	r3, [r1, #0]
1a0047f4:	2b00      	cmp	r3, #0
1a0047f6:	bf18      	it	ne
1a0047f8:	2000      	movne	r0, #0
1a0047fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a0047fc:	4618      	mov	r0, r3
1a0047fe:	e7fc      	b.n	1a0047fa <strstr+0x2e>
1a004800:	444e4553 	.word	0x444e4553
1a004804:	004b4f5f 	.word	0x004b4f5f
1a004808:	53204f4e 	.word	0x53204f4e
1a00480c:	00444e45 	.word	0x00444e45
1a004810:	432f7325 	.word	0x432f7325
1a004814:	49464e4f 	.word	0x49464e4f
1a004818:	58542e47 	.word	0x58542e47
1a00481c:	00000054 	.word	0x00000054
1a004820:	6f4c0a0d 	.word	0x6f4c0a0d
1a004824:	61642073 	.word	0x61642073
1a004828:	20736f74 	.word	0x20736f74
1a00482c:	6574626f 	.word	0x6574626f
1a004830:	6f64696e 	.word	0x6f64696e
1a004834:	6f732073 	.word	0x6f732073
1a004838:	0d203a6e 	.word	0x0d203a6e
1a00483c:	0000000a 	.word	0x0000000a
1a004840:	44495353 	.word	0x44495353
1a004844:	46495720 	.word	0x46495720
1a004848:	00203a49 	.word	0x00203a49
1a00484c:	56414c43 	.word	0x56414c43
1a004850:	49572045 	.word	0x49572045
1a004854:	203a4946 	.word	0x203a4946
1a004858:	00000000 	.word	0x00000000
1a00485c:	56524553 	.word	0x56524553
1a004860:	54205245 	.word	0x54205245
1a004864:	492f5043 	.word	0x492f5043
1a004868:	00203a50 	.word	0x00203a50
1a00486c:	52455550 	.word	0x52455550
1a004870:	54204f54 	.word	0x54204f54
1a004874:	492f5043 	.word	0x492f5043
1a004878:	00203a50 	.word	0x00203a50
1a00487c:	56524553 	.word	0x56524553
1a004880:	524f4449 	.word	0x524f4449
1a004884:	50544e20 	.word	0x50544e20
1a004888:	ff00203a 	.word	0xff00203a
1a00488c:	432b5441 	.word	0x432b5441
1a004890:	54535049 	.word	0x54535049
1a004894:	3d545241 	.word	0x3d545241
1a004898:	50435422 	.word	0x50435422
1a00489c:	00222c22 	.word	0x00222c22
1a0048a0:	00002c22 	.word	0x00002c22
1a0048a4:	4e4e4f43 	.word	0x4e4e4f43
1a0048a8:	0d544345 	.word	0x0d544345
1a0048ac:	4f0a0d0a 	.word	0x4f0a0d0a
1a0048b0:	000a0d4b 	.word	0x000a0d4b
1a0048b4:	45524c41 	.word	0x45524c41
1a0048b8:	20594441 	.word	0x20594441
1a0048bc:	4e4e4f43 	.word	0x4e4e4f43
1a0048c0:	45544345 	.word	0x45544345
1a0048c4:	ffff0044 	.word	0xffff0044
1a0048c8:	432b5441 	.word	0x432b5441
1a0048cc:	45535049 	.word	0x45535049
1a0048d0:	003d444e 	.word	0x003d444e
1a0048d4:	0a0d0a0d 	.word	0x0a0d0a0d
1a0048d8:	0a0d4b4f 	.word	0x0a0d4b4f
1a0048dc:	0000003e 	.word	0x0000003e
1a0048e0:	444e4553 	.word	0x444e4553
1a0048e4:	0d4b4f20 	.word	0x0d4b4f20
1a0048e8:	0000000a 	.word	0x0000000a
1a0048ec:	3e3e3e3e 	.word	0x3e3e3e3e
1a0048f0:	72724520 	.word	0x72724520
1a0048f4:	6120726f 	.word	0x6120726f
1a0048f8:	6e65206c 	.word	0x6e65206c
1a0048fc:	72616976 	.word	0x72616976
1a004900:	736f6c20 	.word	0x736f6c20
1a004904:	74616420 	.word	0x74616420
1a004908:	5420736f 	.word	0x5420736f
1a00490c:	492f5043 	.word	0x492f5043
1a004910:	65202c50 	.word	0x65202c50
1a004914:	6c65206e 	.word	0x6c65206e
1a004918:	766e6520 	.word	0x766e6520
1a00491c:	64206f69 	.word	0x64206f69
1a004920:	73206c65 	.word	0x73206c65
1a004924:	6e697274 	.word	0x6e697274
1a004928:	000a0d67 	.word	0x000a0d67
1a00492c:	3e3e3e3e 	.word	0x3e3e3e3e
1a004930:	74732220 	.word	0x74732220
1a004934:	74614472 	.word	0x74614472
1a004938:	202c2261 	.word	0x202c2261
1a00493c:	6e617563 	.word	0x6e617563
1a004940:	65206f64 	.word	0x65206f64
1a004944:	5345206c 	.word	0x5345206c
1a004948:	20313050 	.word	0x20313050
1a00494c:	656e6f70 	.word	0x656e6f70
1a004950:	206c6520 	.word	0x206c6520
1a004954:	6d6f7270 	.word	0x6d6f7270
1a004958:	3e207470 	.word	0x3e207470
1a00495c:	000a0d20 	.word	0x000a0d20
1a004960:	3e3e3e3e 	.word	0x3e3e3e3e
1a004964:	6e207920 	.word	0x6e207920
1a004968:	6573206f 	.word	0x6573206f
1a00496c:	63657220 	.word	0x63657220
1a004970:	20656269 	.word	0x20656269
1a004974:	4e455322 	.word	0x4e455322
1a004978:	4b4f2044 	.word	0x4b4f2044
1a00497c:	0d212122 	.word	0x0d212122
1a004980:	0000000a 	.word	0x0000000a
1a004984:	3e3e3e3e 	.word	0x3e3e3e3e
1a004988:	72724520 	.word	0x72724520
1a00498c:	6120726f 	.word	0x6120726f
1a004990:	6e65206c 	.word	0x6e65206c
1a004994:	72616976 	.word	0x72616976
1a004998:	736f6c20 	.word	0x736f6c20
1a00499c:	74616420 	.word	0x74616420
1a0049a0:	5420736f 	.word	0x5420736f
1a0049a4:	492f5043 	.word	0x492f5043
1a0049a8:	65202c50 	.word	0x65202c50
1a0049ac:	6f63206e 	.word	0x6f63206e
1a0049b0:	646e616d 	.word	0x646e616d
1a0049b4:	000a0d6f 	.word	0x000a0d6f
1a0049b8:	3e3e3e3e 	.word	0x3e3e3e3e
1a0049bc:	54412220 	.word	0x54412220
1a0049c0:	5049432b 	.word	0x5049432b
1a0049c4:	444e4553 	.word	0x444e4553
1a0049c8:	0d212122 	.word	0x0d212122
1a0049cc:	ffff000a 	.word	0xffff000a
1a0049d0:	432b5441 	.word	0x432b5441
1a0049d4:	444f4d57 	.word	0x444f4d57
1a0049d8:	55435f45 	.word	0x55435f45
1a0049dc:	0d333d52 	.word	0x0d333d52
1a0049e0:	0000000a 	.word	0x0000000a
1a0049e4:	00004b4f 	.word	0x00004b4f
1a0049e8:	6f4d0a0d 	.word	0x6f4d0a0d
1a0049ec:	63206f64 	.word	0x63206f64
1a0049f0:	69666e6f 	.word	0x69666e6f
1a0049f4:	61727567 	.word	0x61727567
1a0049f8:	63206f64 	.word	0x63206f64
1a0049fc:	6572726f 	.word	0x6572726f
1a004a00:	6d617463 	.word	0x6d617463
1a004a04:	65746e65 	.word	0x65746e65
1a004a08:	212e2e2e 	.word	0x212e2e2e
1a004a0c:	00002121 	.word	0x00002121
1a004a10:	6f4d0a0d 	.word	0x6f4d0a0d
1a004a14:	4e206f64 	.word	0x4e206f64
1a004a18:	6f63204f 	.word	0x6f63204f
1a004a1c:	6769666e 	.word	0x6769666e
1a004a20:	64617275 	.word	0x64617275
1a004a24:	6f63206f 	.word	0x6f63206f
1a004a28:	63657272 	.word	0x63657272
1a004a2c:	656d6174 	.word	0x656d6174
1a004a30:	2e65746e 	.word	0x2e65746e
1a004a34:	21212e2e 	.word	0x21212e2e
1a004a38:	ffff0021 	.word	0xffff0021
1a004a3c:	45524c41 	.word	0x45524c41
1a004a40:	00594441 	.word	0x00594441
1a004a44:	444e4553 	.word	0x444e4553
1a004a48:	ffffff00 	.word	0xffffff00
1a004a4c:	7778797a 	.word	0x7778797a
1a004a50:	73747576 	.word	0x73747576
1a004a54:	6f707172 	.word	0x6f707172
1a004a58:	6b6c6d6e 	.word	0x6b6c6d6e
1a004a5c:	6768696a 	.word	0x6768696a
1a004a60:	63646566 	.word	0x63646566
1a004a64:	38396162 	.word	0x38396162
1a004a68:	34353637 	.word	0x34353637
1a004a6c:	30313233 	.word	0x30313233
1a004a70:	34333231 	.word	0x34333231
1a004a74:	38373635 	.word	0x38373635
1a004a78:	63626139 	.word	0x63626139
1a004a7c:	67666564 	.word	0x67666564
1a004a80:	6b6a6968 	.word	0x6b6a6968
1a004a84:	6f6e6d6c 	.word	0x6f6e6d6c
1a004a88:	73727170 	.word	0x73727170
1a004a8c:	77767574 	.word	0x77767574
1a004a90:	007a7978 	.word	0x007a7978
1a004a94:	63410a0d 	.word	0x63410a0d
1a004a98:	61766974 	.word	0x61766974
1a004a9c:	206f646e 	.word	0x206f646e
1a004aa0:	2073616c 	.word	0x2073616c
1a004aa4:	65746e69 	.word	0x65746e69
1a004aa8:	70757272 	.word	0x70757272
1a004aac:	6e6f6963 	.word	0x6e6f6963
1a004ab0:	64207365 	.word	0x64207365
1a004ab4:	47206c65 	.word	0x47206c65
1a004ab8:	2e4f4950 	.word	0x2e4f4950
1a004abc:	0a0d2e2e 	.word	0x0a0d2e2e
1a004ac0:	00000000 	.word	0x00000000
1a004ac4:	2e2e0a0d 	.word	0x2e2e0a0d
1a004ac8:	746e492e 	.word	0x746e492e
1a004acc:	75727265 	.word	0x75727265
1a004ad0:	6f696370 	.word	0x6f696370
1a004ad4:	2073656e 	.word	0x2073656e
1a004ad8:	69746361 	.word	0x69746361
1a004adc:	61646176 	.word	0x61646176
1a004ae0:	6f632073 	.word	0x6f632073
1a004ae4:	78e9206e 	.word	0x78e9206e
1a004ae8:	2e6f7469 	.word	0x2e6f7469
1a004aec:	0a0d2e2e 	.word	0x0a0d2e2e
1a004af0:	ffffff00 	.word	0xffffff00
1a004af4:	a1a10a0d 	.word	0xa1a10a0d
1a004af8:	455441a1 	.word	0x455441a1
1a004afc:	d349434e 	.word	0xd349434e
1a004b00:	2121214e 	.word	0x2121214e
1a004b04:	00000a0d 	.word	0x00000a0d
1a004b08:	45540a0d 	.word	0x45540a0d
1a004b0c:	2041474e 	.word	0x2041474e
1a004b10:	43204e45 	.word	0x43204e45
1a004b14:	544e4555 	.word	0x544e4555
1a004b18:	55512041 	.word	0x55512041
1a004b1c:	45532045 	.word	0x45532045
1a004b20:	4e414820 	.word	0x4e414820
1a004b24:	53454420 	.word	0x53454420
1a004b28:	49544341 	.word	0x49544341
1a004b2c:	4f444156 	.word	0x4f444156
1a004b30:	53414c20 	.word	0x53414c20
1a004b34:	544e4920 	.word	0x544e4920
1a004b38:	55525245 	.word	0x55525245
1a004b3c:	4f494350 	.word	0x4f494350
1a004b40:	2c53454e 	.word	0x2c53454e
1a004b44:	00000a0d 	.word	0x00000a0d
1a004b48:	20534f4c 	.word	0x20534f4c
1a004b4c:	4f544144 	.word	0x4f544144
1a004b50:	45522053 	.word	0x45522053
1a004b54:	49424943 	.word	0x49424943
1a004b58:	20534f44 	.word	0x20534f44
1a004b5c:	48204553 	.word	0x48204553
1a004b60:	c1524241 	.word	0xc1524241
1a004b64:	4550204e 	.word	0x4550204e
1a004b68:	44494452 	.word	0x44494452
1a004b6c:	0a0d2e4f 	.word	0x0a0d2e4f
1a004b70:	00000a0d 	.word	0x00000a0d
1a004b74:	20202020 	.word	0x20202020
1a004b78:	20202020 	.word	0x20202020
1a004b7c:	20202020 	.word	0x20202020
1a004b80:	20202020 	.word	0x20202020
1a004b84:	554e454d 	.word	0x554e454d
1a004b88:	49525020 	.word	0x49525020
1a004b8c:	5049434e 	.word	0x5049434e
1a004b90:	20204c41 	.word	0x20204c41
1a004b94:	20202020 	.word	0x20202020
1a004b98:	20202020 	.word	0x20202020
1a004b9c:	20202020 	.word	0x20202020
1a004ba0:	000a0d20 	.word	0x000a0d20
1a004ba4:	656c6553 	.word	0x656c6553
1a004ba8:	6f696363 	.word	0x6f696363
1a004bac:	7520656e 	.word	0x7520656e
1a004bb0:	6420616e 	.word	0x6420616e
1a004bb4:	616c2065 	.word	0x616c2065
1a004bb8:	69732073 	.word	0x69732073
1a004bbc:	65697567 	.word	0x65697567
1a004bc0:	7365746e 	.word	0x7365746e
1a004bc4:	63706f20 	.word	0x63706f20
1a004bc8:	656e6f69 	.word	0x656e6f69
1a004bcc:	20203a73 	.word	0x20203a73
1a004bd0:	000a0d20 	.word	0x000a0d20
1a004bd4:	20202020 	.word	0x20202020
1a004bd8:	20202020 	.word	0x20202020
1a004bdc:	202d3120 	.word	0x202d3120
1a004be0:	666e6f43 	.word	0x666e6f43
1a004be4:	72756769 	.word	0x72756769
1a004be8:	57207261 	.word	0x57207261
1a004bec:	20694669 	.word	0x20694669
1a004bf0:	20202020 	.word	0x20202020
1a004bf4:	20202020 	.word	0x20202020
1a004bf8:	20202020 	.word	0x20202020
1a004bfc:	20202020 	.word	0x20202020
1a004c00:	000a0d20 	.word	0x000a0d20
1a004c04:	20202020 	.word	0x20202020
1a004c08:	20202020 	.word	0x20202020
1a004c0c:	202d3220 	.word	0x202d3220
1a004c10:	666e6f43 	.word	0x666e6f43
1a004c14:	72756769 	.word	0x72756769
1a004c18:	53207261 	.word	0x53207261
1a004c1c:	65767265 	.word	0x65767265
1a004c20:	20202072 	.word	0x20202072
1a004c24:	20202020 	.word	0x20202020
1a004c28:	20202020 	.word	0x20202020
1a004c2c:	20202020 	.word	0x20202020
1a004c30:	000a0d20 	.word	0x000a0d20
1a004c34:	20202020 	.word	0x20202020
1a004c38:	20202020 	.word	0x20202020
1a004c3c:	202d3320 	.word	0x202d3320
1a004c40:	666e6f43 	.word	0x666e6f43
1a004c44:	72756769 	.word	0x72756769
1a004c48:	53207261 	.word	0x53207261
1a004c4c:	65767265 	.word	0x65767265
1a004c50:	544e2072 	.word	0x544e2072
1a004c54:	20202050 	.word	0x20202050
1a004c58:	20202020 	.word	0x20202020
1a004c5c:	20202020 	.word	0x20202020
1a004c60:	000a0d20 	.word	0x000a0d20
1a004c64:	20202020 	.word	0x20202020
1a004c68:	20202020 	.word	0x20202020
1a004c6c:	202d3420 	.word	0x202d3420
1a004c70:	696c6153 	.word	0x696c6153
1a004c74:	65642072 	.word	0x65642072
1a004c78:	654d206c 	.word	0x654d206c
1a004c7c:	2020756e 	.word	0x2020756e
1a004c80:	20202020 	.word	0x20202020
1a004c84:	20202020 	.word	0x20202020
1a004c88:	20202020 	.word	0x20202020
1a004c8c:	20202020 	.word	0x20202020
1a004c90:	000a0d20 	.word	0x000a0d20
1a004c94:	20202020 	.word	0x20202020
1a004c98:	20202020 	.word	0x20202020
1a004c9c:	20202020 	.word	0x20202020
1a004ca0:	43202020 	.word	0x43202020
1a004ca4:	49464e4f 	.word	0x49464e4f
1a004ca8:	41525547 	.word	0x41525547
1a004cac:	45532052 	.word	0x45532052
1a004cb0:	52455652 	.word	0x52455652
1a004cb4:	50544e20 	.word	0x50544e20
1a004cb8:	20202020 	.word	0x20202020
1a004cbc:	20202020 	.word	0x20202020
1a004cc0:	20202020 	.word	0x20202020
1a004cc4:	0d202020 	.word	0x0d202020
1a004cc8:	ffff000a 	.word	0xffff000a
1a004ccc:	20202020 	.word	0x20202020
1a004cd0:	20202020 	.word	0x20202020
1a004cd4:	20202020 	.word	0x20202020
1a004cd8:	43202020 	.word	0x43202020
1a004cdc:	49464e4f 	.word	0x49464e4f
1a004ce0:	41525547 	.word	0x41525547
1a004ce4:	45532052 	.word	0x45532052
1a004ce8:	52455652 	.word	0x52455652
1a004cec:	20202020 	.word	0x20202020
1a004cf0:	20202020 	.word	0x20202020
1a004cf4:	20202020 	.word	0x20202020
1a004cf8:	0d202020 	.word	0x0d202020
1a004cfc:	ffff000a 	.word	0xffff000a
1a004d00:	0a0d0a0d 	.word	0x0a0d0a0d
1a004d04:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d08:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d0c:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d10:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d14:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d18:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d1c:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d20:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d24:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d28:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d2c:	2d2d2d2d 	.word	0x2d2d2d2d
1a004d30:	000a0d2d 	.word	0x000a0d2d
1a004d34:	20202020 	.word	0x20202020
1a004d38:	20202020 	.word	0x20202020
1a004d3c:	20202020 	.word	0x20202020
1a004d40:	43202020 	.word	0x43202020
1a004d44:	49464e4f 	.word	0x49464e4f
1a004d48:	41525547 	.word	0x41525547
1a004d4c:	49572052 	.word	0x49572052
1a004d50:	20204946 	.word	0x20204946
1a004d54:	20202020 	.word	0x20202020
1a004d58:	20202020 	.word	0x20202020
1a004d5c:	20202020 	.word	0x20202020
1a004d60:	000a0d20 	.word	0x000a0d20
1a004d64:	20726f50 	.word	0x20726f50
1a004d68:	6f766166 	.word	0x6f766166
1a004d6c:	6e692072 	.word	0x6e692072
1a004d70:	73657267 	.word	0x73657267
1a004d74:	6c652065 	.word	0x6c652065
1a004d78:	6d6f6e20 	.word	0x6d6f6e20
1a004d7c:	20657262 	.word	0x20657262
1a004d80:	6c206564 	.word	0x6c206564
1a004d84:	65722061 	.word	0x65722061
1a004d88:	69572064 	.word	0x69572064
1a004d8c:	28206946 	.word	0x28206946
1a004d90:	44495353 	.word	0x44495353
1a004d94:	0a0d3a29 	.word	0x0a0d3a29
1a004d98:	00000000 	.word	0x00000000
1a004d9c:	6f500a0d 	.word	0x6f500a0d
1a004da0:	61662072 	.word	0x61662072
1a004da4:	20726f76 	.word	0x20726f76
1a004da8:	72676e69 	.word	0x72676e69
1a004dac:	20657365 	.word	0x20657365
1a004db0:	6e206c65 	.word	0x6e206c65
1a004db4:	72626d6f 	.word	0x72626d6f
1a004db8:	65642065 	.word	0x65642065
1a004dbc:	20616c20 	.word	0x20616c20
1a004dc0:	76616c43 	.word	0x76616c43
1a004dc4:	69572065 	.word	0x69572065
1a004dc8:	0d3a6946 	.word	0x0d3a6946
1a004dcc:	ffff000a 	.word	0xffff000a
1a004dd0:	00000030 	.word	0x00000030
1a004dd4:	0000002f 	.word	0x0000002f
1a004dd8:	ffff003a 	.word	0xffff003a
1a004ddc:	61530a0d 	.word	0x61530a0d
1a004de0:	6420696c 	.word	0x6420696c
1a004de4:	4d206c65 	.word	0x4d206c65
1a004de8:	0d756e65 	.word	0x0d756e65
1a004dec:	ffff000a 	.word	0xffff000a
1a004df0:	006e614a 	.word	0x006e614a
1a004df4:	00626546 	.word	0x00626546
1a004df8:	0072614d 	.word	0x0072614d
1a004dfc:	00727041 	.word	0x00727041
1a004e00:	0079614d 	.word	0x0079614d
1a004e04:	006e754a 	.word	0x006e754a
1a004e08:	006c754a 	.word	0x006c754a
1a004e0c:	00677541 	.word	0x00677541
1a004e10:	00706553 	.word	0x00706553
1a004e14:	0074634f 	.word	0x0074634f
1a004e18:	00766f4e 	.word	0x00766f4e
1a004e1c:	00636544 	.word	0x00636544
1a004e20:	4f525245 	.word	0x4f525245
1a004e24:	45522052 	.word	0x45522052
1a004e28:	43494e49 	.word	0x43494e49
1a004e2c:	0000002e 	.word	0x0000002e
1a004e30:	464e4f43 	.word	0x464e4f43
1a004e34:	202e4749 	.word	0x202e4749
1a004e38:	00435452 	.word	0x00435452
1a004e3c:	464e4f43 	.word	0x464e4f43
1a004e40:	202e4749 	.word	0x202e4749
1a004e44:	00004453 	.word	0x00004453
1a004e48:	464e4f43 	.word	0x464e4f43
1a004e4c:	202e4749 	.word	0x202e4749
1a004e50:	00505345 	.word	0x00505345
1a004e54:	454e4f43 	.word	0x454e4f43
1a004e58:	4e415443 	.word	0x4e415443
1a004e5c:	52204f44 	.word	0x52204f44
1a004e60:	00004445 	.word	0x00004445
1a004e64:	464e4f43 	.word	0x464e4f43
1a004e68:	202e4749 	.word	0x202e4749
1a004e6c:	45544e49 	.word	0x45544e49
1a004e70:	002e5252 	.word	0x002e5252
1a004e74:	464e4f43 	.word	0x464e4f43
1a004e78:	202e4749 	.word	0x202e4749
1a004e7c:	0050544e 	.word	0x0050544e
1a004e80:	49564e45 	.word	0x49564e45
1a004e84:	4f444e41 	.word	0x4f444e41
1a004e88:	50435420 	.word	0x50435420
1a004e8c:	00000000 	.word	0x00000000
1a004e90:	49434552 	.word	0x49434552
1a004e94:	4e454942 	.word	0x4e454942
1a004e98:	54204f44 	.word	0x54204f44
1a004e9c:	00005043 	.word	0x00005043
1a004ea0:	45204453 	.word	0x45204453
1a004ea4:	524f5252 	.word	0x524f5252
1a004ea8:	00000000 	.word	0x00000000
1a004eac:	554e454d 	.word	0x554e454d
1a004eb0:	4e4f4320 	.word	0x4e4f4320
1a004eb4:	2e474946 	.word	0x2e474946
1a004eb8:	ffffff00 	.word	0xffffff00

1a004ebc <gpioPinsInit>:
1a004ebc:	02000104 00050701 05010d03 04080100     ................
1a004ecc:	02020002 02000304 00000403 04070002     ................
1a004edc:	030c0300 09050402 05040103 04030208     ................
1a004eec:	04020305 06040504 0802000c 03000b06     ................
1a004efc:	00090607 07060503 060f0504 03030004     ................
1a004f0c:	02000404 00050404 06040502 04060200     ................
1a004f1c:	0c050408 05040a04 0003010e 14010a00     ................
1a004f2c:	010f0000 0d000012 00001101 0010010c     ................
1a004f3c:	07070300 000f0300 01000001 00000000     ................
1a004f4c:	000a0600 08060603 06100504 04030005     ................
1a004f5c:	03000106 04090400 04010d05 010b0000     ................
1a004f6c:	0200000f 00000001 00010104 02010800     ................
1a004f7c:	01090000 09010006 05040002 04010200     ................
1a004f8c:	02020105 02020504 0e00000a 01000b02     ................
1a004f9c:	000c020b 00040c01 04000200 01020001     ................
1a004fac:	02000204 00030402 03070302 070b0300     ................
1a004fbc:	0c030004 03000507 0006070d 01020e03     ................
1a004fcc:	04010504 06020006 02000504 00040405     ................
1a004fdc:	08040402 040c0504 0d050409 05040a04     ................
1a004fec:	0005010e ffff0801                       ........

1a004ff4 <timer_sd>:
1a004ff4:	40084000 00000020 0000000c 40085000     .@.@ ........P.@
1a005004:	00000021 0000000d 400c3000 00000022     !........0.@"...
1a005014:	0000000e 400c4000 00000023 0000000f     .....@.@#.......

1a005024 <lpcUarts>:
1a005024:	40081000 06020406 00180205 40081000     ...@...........@
1a005034:	09070509 00180706 40082000 00000000     ......... .@....
1a005044:	00190000 400c1000 07060107 001a0602     .......@........
1a005054:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a005064:	02020302 001b0204                       ........

1a00506c <ultrasonicSensorsIrqMap>:
1a00506c:	ff020100 d494c080                       ........

1a005074 <InitClkStates>:
1a005074:	01010f01                                ....

1a005078 <pinmuxing>:
1a005078:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a005088:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a005098:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0050a8:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0050b8:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0050c8:	00d50301 00d50401 00160107 00560207     ..............V.
1a0050d8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0050e8:	00570206                                ..W.

1a0050ec <ExtRateIn>:
1a0050ec:	00000000                                ....

1a0050f0 <GpioButtons>:
1a0050f0:	08000400 09010900                       ........

1a0050f8 <GpioLeds>:
1a0050f8:	01050005 0e000205 0c010b01              ............

1a005104 <GpioPorts>:
1a005104:	03030003 0f050403 05031005 07030603     ................
1a005114:	ffff0802                                ....

1a005118 <OscRateIn>:
1a005118:	00b71b00                                ....

1a00511c <InitClkStates>:
1a00511c:	00010100 00010909 0001090a 01010701     ................
1a00512c:	00010902 00010906 0101090c 0001090d     ................
1a00513c:	0001090e 0001090f 00010910 00010911     ................
1a00514c:	00010912 00010913 00011114 00011119     ................
1a00515c:	0001111a 0001111b 08040201 0f0f0f03     ................
1a00516c:	ffff00ff                                ....

1a005170 <periph_to_base>:
1a005170:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a005180:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a005190:	000100e0 01000100 01200003 00060120     .......... . ...
1a0051a0:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0051b0:	01820013 00120182 01a201a2 01c20011     ................
1a0051c0:	001001c2 01e201e2 0202000f 000e0202     ................
1a0051d0:	02220222 0223000d 001c0223              "."...#.#...

1a0051dc <UART_BClock>:
1a0051dc:	01a201c2 01620182                       ......b.

1a0051e4 <UART_PClock>:
1a0051e4:	00820081 00a200a1 00776f70              ........pow.

1a0051f0 <TWO52>:
1a0051f0:	00000000 43300000 00000000 c3300000     ......0C......0.

1a005200 <__sf_fake_stderr>:
	...

1a005220 <__sf_fake_stdin>:
	...

1a005240 <__sf_fake_stdout>:
	...
