<DOC>
<DOCNO>EP-0640976</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Semiconductor memory device and method of driving same
</INVENTION-TITLE>
<CLASSIFICATIONS>G11C712	G11C11409	G11C700	G11C718	G11C11401	G11C11401	G11C11409	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G11C	G11C	G11C	G11C	G11C	G11C	G11C	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G11C7	G11C11	G11C7	G11C7	G11C11	G11C11	G11C11	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
A semiconductor memory device according to the present invention is 
constructed in such a manner that two first and second memory circuits are 

respectively electrically connected to one sense amplifier provided between 
the memory circuits through changeover elements and equalize elements 

are electrically connected to their corresponding bit line pairs included in the 
memory circuits. Owing to this construction, an operation for resetting the bit 

line pair in the first memory circuit and the sense amplifier after completion of 
access to the first memory circuit and an operation for reading data into the 

bit line pair in the second memory circuit can be performed so as to timely 
overlap each other. It is therefore possible to obtain quick-access to the 

second memory circuit. 

</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
OKI ELECTRIC IND CO LTD
</APPLICANT-NAME>
<APPLICANT-NAME>
OKI ELECTRIC INDUSTRY CO., LTD.
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
TANABE TETSUYA
</INVENTOR-NAME>
<INVENTOR-NAME>
TANAKA YASUHIRO
</INVENTOR-NAME>
<INVENTOR-NAME>
TANOI SATORU
</INVENTOR-NAME>
<INVENTOR-NAME>
TANABE, TETSUYA
</INVENTOR-NAME>
<INVENTOR-NAME>
TANAKA, YASUHIRO
</INVENTOR-NAME>
<INVENTOR-NAME>
TANOI, SATORU
</INVENTOR-NAME>
</INVENTORS>
<DESCRIPTION>
This invention relates to a semiconductor memory device and a
method of driving the semiconductor memory device, and particularly to a
semiconductor memory device having sense amplifiers and a method of
driving the semiconductor memory device.A semiconductor memory device such as a Dynamic Random Access
Memory (hereinafter called "DRAM") has sense amplifiers each
indispensable for amplifying a small electric charge stored in a memory cell
and read the amplified electric charge.This type of DRAM device has been disclosed in Japanese Patent
Application Publication No. 5-16117 laid open to public inspection on March
3, 1993.It is an object of the present invention to provide a DRAM device
capable of shortening the rate of reading data from a memory and writing it
therein as compared with a conventional DRAM device.In order to achieve the above object, the present invention provides a
semiconductor memory device comprising:
a first memory circuit including a first word line, a first bit line pair
intersecting the first word line and a memory cell connected to a point where
the first word line and the first bit line pair intersect;a second memory circuit including a second word line, a second bit
line pair intersecting the second word line and a memory cell connected to a
point where the second word line and the second bit line pair intersect; a sense amplifier having a node pair provided so as to correspond to
the first and second bit line pairs and for amplifying a difference in potential
between the node pair;a reset circuit for resetting the nodes of said sense amplifier node pair to the same
potential;a first changeover element for connecting the first bit line pair and the
node pair to one another;a second changeover element for connecting the second bit line pair
and the node pair to one another;a first equalize element connected to the first bit line pair, for setting
the first bit line pair to the same potential; and
characterized by :
a second equalize element connected to the second bit line pair, for
setting both lines of the second bit line pair to the same potential.Further, the present application discloses other various inventions
made to achieve the above object. These inventions will be understood
from the appended claims, the following embodiments and the
accompanying drawings.A memory according to the preamble of claim 1 is known from
EP-A- 0 260 503.While the specification concludes with claims particularly pointing out
and distinctly claiming the subject matter which is regarded as the
</DESCRIPTION>
<CLAIMS>
A semiconductor memory device comprising:

a first memory circuit (31) including a first word line (WL31), a first bit line pair (RL31a, RL31b)
intersecting said first word line and a memory cell (31a) connected to a point

where said first word line and said first bit line pair intersect;
a second memory circuit (32) including a second word line (WL32), a second bit
line pair (BL32a, BL32b) intersecting said second word line and a memory cell (32a) connected to

a point where said second word line and said second bit line pair intersect;
a sense amplifier (40) having a node pair (Na, Nb) provided so as to correspond to
said first and second bit line pairs and for amplifying a difference in potential

between said node pair;
a reset circuit (42) for resetting the nodes of said sense amplifier node pair to the same
potential;
a first changeover element (51a) for connecting said first bit line pair (BL31a, BL31b) and
said node pair (Na, Nb) to one another;
a second changeover element (52a) for connecting said second bit line pair (BL32a, BL32b)
and said node pair (Na, Nb) to one another;
a first equalize element (51b) connected to said first bit line pair (BL31a, BL31b), for setting both lines of
said first bit line pair to the same potential;

characterized by :

a second equalize element (52b) connected to said second bit line pair (BL32a, BL32b), for
setting both lines of said second bit line pair to the same potential.
A semiconductor memory device according to claim 1, wherein said
sense amplifier (40) is disposed between said first and second memory circuits (31, 32).
A semiconductor memory device according to claim 1 comprising: 

a first drive circuit (103) for turning off said first changeover element (51a) after
said memory cell (31a) in said first memory circuit has been accessed;
a second drive circuit (102) for activating said first equalize element (51b) after
said first word line (WL31) has been deactivated after the turning off of said first

changeover element;
a third drive circuit (200) for causing an operation for deactivating said first
word line (WL31) and an operation for activating said first equalize element (51b) to timely

overlap each other after the turning off of said first changeover element (51a) and
activating said reset circuit (42) for resetting the nodes of said sense amplifier node pair to the same potential; 
a fourth drive circuit (104) for activating said second equalize element (52b) for
setting said second bit line pair (BL32a, BL32b) to the same potential to enable information

stored in said second memory circuit (32) to be transferred to said second bit line
pair (BL32a, BL32b);
a fifth drive circuit (105) for driving said second changeover element (52a) to
transfer information stored in said memory cell (32a) in said second memory circuit (32)

to said node pair (Na, Nb) after said node pair has been reset;
a sixth drive circuit (101) for driving said sense amplifier (40) to amplify the
difference in potential between said node pair (Na, Nb); and
detecting means (200) having a function for detecting that said second
memory circuit (32) has been selected after the selection of said first memory

circuit (31), and adapted to independently control said first, second, third, fourth,
fifth and sixth drive circuits.
A semiconductor memory device according to claim 3, wherein said
first memory circuit (31) includes a first group of a plurality of word lines, a first

group of a plurality of bit line pairs which intersect said first group of the
plurality of word lines respectively, and a first group of a plurality of memory

cells respectively connected to points where said first group of the plurality of
word lines and said first group of the plurality of bit line pairs intersect, and

said second memory circuit includes a second group of a plurality of word
lines, a second group of a plurality of bit line pairs which intersect said

second group of the plurality of word lines respectively, and a second group
of a plurality of memory cells respectively connected to points where sai
d
second group of the plurality of word lines and said second group of the

plurality of bit line pairs intersect.
A semiconductor memory device according to claim 4, further
including an address multiplexer (120) for outputting select signals for selecting 

said first and second memory circuits to said detecting means, said address
multiplexer having a function for latching a row address and an identical

terminal for taking in said row address and a column address therethrough.
A semiconductor memory device according to claim 5, further
including first and second column decoders (81, 82) for respectively receiving

therein column addresses output from said address multiplexer (120) and
respectively selecting predetermined word lines from said first and second

groups of the plurality of word lines, and first and second row decoders for
respectively receiving therein row addresses output from said detecting

means (200) and respectively selecting predetermined bit line pairs from said first
and second groups of the plurality of bit line pairs.
A method of obtaining access to a semiconductor memory device
including first and second memory circuits (31, 32) and a sense amplifier (40) used in

common with said first and second memory circuits, comprising the following
steps:


a step for connecting said first memory circuit (31) and said sense
amplifier (40) to each other so as to provide access to said first memory circuit (31);
a step for disconnecting said first memory circuit (31) and said sense
amplifier (40) from each other after said step for providing access to said first

memory circuit (31) has been completed;
a step for resetting said first memory circuit (31); and
a step for performing an operation for obtaining access to said second
memory circuit (32) so as to timely overlap with an operation for resetting said

first memory circuit (31).
A method according to claim 7, wherein said step for resetting said
first memory circuit (31) is a step for setting both lines of the bit line pair in said first memory 

circuit to the same potential after the word line (WL31) in said first memory circuit has
been deactivated, and said operation for obtaining access to said second

memory circuit (32) is an operation for connecting said second memory circuit (32)
and said sense amplifier (40) to each other and amplifying the information stored

in said second memory circuit (32) with said sense amplifier (40).
</CLAIMS>
</TEXT>
</DOC>
