# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proiect_SSC.srcs/sources_1/new/add.vhd" \
"../../../../proiect_SSC.srcs/sources_1/new/addBinary.vhd" \
"../../../../proiect_SSC.srcs/sim_1/new/tb_add.vhd" \

# Do not sort compile order
nosort
