//Verilog generated by VPR  from post-place-and-route implementation
module fabric_primitive_example_design_13 (
    input \data_out_flop ,
    input \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ,
    input \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ,
    input \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ,
    input \$auto$clkbufmap.cc:298:execute$733 ,
    input \$iopadmap$i2[0] ,
    input \$iopadmap$i2[1] ,
    input \$iopadmap$i2[2] ,
    input \$iopadmap$i2[3] ,
    input \$iopadmap$i1[0] ,
    input \$iopadmap$i1[1] ,
    input \$iopadmap$i1[2] ,
    input \$iopadmap$i1[3] ,
    output \data_in[3] ,
    output \data_in[0] ,
    output \data_in[1] ,
    output \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771 ,
    output \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773 ,
    output \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772 ,
    output \$auto$rs_design_edit.cc:375:check_undriven_IO$776 ,
    output \$auto$rs_design_edit.cc:375:check_undriven_IO$775 ,
    output \$auto$rs_design_edit.cc:375:check_undriven_IO$774 ,
    output \data_in[2] ,
    output \output_enable ,
    output \$iopadmap$data_out ,
    output \$auto$rs_design_edit.cc:568:execute$762 ,
    output \$auto$rs_design_edit.cc:568:execute$763 ,
    output \$auto$rs_design_edit.cc:568:execute$764 ,
    output \$auto$rs_design_edit.cc:568:execute$765 ,
    output \$auto$rs_design_edit.cc:568:execute$755 ,
    output \$auto$rs_design_edit.cc:568:execute$756 ,
    output \$auto$rs_design_edit.cc:568:execute$757 ,
    output \$auto$rs_design_edit.cc:568:execute$767 ,
    output \$auto$rs_design_edit.cc:568:execute$766 ,
    output \$auto$rs_design_edit.cc:568:execute$758 ,
    output \$auto$rs_design_edit.cc:568:execute$759 ,
    output \$auto$rs_design_edit.cc:568:execute$760 ,
    output \$auto$rs_design_edit.cc:568:execute$761 
);

    //Wires
    wire \data_out_flop_output_0_0 ;
    wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769_output_0_0 ;
    wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770_output_0_0 ;
    wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768_output_0_0 ;
    wire \$auto$clkbufmap.cc:298:execute$733_output_0_0 ;
    wire \$iopadmap$i2[0]_output_0_0 ;
    wire \$iopadmap$i2[1]_output_0_0 ;
    wire \$iopadmap$i2[2]_output_0_0 ;
    wire \$iopadmap$i2[3]_output_0_0 ;
    wire \$iopadmap$i1[0]_output_0_0 ;
    wire \$iopadmap$i1[1]_output_0_0 ;
    wire \$iopadmap$i1[2]_output_0_0 ;
    wire \$iopadmap$i1[3]_output_0_0 ;
    wire \lut_data_in[0]_output_0_0 ;
    wire \lut_data_in[1]_output_0_0 ;
    wire \lut_data_in[2]_output_0_0 ;
    wire \lut_data_in[3]_output_0_0 ;
    wire \dffre_output_enable_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$762_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$763_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$764_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$765_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$755_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$756_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$757_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$767_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$766_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$758_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$759_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$760_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$761_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_output_0_0 ;
    wire \dffre_$iopadmap$data_out_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_$iopadmap$data_out_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_2 ;
    wire \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_1 ;
    wire \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0 ;
    wire \dffre_output_enable_clock_0_0 ;
    wire \dffre_$iopadmap$data_out_clock_0_0 ;
    wire \lut_data_in[2]_input_0_2 ;
    wire \lut_data_in[0]_input_0_0 ;
    wire \lut_data_in[1]_input_0_0 ;
    wire \lut_data_in[2]_input_0_1 ;
    wire \lut_data_in[1]_input_0_2 ;
    wire \lut_data_in[3]_input_0_0 ;
    wire \lut_data_in[2]_input_0_4 ;
    wire \lut_data_in[3]_input_0_3 ;
    wire \lut_data_in[2]_input_0_3 ;
    wire \lut_data_in[0]_input_0_1 ;
    wire \lut_data_in[1]_input_0_1 ;
    wire \lut_data_in[2]_input_0_5 ;
    wire \lut_data_in[1]_input_0_3 ;
    wire \lut_data_in[3]_input_0_2 ;
    wire \lut_data_in[2]_input_0_0 ;
    wire \lut_data_in[3]_input_0_4 ;
    wire \data_in[0]_input_0_0 ;
    wire \data_in[1]_input_0_0 ;
    wire \lut_data_in[3]_input_0_1 ;
    wire \data_in[2]_input_0_0 ;
    wire \data_in[3]_input_0_0 ;
    wire \output_enable_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$762_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$763_input_0_0 ;
    wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$764_input_0_0 ;
    wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_0 ;
    wire \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$765_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$755_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$756_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$757_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$767_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$766_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$758_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$759_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$760_input_0_0 ;
    wire \$auto$rs_design_edit.cc:568:execute$761_input_0_0 ;
    wire \$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_0 ;
    wire \$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_0 ;
    wire \$iopadmap$data_out_input_0_0 ;
    wire \$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$765_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$764_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$763_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$762_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$761_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$760_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$766_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$767_input_0_0 ;
    wire \dffre_output_enable_input_0_0 ;
    wire \dffre_output_enable_input_2_0 ;
    wire \dffre_$iopadmap$data_out_input_2_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$755_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$759_input_0_4 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$758_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$757_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:568:execute$756_input_0_2 ;

    //IO assignments
    assign \data_in[3]  = \data_in[3]_input_0_0 ;
    assign \data_in[0]  = \data_in[0]_input_0_0 ;
    assign \data_in[1]  = \data_in[1]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0 ;
    assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_0 ;
    assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_0 ;
    assign \$auto$rs_design_edit.cc:375:check_undriven_IO$776  = \$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_0 ;
    assign \$auto$rs_design_edit.cc:375:check_undriven_IO$775  = \$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_0 ;
    assign \$auto$rs_design_edit.cc:375:check_undriven_IO$774  = \$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0 ;
    assign \data_in[2]  = \data_in[2]_input_0_0 ;
    assign \output_enable  = \output_enable_input_0_0 ;
    assign \$iopadmap$data_out  = \$iopadmap$data_out_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$762  = \$auto$rs_design_edit.cc:568:execute$762_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$763  = \$auto$rs_design_edit.cc:568:execute$763_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$764  = \$auto$rs_design_edit.cc:568:execute$764_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$765  = \$auto$rs_design_edit.cc:568:execute$765_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$755  = \$auto$rs_design_edit.cc:568:execute$755_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$756  = \$auto$rs_design_edit.cc:568:execute$756_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$757  = \$auto$rs_design_edit.cc:568:execute$757_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$767  = \$auto$rs_design_edit.cc:568:execute$767_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$766  = \$auto$rs_design_edit.cc:568:execute$766_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$758  = \$auto$rs_design_edit.cc:568:execute$758_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$759  = \$auto$rs_design_edit.cc:568:execute$759_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$760  = \$auto$rs_design_edit.cc:568:execute$760_input_0_0 ;
    assign \$auto$rs_design_edit.cc:568:execute$761  = \$auto$rs_design_edit.cc:568:execute$761_input_0_0 ;
    assign \data_out_flop_output_0_0  = \data_out_flop ;
    assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769_output_0_0  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$769 ;
    assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770_output_0_0  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$770 ;
    assign \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768_output_0_0  = \$auto$rs_design_edit.cc:314:add_wire_btw_prims$768 ;
    assign \$auto$clkbufmap.cc:298:execute$733_output_0_0  = \$auto$clkbufmap.cc:298:execute$733 ;
    assign \$iopadmap$i2[0]_output_0_0  = \$iopadmap$i2[0] ;
    assign \$iopadmap$i2[1]_output_0_0  = \$iopadmap$i2[1] ;
    assign \$iopadmap$i2[2]_output_0_0  = \$iopadmap$i2[2] ;
    assign \$iopadmap$i2[3]_output_0_0  = \$iopadmap$i2[3] ;
    assign \$iopadmap$i1[0]_output_0_0  = \$iopadmap$i1[0] ;
    assign \$iopadmap$i1[1]_output_0_0  = \$iopadmap$i1[1] ;
    assign \$iopadmap$i1[2]_output_0_0  = \$iopadmap$i1[2] ;
    assign \$iopadmap$i1[3]_output_0_0  = \$iopadmap$i1[3] ;

    //Interconnect
    fpga_interconnect \routing_segment_data_out_flop_output_0_0_to_dffre_$iopadmap$data_out_input_0_0  (
        .datain(\data_out_flop_output_0_0 ),
        .dataout(\dffre_$iopadmap$data_out_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:314:add_wire_btw_prims$769_output_0_0_to_lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_3  (
        .datain(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$769_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_3 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:314:add_wire_btw_prims$769_output_0_0_to_lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_1  (
        .datain(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$769_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_1 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:314:add_wire_btw_prims$770_output_0_0_to_lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_2  (
        .datain(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$770_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_2 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:314:add_wire_btw_prims$770_output_0_0_to_lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_1  (
        .datain(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$770_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_1 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:314:add_wire_btw_prims$768_output_0_0_to_lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0  (
        .datain(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$768_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:314:add_wire_btw_prims$768_output_0_0_to_lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0  (
        .datain(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$768_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$733_output_0_0_to_dffre_output_enable_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$733_output_0_0 ),
        .dataout(\dffre_output_enable_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:298:execute$733_output_0_0_to_dffre_$iopadmap$data_out_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:298:execute$733_output_0_0 ),
        .dataout(\dffre_$iopadmap$data_out_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[0]_output_0_0_to_lut_data_in[2]_input_0_2  (
        .datain(\$iopadmap$i2[0]_output_0_0 ),
        .dataout(\lut_data_in[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[0]_output_0_0_to_lut_data_in[0]_input_0_0  (
        .datain(\$iopadmap$i2[0]_output_0_0 ),
        .dataout(\lut_data_in[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[0]_output_0_0_to_lut_data_in[1]_input_0_0  (
        .datain(\$iopadmap$i2[0]_output_0_0 ),
        .dataout(\lut_data_in[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[1]_output_0_0_to_lut_data_in[2]_input_0_1  (
        .datain(\$iopadmap$i2[1]_output_0_0 ),
        .dataout(\lut_data_in[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[1]_output_0_0_to_lut_data_in[1]_input_0_2  (
        .datain(\$iopadmap$i2[1]_output_0_0 ),
        .dataout(\lut_data_in[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[2]_output_0_0_to_lut_data_in[3]_input_0_0  (
        .datain(\$iopadmap$i2[2]_output_0_0 ),
        .dataout(\lut_data_in[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[2]_output_0_0_to_lut_data_in[2]_input_0_4  (
        .datain(\$iopadmap$i2[2]_output_0_0 ),
        .dataout(\lut_data_in[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i2[3]_output_0_0_to_lut_data_in[3]_input_0_3  (
        .datain(\$iopadmap$i2[3]_output_0_0 ),
        .dataout(\lut_data_in[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[0]_output_0_0_to_lut_data_in[2]_input_0_3  (
        .datain(\$iopadmap$i1[0]_output_0_0 ),
        .dataout(\lut_data_in[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[0]_output_0_0_to_lut_data_in[0]_input_0_1  (
        .datain(\$iopadmap$i1[0]_output_0_0 ),
        .dataout(\lut_data_in[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[0]_output_0_0_to_lut_data_in[1]_input_0_1  (
        .datain(\$iopadmap$i1[0]_output_0_0 ),
        .dataout(\lut_data_in[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[1]_output_0_0_to_lut_data_in[2]_input_0_5  (
        .datain(\$iopadmap$i1[1]_output_0_0 ),
        .dataout(\lut_data_in[2]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[1]_output_0_0_to_lut_data_in[1]_input_0_3  (
        .datain(\$iopadmap$i1[1]_output_0_0 ),
        .dataout(\lut_data_in[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[2]_output_0_0_to_lut_data_in[3]_input_0_2  (
        .datain(\$iopadmap$i1[2]_output_0_0 ),
        .dataout(\lut_data_in[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[2]_output_0_0_to_lut_data_in[2]_input_0_0  (
        .datain(\$iopadmap$i1[2]_output_0_0 ),
        .dataout(\lut_data_in[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$i1[3]_output_0_0_to_lut_data_in[3]_input_0_4  (
        .datain(\$iopadmap$i1[3]_output_0_0 ),
        .dataout(\lut_data_in[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_data_in[0]_output_0_0_to_data_in[0]_input_0_0  (
        .datain(\lut_data_in[0]_output_0_0 ),
        .dataout(\data_in[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_data_in[1]_output_0_0_to_data_in[1]_input_0_0  (
        .datain(\lut_data_in[1]_output_0_0 ),
        .dataout(\data_in[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_data_in[2]_output_0_0_to_lut_data_in[3]_input_0_1  (
        .datain(\lut_data_in[2]_output_0_0 ),
        .dataout(\lut_data_in[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_data_in[2]_output_0_0_to_data_in[2]_input_0_0  (
        .datain(\lut_data_in[2]_output_0_0 ),
        .dataout(\data_in[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_data_in[3]_output_0_0_to_data_in[3]_input_0_0  (
        .datain(\lut_data_in[3]_output_0_0 ),
        .dataout(\data_in[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_output_enable_output_0_0_to_output_enable_input_0_0  (
        .datain(\dffre_output_enable_output_0_0 ),
        .dataout(\output_enable_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$762_output_0_0_to_$auto$rs_design_edit.cc:568:execute$762_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$762_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$762_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$763_output_0_0_to_$auto$rs_design_edit.cc:568:execute$763_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$763_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$763_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_output_0_0_to_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$764_output_0_0_to_$auto$rs_design_edit.cc:568:execute$764_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$764_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$764_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_output_0_0_to_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_output_0_0_to_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$765_output_0_0_to_$auto$rs_design_edit.cc:568:execute$765_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$765_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$765_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$755_output_0_0_to_$auto$rs_design_edit.cc:568:execute$755_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$755_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$755_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$756_output_0_0_to_$auto$rs_design_edit.cc:568:execute$756_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$756_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$756_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$757_output_0_0_to_$auto$rs_design_edit.cc:568:execute$757_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$757_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$757_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$767_output_0_0_to_$auto$rs_design_edit.cc:568:execute$767_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$767_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$767_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$766_output_0_0_to_$auto$rs_design_edit.cc:568:execute$766_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$766_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$766_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$758_output_0_0_to_$auto$rs_design_edit.cc:568:execute$758_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$758_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$758_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$759_output_0_0_to_$auto$rs_design_edit.cc:568:execute$759_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$759_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$759_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$760_output_0_0_to_$auto$rs_design_edit.cc:568:execute$760_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$760_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$760_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:568:execute$761_output_0_0_to_$auto$rs_design_edit.cc:568:execute$761_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:568:execute$761_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:568:execute$761_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_output_0_0_to_$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_output_0_0_to_$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$iopadmap$data_out_output_0_0_to_$iopadmap$data_out_input_0_0  (
        .datain(\dffre_$iopadmap$data_out_output_0_0 ),
        .dataout(\$iopadmap$data_out_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_output_0_0_to_$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$765_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$765_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$764_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$764_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$763_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$763_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$762_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$762_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$761_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$761_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$760_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$760_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$766_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$766_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$767_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$767_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_output_enable_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_output_enable_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_output_enable_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_output_enable_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$iopadmap$data_out_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$iopadmap$data_out_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$755_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$755_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$759_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$759_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$758_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$758_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$757_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$757_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:568:execute$756_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:568:execute$756_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10110010010011010100110110110010)
    ) \lut_data_in[3]  (
        .in({
            \lut_data_in[3]_input_0_4 ,
            \lut_data_in[3]_input_0_3 ,
            \lut_data_in[3]_input_0_2 ,
            \lut_data_in[3]_input_0_1 ,
            \lut_data_in[3]_input_0_0 
         }),
        .out(\lut_data_in[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100110011001010101100110011010010101010101010110101010101010)
    ) \lut_data_in[2]  (
        .in({
            \lut_data_in[2]_input_0_5 ,
            \lut_data_in[2]_input_0_4 ,
            \lut_data_in[2]_input_0_3 ,
            \lut_data_in[2]_input_0_2 ,
            \lut_data_in[2]_input_0_1 ,
            \lut_data_in[2]_input_0_0 
         }),
        .out(\lut_data_in[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$765  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$765_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$765_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$764  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$764_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$764_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_data_in[0]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_data_in[0]_input_0_1 ,
            \lut_data_in[0]_input_0_0 
         }),
        .out(\lut_data_in[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000011101111000)
    ) \lut_data_in[1]  (
        .in({
            1'b0,
            \lut_data_in[1]_input_0_3 ,
            \lut_data_in[1]_input_0_2 ,
            \lut_data_in[1]_input_0_1 ,
            \lut_data_in[1]_input_0_0 
         }),
        .out(\lut_data_in[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$763  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$763_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$763_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$762  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$762_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$762_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$761  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$761_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$761_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$760  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$760_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$760_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$766  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$766_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$766_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$767  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$767_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$767_output_0_0 )
    );

    DFFRE #(
    ) \dffre_output_enable  (
        .C(\dffre_output_enable_clock_0_0 ),
        .D(\dffre_output_enable_input_0_0 ),
        .E(\dffre_output_enable_input_2_0 ),
        .R(1'b0),
        .Q(\dffre_output_enable_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$iopadmap$data_out  (
        .C(\dffre_$iopadmap$data_out_clock_0_0 ),
        .D(\dffre_$iopadmap$data_out_input_0_0 ),
        .E(\dffre_$iopadmap$data_out_input_2_0 ),
        .R(1'b0),
        .Q(\dffre_$iopadmap$data_out_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$774_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$771_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:568:execute$755  (
        .in({
            \lut_$auto$rs_design_edit.cc:568:execute$755_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$755_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto$rs_design_edit.cc:568:execute$759  (
        .in({
            \lut_$auto$rs_design_edit.cc:568:execute$759_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$759_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$772_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$776_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$758  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$758_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$758_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:568:execute$757  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$757_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$757_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:375:check_undriven_IO$775_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto$rs_design_edit.cc:568:execute$756  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:568:execute$756_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:568:execute$756_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:314:add_wire_btw_prims$773_output_0_0 )
    );


endmodule
