<!-- README.md for 8bit-Adder-Subtractor-RTL-to-GDSII -->

<h1 align="center">🔧 8-bit Adder/Subtractor RTL to GDSII | ASIC Physical Design</h1>

<p align="center">
  <img src="https://media.giphy.com/media/QssGEmpkyEOhBCb7e1/giphy.gif" width="40"><br>
  <i>RTL ➝ Synthesis ➝ Floorplan ➝ Placement ➝ CTS ➝ Routing ➝ GDSII ➝ Signoff</i>
</p>

---

## 📌 Project Overview

This project demonstrates the **complete ASIC backend flow** for a standard-cell-based 8-bit Adder/Subtractor. It is implemented using industry-standard **Synopsys tools** from RTL to GDSII.

<p align="center">
  <img src="Images/RTL_to_GDS_flow.png" alt="RTL to GDSII Flow" width="600"/>
</p>

---

## 🧠 What I Did

✔️ RTL design of an 8-bit Adder/Subtractor using Verilog  
✔️ Synthesis with **Design Compiler**  
✔️ Physical Design with **IC Compiler II**  
✔️ Static Timing Analysis with **PrimeTime**  
✔️ Final GDSII generation + DRC/LVS Signoff  
✔️ Complete **ASIC integration-ready layout** generation

---

## 🛠️ Tools & Technologies

<p align="center">
  <img src="https://img.shields.io/badge/Verilog-RTL-green?logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/Synopsys-DC-blueviolet" />
  <img src="https://img.shields.io/badge/Synopsys-ICC2-purple" />
  <img src="https://img.shields.io/badge/Synopsys-PrimeTime-blue" />
  <img src="https://img.shields.io/badge/Calibre-DRC%2FLVS-orange" />
</p>

---

## 👩‍💻 Skills Demonstrated

- 📐 RTL Design (Verilog)
- 🏗️ Logic Synthesis and Constraints Handling
- 🧱 Floorplanning and Placement
- 🕓 Clock Tree Synthesis (CTS)
- 📡 Routing and Congestion Management
- 📏 STA and Timing Closure
- 🔍 DRC / LVS Signoff Checks
- 🎯 ASIC GDSII Tapeout-Ready Flow

---

## 📁 Project Structure

```bash
8bit-Adder-Subtractor-RTL-to-GDSII/
│
├── RTL/                      # Verilog design & testbench
├── Synthesis/                # DC scripts, constraints, reports
├── Physical_Design/          # Floorplan, placement, CTS, routing, GDS
├── Signoff/                  # DRC, LVS, STA reports
├── Images/                   # Diagrams, flow chart, layout screenshots
└── README.md                 # This file



