{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704464856616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704464856617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  5 17:27:36 2024 " "Processing started: Fri Jan  5 17:27:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704464856617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704464856617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704464856618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704464856937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CORE " "Found entity 1: I2C_CORE" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704464877708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704464877708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Modules/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704464877709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704464877709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_CORE " "Elaborating entity \"I2C_CORE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704464877797 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out I2C_CORE.v(16) " "Output port \"data_out\" at I2C_CORE.v(16) has no driver" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1704464877798 "|I2C_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_generator " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_generator\"" {  } { { "../sources/Top_files/I2C_CORE.v" "clock_generator" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704464877800 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_clk_ff clock_generator.v(27) " "Verilog HDL Always Construct warning at clock_generator.v(27): variable \"out_clk_ff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1704464877802 "|I2C_CORE|clock_generator:clock_generator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_clk_ff clock_generator.v(24) " "Verilog HDL Always Construct warning at clock_generator.v(24): inferring latch(es) for variable \"out_clk_ff\", which holds its previous value in one or more paths through the always construct" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704464877802 "|I2C_CORE|clock_generator:clock_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_generator.v(42) " "Verilog HDL assignment warning at clock_generator.v(42): truncated value with size 32 to match size of target (9)" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704464877802 "|I2C_CORE|clock_generator:clock_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_clk_ff clock_generator.v(24) " "Inferred latch for \"out_clk_ff\" at clock_generator.v(24)" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704464877803 "|I2C_CORE|clock_generator:clock_generator"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1704464878615 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1704464878615 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "bidirectional pin \"sda\" has no driver" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1704464878615 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1704464878615 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "scl~synth " "Node \"scl~synth\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464878630 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1704464878630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704464878630 "|I2C_CORE|data_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704464878630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704464878820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704464879741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704464879741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data " "No output dependent on input pin \"wr_data\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|wr_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data " "No output dependent on input pin \"rd_data\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1704464879803 "|I2C_CORE|rd_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1704464879803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704464879803 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704464879803 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1704464879803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704464879803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704464879803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704464879814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  5 17:27:59 2024 " "Processing ended: Fri Jan  5 17:27:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704464879814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704464879814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704464879814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704464879814 ""}
