{:input (genetic.representation/genetic-representation "../mediumcorpus/58451.F3EED75B.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_52, wire1_72, wire2_92, wire3_53, wire4_73, wire5_93, wire6_16_54, wire7_34, wire8_50, wire9_70, wire10_90);\n  wire \\:missing_edge ;\n  input wire0_52;\n  wire wire0_52;\n  output wire10_90;\n  wire wire10_90;\n  wire wire11;\n  wire wire12;\n  wire wire13;\n  wire wire14_15;\n  wire wire14_51;\n  wire wire14_71;\n  wire wire15_16;\n  wire wire15_91;\n  wire wire16_33;\n  wire wire17_33;\n  wire wire17_34;\n  wire wire17_89;\n  wire wire18_35;\n  wire wire18_39;\n  wire wire18_45;\n  wire wire19_20_41;\n  wire wire19_20_42;\n  wire wire19_37;\n  input wire1_72;\n  wire wire1_72;\n  wire wire20_38;\n  wire wire21_22_47;\n  wire wire21_22_48;\n  wire wire21_43;\n  wire wire22_44;\n  wire wire23_55;\n  wire wire23_59;\n  wire wire23_65;\n  wire wire24_25_61;\n  wire wire24_25_62;\n  wire wire24_57;\n  wire wire25_58;\n  wire wire26_27_67;\n  wire wire26_27_68;\n  wire wire26_63;\n  wire wire27_64;\n  wire wire28_75;\n  wire wire28_79;\n  wire wire28_85;\n  wire wire29_30_81;\n  wire wire29_30_82;\n  wire wire29_77;\n  input wire2_92;\n  wire wire2_92;\n  wire wire30_78;\n  wire wire31_32_87;\n  wire wire31_32_88;\n  wire wire31_83;\n  wire wire32_84;\n  wire wire35_49;\n  wire wire36_40_47;\n  wire wire36_51;\n  wire wire37_39;\n  wire wire38_40;\n  input wire3_53;\n  wire wire3_53;\n  wire wire41_52;\n  wire wire42_53;\n  wire wire43_45;\n  wire wire44_46;\n  wire wire46_50;\n  wire wire48_54;\n  wire wire49_74;\n  input wire4_73;\n  wire wire4_73;\n  wire wire55_69;\n  wire wire56_60_67;\n  wire wire56_71;\n  wire wire57_59;\n  wire wire58_60;\n  input wire5_93;\n  wire wire5_93;\n  wire wire61_72;\n  wire wire62_73;\n  wire wire63_65;\n  wire wire64_66;\n  wire wire66_70;\n  wire wire68_74;\n  wire wire69_94;\n  input wire6_16_54;\n  wire wire6_16_54;\n  wire wire75_89;\n  wire wire76_80_87;\n  wire wire76_91;\n  wire wire77_79;\n  wire wire78_80;\n  output wire7_34;\n  wire wire7_34;\n  wire wire81_92;\n  wire wire82_93;\n  wire wire83_85;\n  wire wire84_86;\n  wire wire86_90;\n  wire wire88_94;\n  output wire8_50;\n  wire wire8_50;\n  output wire9_70;\n  wire wire9_70;\n  assign wire14_15 = 4'h8 >> { wire14_71, wire14_51 };\n  assign wire23_55 = 4'he >> { wire23_65, wire23_59 };\n  assign wire24_57 = 4'h8 >> { wire24_25_62, wire24_25_61 };\n  assign wire25_58 = 4'h6 >> { wire24_25_62, wire24_25_61 };\n  assign wire26_63 = 4'h8 >> { wire26_27_68, wire26_27_67 };\n  assign wire27_64 = 4'h6 >> { wire26_27_68, wire26_27_67 };\n  assign wire28_75 = 4'he >> { wire28_85, wire28_79 };\n  assign wire29_77 = 4'h8 >> { wire29_30_82, wire29_30_81 };\n  assign wire30_78 = 4'h6 >> { wire29_30_82, wire29_30_81 };\n  assign wire31_83 = 4'h8 >> { wire31_32_88, wire31_32_87 };\n  assign wire32_84 = 4'h6 >> { wire31_32_88, wire31_32_87 };\n  assign wire15_16 = 4'h8 >> { wire15_91, wire14_15 };\n  assign wire16_33 = 4'h8 >> { wire6_16_54, wire15_16 };\n  assign wire17_34 = 4'he >> { wire17_33, wire17_89 };\n  assign wire18_35 = 4'he >> { wire18_45, wire18_39 };\n  assign wire19_37 = 4'h8 >> { wire19_20_42, wire19_20_41 };\n  assign wire20_38 = 4'h6 >> { wire19_20_42, wire19_20_41 };\n  assign wire21_43 = 4'h8 >> { wire21_22_48, wire21_22_47 };\n  assign wire22_44 = 4'h6 >> { wire21_22_48, wire21_22_47 };\n  assign wire11 = 1'h0;\n  assign wire12 = 1'h1;\n  assign wire13 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire88_94 = wire69_94;\n  assign wire82_93 = wire5_93;\n  assign wire81_92 = wire2_92;\n  assign wire15_91 = wire76_91;\n  assign wire10_90 = wire86_90;\n  assign wire17_89 = wire75_89;\n  assign wire31_32_88 = wire88_94;\n  assign wire31_32_87 = wire76_80_87;\n  assign wire86_90 = wire84_86;\n  assign wire28_85 = wire83_85;\n  assign wire84_86 = wire32_84;\n  assign wire83_85 = wire31_83;\n  assign wire29_30_82 = wire82_93;\n  assign wire29_30_81 = wire81_92;\n  assign wire76_80_87 = wire78_80;\n  assign wire28_79 = wire77_79;\n  assign wire78_80 = wire30_78;\n  assign wire77_79 = wire29_77;\n  assign wire76_91 = wire76_80_87;\n  assign wire75_89 = wire28_75;\n  assign wire68_74 = wire49_74;\n  assign wire62_73 = wire4_73;\n  assign wire61_72 = wire1_72;\n  assign wire14_71 = wire56_71;\n  assign wire9_70 = wire66_70;\n  assign wire69_94 = wire55_69;\n  assign wire26_27_68 = wire68_74;\n  assign wire26_27_67 = wire56_60_67;\n  assign wire66_70 = wire64_66;\n  assign wire23_65 = wire63_65;\n  assign wire64_66 = wire27_64;\n  assign wire63_65 = wire26_63;\n  assign wire24_25_62 = wire62_73;\n  assign wire24_25_61 = wire61_72;\n  assign wire56_60_67 = wire58_60;\n  assign wire23_59 = wire57_59;\n  assign wire58_60 = wire25_58;\n  assign wire57_59 = wire24_57;\n  assign wire56_71 = wire56_60_67;\n  assign wire55_69 = wire23_55;\n  assign wire48_54 = wire6_16_54;\n  assign wire42_53 = wire3_53;\n  assign wire41_52 = wire0_52;\n  assign wire14_51 = wire36_51;\n  assign wire8_50 = wire46_50;\n  assign wire49_74 = wire35_49;\n  assign wire21_22_48 = wire48_54;\n  assign wire21_22_47 = wire36_40_47;\n  assign wire46_50 = wire44_46;\n  assign wire18_45 = wire43_45;\n  assign wire44_46 = wire22_44;\n  assign wire43_45 = wire21_43;\n  assign wire19_20_42 = wire42_53;\n  assign wire19_20_41 = wire41_52;\n  assign wire36_40_47 = wire38_40;\n  assign wire18_39 = wire37_39;\n  assign wire38_40 = wire20_38;\n  assign wire37_39 = wire19_37;\n  assign wire36_51 = wire36_40_47;\n  assign wire35_49 = wire18_35;\n  assign wire7_34 = wire17_34;\n  assign wire17_33 = wire16_33;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:3.1-192.10\" *)\nmodule postsynth(wire0_52, wire1_72, wire2_92, wire3_53, wire4_73, wire5_93, wire6_16_54, wire7_34, wire8_50, wire9_70, wire10_90);\n  wire _00_;\n  wire _01_;\n  wire _02_;\n  wire _03_;\n  wire _04_;\n  wire _05_;\n  wire _06_;\n  wire _07_;\n  wire _08_;\n  wire _09_;\n  wire _10_;\n  wire _11_;\n  wire _12_;\n  wire _13_;\n  wire _14_;\n  wire _15_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:5.9-5.17\" *)\n  input wire0_52;\n  wire wire0_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:7.10-7.19\" *)\n  output wire10_90;\n  wire wire10_90;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:9.8-9.14\" *)\n  wire wire11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:10.8-10.14\" *)\n  wire wire12;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:11.8-11.14\" *)\n  wire wire13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:19.8-19.17\" *)\n  wire wire17_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:24.8-24.20\" *)\n  wire wire19_20_41;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:25.8-25.20\" *)\n  wire wire19_20_42;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:27.9-27.17\" *)\n  input wire1_72;\n  wire wire1_72;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:31.8-31.20\" *)\n  wire wire21_22_48;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:33.8-33.17\" *)\n  wire wire22_44;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:37.8-37.20\" *)\n  wire wire24_25_61;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:38.8-38.20\" *)\n  wire wire24_25_62;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:44.8-44.17\" *)\n  wire wire27_64;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:48.8-48.20\" *)\n  wire wire29_30_81;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:49.8-49.20\" *)\n  wire wire29_30_82;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:51.9-51.17\" *)\n  input wire2_92;\n  wire wire2_92;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:57.8-57.17\" *)\n  wire wire32_84;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:63.9-63.17\" *)\n  input wire3_53;\n  wire wire3_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:65.8-65.17\" *)\n  wire wire41_52;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:66.8-66.17\" *)\n  wire wire42_53;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:68.8-68.17\" *)\n  wire wire44_46;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:69.8-69.17\" *)\n  wire wire46_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:70.8-70.17\" *)\n  wire wire48_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:72.9-72.17\" *)\n  input wire4_73;\n  wire wire4_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:79.9-79.17\" *)\n  input wire5_93;\n  wire wire5_93;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:81.8-81.17\" *)\n  wire wire61_72;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:82.8-82.17\" *)\n  wire wire62_73;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:84.8-84.17\" *)\n  wire wire64_66;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:85.8-85.17\" *)\n  wire wire66_70;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:88.9-88.20\" *)\n  input wire6_16_54;\n  wire wire6_16_54;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:95.10-95.18\" *)\n  output wire7_34;\n  wire wire7_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:97.8-97.17\" *)\n  wire wire81_92;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:98.8-98.17\" *)\n  wire wire82_93;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:100.8-100.17\" *)\n  wire wire84_86;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:101.8-101.17\" *)\n  wire wire86_90;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:103.10-103.18\" *)\n  output wire8_50;\n  wire wire8_50;\n  (* src = \"/dev/shm/fuzzmount37B880B5/394E52CE.v:105.10-105.18\" *)\n  output wire9_70;\n  wire wire9_70;\n  assign _00_ = ~(wire4_73 ^ wire1_72);\n  assign _01_ = ~wire6_16_54;\n  assign _02_ = ~(wire3_53 ^ wire0_52);\n  assign _03_ = _02_ | _01_;\n  assign _04_ = wire3_53 & wire0_52;\n  assign _05_ = _03_ & ~(_04_);\n  assign wire9_70 = _05_ ^ _00_;\n  assign _06_ = ~(wire5_93 ^ wire2_92);\n  assign _07_ = _05_ | _00_;\n  assign _08_ = wire4_73 & wire1_72;\n  assign _09_ = _07_ & ~(_08_);\n  assign wire10_90 = _09_ ^ _06_;\n  assign _10_ = _02_ | _00_;\n  assign _11_ = _10_ | _06_;\n  assign _12_ = wire6_16_54 & ~(_11_);\n  assign _13_ = ~(_09_ | _06_);\n  assign _14_ = wire5_93 & wire2_92;\n  assign _15_ = _14_ | _13_;\n  assign wire7_34 = _15_ | _12_;\n  assign wire8_50 = _02_ ^ _01_;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11 = 1'h0;\n  assign wire12 = 1'h1;\n  assign wire13 = 1'h0;\n  assign wire17_34 = wire7_34;\n  assign wire19_20_41 = wire0_52;\n  assign wire19_20_42 = wire3_53;\n  assign wire21_22_48 = wire6_16_54;\n  assign wire22_44 = wire8_50;\n  assign wire24_25_61 = wire1_72;\n  assign wire24_25_62 = wire4_73;\n  assign wire27_64 = wire9_70;\n  assign wire29_30_81 = wire2_92;\n  assign wire29_30_82 = wire5_93;\n  assign wire32_84 = wire10_90;\n  assign wire41_52 = wire0_52;\n  assign wire42_53 = wire3_53;\n  assign wire44_46 = wire8_50;\n  assign wire46_50 = wire8_50;\n  assign wire48_54 = wire6_16_54;\n  assign wire61_72 = wire1_72;\n  assign wire62_73 = wire4_73;\n  assign wire64_66 = wire9_70;\n  assign wire66_70 = wire9_70;\n  assign wire81_92 = wire2_92;\n  assign wire82_93 = wire5_93;\n  assign wire84_86 = wire10_90;\n  assign wire86_90 = wire10_90;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}