

================================================================
== Vitis HLS Report for 'mem_write_top_rfi_C'
================================================================
* Date:           Mon Jul 24 07:13:42 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mem_write_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        19|         12|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 12, D = 19, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 2 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%filtered_real_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_real_1_o_mem"   --->   Operation 23 'read' 'filtered_real_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%filtered_im_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_im_1_o_mem"   --->   Operation 24 'read' 'filtered_im_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%filtered_real_0_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_real_0_o_mem"   --->   Operation 25 'read' 'filtered_real_0_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%filtered_im_0_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %filtered_im_0_o_mem"   --->   Operation 26 'read' 'filtered_im_0_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%std_I_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %std_I_o_mem"   --->   Operation 27 'read' 'std_I_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%mad_I_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mad_I_o_mem"   --->   Operation 28 'read' 'mad_I_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%raw_data_im_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_1_o_mem"   --->   Operation 29 'read' 'raw_data_im_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%std_R_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %std_R_o_mem"   --->   Operation 30 'read' 'std_R_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%raw_data_real_1_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_1_o_mem"   --->   Operation 31 'read' 'raw_data_real_1_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%mad_R_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mad_R_o_mem"   --->   Operation 32 'read' 'mad_R_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%raw_data_real_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_real_o_mem"   --->   Operation 33 'read' 'raw_data_real_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%raw_data_im_o_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %raw_data_im_o_mem"   --->   Operation 34 'read' 'raw_data_im_o_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_4, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_20"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_12, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_22"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_22"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_o_stream"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_33, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_22"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_22"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_o_stream"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_16, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_22"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_R_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_22"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mad_R_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mad_R_o_stream"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_14, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_22"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_real_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_22"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_real_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_real_1_o_stream"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_8, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_22"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_R_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_22"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %std_R_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %std_R_o_stream"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_10, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_22"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %raw_data_im_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_22"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %raw_data_im_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %raw_data_im_1_o_stream"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_3, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mad_I_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_22"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mad_I_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mad_I_o_stream"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_23, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_22"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %std_I_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_22"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %std_I_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %std_I_o_stream"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_32, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_22"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_0_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_22"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_im_0_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_im_0_o_stream"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_26, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_22"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_0_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_22"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_real_0_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_real_0_o_stream"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_28, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_22"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_im_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_22"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_im_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_im_1_o_stream"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_mem, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_30, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_22"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %filtered_real_1_o_mem, void @empty_1, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_22"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %filtered_real_1_o_stream, void @empty_2, i32 1, i32 1, void @empty_17, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %filtered_real_1_o_stream"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_19, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.59>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%current_rate_10_load = load i32 %current_rate_10" [mem_write_top_rfi_C.cpp:58]   --->   Operation 88 'load' 'current_rate_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln58 = icmp_slt  i32 %current_rate_10_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 89 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%current_factor_10_load = load i32 %current_factor_10" [mem_write_top_rfi_C.cpp:58]   --->   Operation 90 'load' 'current_factor_10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln58_1 = icmp_slt  i32 %current_factor_10_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 91 'icmp' 'icmp_ln58_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln58 = and i1 %icmp_ln58, i1 %icmp_ln58_1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 92 'and' 'and_ln58' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58, void %_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 93 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 94 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %current_factor_10_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 94 'icmp' 'icmp_ln59' <Predicate = (and_ln58)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void, void %.loopexit.i" [mem_write_top_rfi_C.cpp:59]   --->   Operation 95 'br' 'br_ln59' <Predicate = (and_ln58)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_10_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 96 'bitconcatenate' 'shl_ln' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i33 %shl_ln" [mem_write_top_rfi_C.cpp:61]   --->   Operation 97 'sext' 'sext_ln61' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln61 = add i64 %sext_ln61, i64 %raw_data_im_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 98 'add' 'add_ln61' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i63 %trunc_ln" [mem_write_top_rfi_C.cpp:61]   --->   Operation 100 'sext' 'sext_ln61_1' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln61_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln62 = add i32 %current_rate_10_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 102 'add' 'add_ln62' <Predicate = (and_ln58)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62, i32 %current_rate_10" [mem_write_top_rfi_C.cpp:62]   --->   Operation 103 'store' 'store_ln62' <Predicate = (and_ln58)> <Delay = 1.58>
ST_2 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp_sgt  i32 %add_ln62, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 104 'icmp' 'icmp_ln71' <Predicate = (and_ln58)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 105 'br' 'br_ln71' <Predicate = (and_ln58)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_10" [mem_write_top_rfi_C.cpp:72]   --->   Operation 106 'store' 'store_ln72' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 1.58>
ST_2 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %current_factor_10_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 107 'add' 'add_ln73' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73, i32 %current_factor_10" [mem_write_top_rfi_C.cpp:73]   --->   Operation 108 'store' 'store_ln73' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge" [mem_write_top_rfi_C.cpp:74]   --->   Operation 109 'br' 'br_ln74' <Predicate = (and_ln58 & icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 110 'br' 'br_ln75' <Predicate = (and_ln58)> <Delay = 1.58>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%current_rate_9_load_1 = load i32 %current_rate_9" [mem_write_top_rfi_C.cpp:58]   --->   Operation 111 'load' 'current_rate_9_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln58_2 = icmp_slt  i32 %current_rate_9_load_1, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 112 'icmp' 'icmp_ln58_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%current_factor_9_load_1 = load i32 %current_factor_9" [mem_write_top_rfi_C.cpp:58]   --->   Operation 113 'load' 'current_factor_9_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.47ns)   --->   "%icmp_ln58_3 = icmp_slt  i32 %current_factor_9_load_1, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 114 'icmp' 'icmp_ln58_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln58_1 = and i1 %icmp_ln58_2, i1 %icmp_ln58_3" [mem_write_top_rfi_C.cpp:58]   --->   Operation 115 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_1, void %_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 116 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln59_1 = icmp_eq  i32 %current_factor_9_load_1, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 117 'icmp' 'icmp_ln59_1' <Predicate = (and_ln58_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_1, void, void %.loopexit.i20" [mem_write_top_rfi_C.cpp:59]   --->   Operation 118 'br' 'br_ln59' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_9_load_1, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 119 'bitconcatenate' 'shl_ln61_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i33 %shl_ln61_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 120 'sext' 'sext_ln61_2' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (3.52ns)   --->   "%add_ln61_1 = add i64 %sext_ln61_2, i64 %raw_data_real_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 121 'add' 'add_ln61_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_1, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 122 'partselect' 'trunc_ln61_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i63 %trunc_ln61_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 123 'sext' 'sext_ln61_3' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %sext_ln61_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 124 'getelementptr' 'gmem_addr_1' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln62_1 = add i32 %current_rate_9_load_1, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 125 'add' 'add_ln62_1' <Predicate = (and_ln58_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_1, i32 %current_rate_9" [mem_write_top_rfi_C.cpp:62]   --->   Operation 126 'store' 'store_ln62' <Predicate = (and_ln58_1)> <Delay = 1.58>
ST_2 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln71_1 = icmp_sgt  i32 %add_ln62_1, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 127 'icmp' 'icmp_ln71_1' <Predicate = (and_ln58_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %._crit_edge12, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 128 'br' 'br_ln71' <Predicate = (and_ln58_1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_9" [mem_write_top_rfi_C.cpp:72]   --->   Operation 129 'store' 'store_ln72' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 1.58>
ST_2 : Operation 130 [1/1] (2.55ns)   --->   "%add_ln73_1 = add i32 %current_factor_9_load_1, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 130 'add' 'add_ln73_1' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_1, i32 %current_factor_9" [mem_write_top_rfi_C.cpp:73]   --->   Operation 131 'store' 'store_ln73' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge12" [mem_write_top_rfi_C.cpp:74]   --->   Operation 132 'br' 'br_ln74' <Predicate = (and_ln58_1 & icmp_ln71_1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 133 'br' 'br_ln75' <Predicate = (and_ln58_1)> <Delay = 1.58>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%current_rate_6_load = load i32 %current_rate_6" [mem_write_top_rfi_C.cpp:58]   --->   Operation 134 'load' 'current_rate_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (2.47ns)   --->   "%icmp_ln58_4 = icmp_slt  i32 %current_rate_6_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 135 'icmp' 'icmp_ln58_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%current_factor_6_load = load i32 %current_factor_6" [mem_write_top_rfi_C.cpp:58]   --->   Operation 136 'load' 'current_factor_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln58_5 = icmp_slt  i32 %current_factor_6_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 137 'icmp' 'icmp_ln58_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.97ns)   --->   "%and_ln58_2 = and i1 %icmp_ln58_4, i1 %icmp_ln58_5" [mem_write_top_rfi_C.cpp:58]   --->   Operation 138 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_2, void %_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 139 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln59_2 = icmp_eq  i32 %current_factor_6_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 140 'icmp' 'icmp_ln59_2' <Predicate = (and_ln58_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_2, void, void %.loopexit.i34" [mem_write_top_rfi_C.cpp:59]   --->   Operation 141 'br' 'br_ln59' <Predicate = (and_ln58_2)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln61_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_6_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 142 'bitconcatenate' 'shl_ln61_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i33 %shl_ln61_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 143 'sext' 'sext_ln61_4' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (3.52ns)   --->   "%add_ln61_2 = add i64 %sext_ln61_4, i64 %mad_R_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 144 'add' 'add_ln61_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_2, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 145 'partselect' 'trunc_ln61_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i63 %trunc_ln61_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 146 'sext' 'sext_ln61_5' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %sext_ln61_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 147 'getelementptr' 'gmem_addr_2' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.55ns)   --->   "%add_ln62_2 = add i32 %current_rate_6_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 148 'add' 'add_ln62_2' <Predicate = (and_ln58_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_2, i32 %current_rate_6" [mem_write_top_rfi_C.cpp:62]   --->   Operation 149 'store' 'store_ln62' <Predicate = (and_ln58_2)> <Delay = 1.58>
ST_2 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln71_2 = icmp_sgt  i32 %add_ln62_2, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 150 'icmp' 'icmp_ln71_2' <Predicate = (and_ln58_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %._crit_edge13, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 151 'br' 'br_ln71' <Predicate = (and_ln58_2)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_6" [mem_write_top_rfi_C.cpp:72]   --->   Operation 152 'store' 'store_ln72' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 1.58>
ST_2 : Operation 153 [1/1] (2.55ns)   --->   "%add_ln73_2 = add i32 %current_factor_6_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 153 'add' 'add_ln73_2' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_2, i32 %current_factor_6" [mem_write_top_rfi_C.cpp:73]   --->   Operation 154 'store' 'store_ln73' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge13" [mem_write_top_rfi_C.cpp:74]   --->   Operation 155 'br' 'br_ln74' <Predicate = (and_ln58_2 & icmp_ln71_2)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 156 'br' 'br_ln75' <Predicate = (and_ln58_2)> <Delay = 1.58>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%current_rate_2_load = load i32 %current_rate_2" [mem_write_top_rfi_C.cpp:58]   --->   Operation 157 'load' 'current_rate_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.47ns)   --->   "%icmp_ln58_6 = icmp_slt  i32 %current_rate_2_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 158 'icmp' 'icmp_ln58_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%current_factor_2_load = load i32 %current_factor_2" [mem_write_top_rfi_C.cpp:58]   --->   Operation 159 'load' 'current_factor_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln58_7 = icmp_slt  i32 %current_factor_2_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 160 'icmp' 'icmp_ln58_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.97ns)   --->   "%and_ln58_3 = and i1 %icmp_ln58_6, i1 %icmp_ln58_7" [mem_write_top_rfi_C.cpp:58]   --->   Operation 161 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_3, void %_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 162 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 163 [1/1] (2.47ns)   --->   "%icmp_ln59_3 = icmp_eq  i32 %current_factor_2_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 163 'icmp' 'icmp_ln59_3' <Predicate = (and_ln58_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_3, void, void %.loopexit.i48" [mem_write_top_rfi_C.cpp:59]   --->   Operation 164 'br' 'br_ln59' <Predicate = (and_ln58_3)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln61_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_2_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 165 'bitconcatenate' 'shl_ln61_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i33 %shl_ln61_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 166 'sext' 'sext_ln61_6' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (3.52ns)   --->   "%add_ln61_3 = add i64 %sext_ln61_6, i64 %raw_data_real_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 167 'add' 'add_ln61_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_3, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 168 'partselect' 'trunc_ln61_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i63 %trunc_ln61_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 169 'sext' 'sext_ln61_7' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i64 %sext_ln61_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 170 'getelementptr' 'gmem_addr_3' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (2.55ns)   --->   "%add_ln62_3 = add i32 %current_rate_2_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 171 'add' 'add_ln62_3' <Predicate = (and_ln58_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_3, i32 %current_rate_2" [mem_write_top_rfi_C.cpp:62]   --->   Operation 172 'store' 'store_ln62' <Predicate = (and_ln58_3)> <Delay = 1.58>
ST_2 : Operation 173 [1/1] (2.47ns)   --->   "%icmp_ln71_3 = icmp_sgt  i32 %add_ln62_3, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 173 'icmp' 'icmp_ln71_3' <Predicate = (and_ln58_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_3, void %._crit_edge14, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 174 'br' 'br_ln71' <Predicate = (and_ln58_3)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_2" [mem_write_top_rfi_C.cpp:72]   --->   Operation 175 'store' 'store_ln72' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 1.58>
ST_2 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln73_3 = add i32 %current_factor_2_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 176 'add' 'add_ln73_3' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_3, i32 %current_factor_2" [mem_write_top_rfi_C.cpp:73]   --->   Operation 177 'store' 'store_ln73' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge14" [mem_write_top_rfi_C.cpp:74]   --->   Operation 178 'br' 'br_ln74' <Predicate = (and_ln58_3 & icmp_ln71_3)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 179 'br' 'br_ln75' <Predicate = (and_ln58_3)> <Delay = 1.58>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%current_rate_4_load = load i32 %current_rate_4" [mem_write_top_rfi_C.cpp:58]   --->   Operation 180 'load' 'current_rate_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.47ns)   --->   "%icmp_ln58_8 = icmp_slt  i32 %current_rate_4_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 181 'icmp' 'icmp_ln58_8' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%current_factor_4_load = load i32 %current_factor_4" [mem_write_top_rfi_C.cpp:58]   --->   Operation 182 'load' 'current_factor_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (2.47ns)   --->   "%icmp_ln58_9 = icmp_slt  i32 %current_factor_4_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 183 'icmp' 'icmp_ln58_9' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.97ns)   --->   "%and_ln58_4 = and i1 %icmp_ln58_8, i1 %icmp_ln58_9" [mem_write_top_rfi_C.cpp:58]   --->   Operation 184 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_4, void %_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 185 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 186 [1/1] (2.47ns)   --->   "%icmp_ln59_4 = icmp_eq  i32 %current_factor_4_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 186 'icmp' 'icmp_ln59_4' <Predicate = (and_ln58_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_4, void, void %.loopexit.i62" [mem_write_top_rfi_C.cpp:59]   --->   Operation 187 'br' 'br_ln59' <Predicate = (and_ln58_4)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln61_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_4_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 188 'bitconcatenate' 'shl_ln61_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i33 %shl_ln61_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 189 'sext' 'sext_ln61_8' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (3.52ns)   --->   "%add_ln61_4 = add i64 %sext_ln61_8, i64 %std_R_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 190 'add' 'add_ln61_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln61_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_4, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 191 'partselect' 'trunc_ln61_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i63 %trunc_ln61_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 192 'sext' 'sext_ln61_9' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i64 %sext_ln61_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 193 'getelementptr' 'gmem_addr_4' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (2.55ns)   --->   "%add_ln62_4 = add i32 %current_rate_4_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 194 'add' 'add_ln62_4' <Predicate = (and_ln58_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_4, i32 %current_rate_4" [mem_write_top_rfi_C.cpp:62]   --->   Operation 195 'store' 'store_ln62' <Predicate = (and_ln58_4)> <Delay = 1.58>
ST_2 : Operation 196 [1/1] (2.47ns)   --->   "%icmp_ln71_4 = icmp_sgt  i32 %add_ln62_4, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 196 'icmp' 'icmp_ln71_4' <Predicate = (and_ln58_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_4, void %._crit_edge15, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 197 'br' 'br_ln71' <Predicate = (and_ln58_4)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_4" [mem_write_top_rfi_C.cpp:72]   --->   Operation 198 'store' 'store_ln72' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 1.58>
ST_2 : Operation 199 [1/1] (2.55ns)   --->   "%add_ln73_4 = add i32 %current_factor_4_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 199 'add' 'add_ln73_4' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_4, i32 %current_factor_4" [mem_write_top_rfi_C.cpp:73]   --->   Operation 200 'store' 'store_ln73' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge15" [mem_write_top_rfi_C.cpp:74]   --->   Operation 201 'br' 'br_ln74' <Predicate = (and_ln58_4 & icmp_ln71_4)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 202 'br' 'br_ln75' <Predicate = (and_ln58_4)> <Delay = 1.58>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%current_rate_3_load = load i32 %current_rate_3" [mem_write_top_rfi_C.cpp:58]   --->   Operation 203 'load' 'current_rate_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (2.47ns)   --->   "%icmp_ln58_10 = icmp_slt  i32 %current_rate_3_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 204 'icmp' 'icmp_ln58_10' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%current_factor_3_load = load i32 %current_factor_3" [mem_write_top_rfi_C.cpp:58]   --->   Operation 205 'load' 'current_factor_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (2.47ns)   --->   "%icmp_ln58_11 = icmp_slt  i32 %current_factor_3_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 206 'icmp' 'icmp_ln58_11' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.97ns)   --->   "%and_ln58_5 = and i1 %icmp_ln58_10, i1 %icmp_ln58_11" [mem_write_top_rfi_C.cpp:58]   --->   Operation 207 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_5, void %_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 208 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 209 [1/1] (2.47ns)   --->   "%icmp_ln59_5 = icmp_eq  i32 %current_factor_3_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 209 'icmp' 'icmp_ln59_5' <Predicate = (and_ln58_5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_5, void, void %.loopexit.i76" [mem_write_top_rfi_C.cpp:59]   --->   Operation 210 'br' 'br_ln59' <Predicate = (and_ln58_5)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln61_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_3_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 211 'bitconcatenate' 'shl_ln61_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i33 %shl_ln61_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 212 'sext' 'sext_ln61_10' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (3.52ns)   --->   "%add_ln61_5 = add i64 %sext_ln61_10, i64 %raw_data_im_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 213 'add' 'add_ln61_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln61_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_5, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 214 'partselect' 'trunc_ln61_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i63 %trunc_ln61_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 215 'sext' 'sext_ln61_11' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i64 %sext_ln61_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 216 'getelementptr' 'gmem_addr_5' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (2.55ns)   --->   "%add_ln62_5 = add i32 %current_rate_3_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 217 'add' 'add_ln62_5' <Predicate = (and_ln58_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_5, i32 %current_rate_3" [mem_write_top_rfi_C.cpp:62]   --->   Operation 218 'store' 'store_ln62' <Predicate = (and_ln58_5)> <Delay = 1.58>
ST_2 : Operation 219 [1/1] (2.47ns)   --->   "%icmp_ln71_5 = icmp_sgt  i32 %add_ln62_5, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 219 'icmp' 'icmp_ln71_5' <Predicate = (and_ln58_5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_5, void %._crit_edge16, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 220 'br' 'br_ln71' <Predicate = (and_ln58_5)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_3" [mem_write_top_rfi_C.cpp:72]   --->   Operation 221 'store' 'store_ln72' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 1.58>
ST_2 : Operation 222 [1/1] (2.55ns)   --->   "%add_ln73_5 = add i32 %current_factor_3_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 222 'add' 'add_ln73_5' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_5, i32 %current_factor_3" [mem_write_top_rfi_C.cpp:73]   --->   Operation 223 'store' 'store_ln73' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge16" [mem_write_top_rfi_C.cpp:74]   --->   Operation 224 'br' 'br_ln74' <Predicate = (and_ln58_5 & icmp_ln71_5)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 225 'br' 'br_ln75' <Predicate = (and_ln58_5)> <Delay = 1.58>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%current_rate_1_load = load i32 %current_rate_1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 226 'load' 'current_rate_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (2.47ns)   --->   "%icmp_ln58_12 = icmp_slt  i32 %current_rate_1_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 227 'icmp' 'icmp_ln58_12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%current_factor_1_load = load i32 %current_factor_1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 228 'load' 'current_factor_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (2.47ns)   --->   "%icmp_ln58_13 = icmp_slt  i32 %current_factor_1_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 229 'icmp' 'icmp_ln58_13' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.97ns)   --->   "%and_ln58_6 = and i1 %icmp_ln58_12, i1 %icmp_ln58_13" [mem_write_top_rfi_C.cpp:58]   --->   Operation 230 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_6, void %_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 231 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 232 [1/1] (2.47ns)   --->   "%icmp_ln59_6 = icmp_eq  i32 %current_factor_1_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 232 'icmp' 'icmp_ln59_6' <Predicate = (and_ln58_6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_6, void, void %.loopexit.i90" [mem_write_top_rfi_C.cpp:59]   --->   Operation 233 'br' 'br_ln59' <Predicate = (and_ln58_6)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln61_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_1_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 234 'bitconcatenate' 'shl_ln61_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i33 %shl_ln61_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 235 'sext' 'sext_ln61_12' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (3.52ns)   --->   "%add_ln61_6 = add i64 %sext_ln61_12, i64 %mad_I_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 236 'add' 'add_ln61_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln61_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_6, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 237 'partselect' 'trunc_ln61_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln61_13 = sext i63 %trunc_ln61_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 238 'sext' 'sext_ln61_13' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i64 %sext_ln61_13" [mem_write_top_rfi_C.cpp:61]   --->   Operation 239 'getelementptr' 'gmem_addr_6' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (2.55ns)   --->   "%add_ln62_6 = add i32 %current_rate_1_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 240 'add' 'add_ln62_6' <Predicate = (and_ln58_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_6, i32 %current_rate_1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 241 'store' 'store_ln62' <Predicate = (and_ln58_6)> <Delay = 1.58>
ST_2 : Operation 242 [1/1] (2.47ns)   --->   "%icmp_ln71_6 = icmp_sgt  i32 %add_ln62_6, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 242 'icmp' 'icmp_ln71_6' <Predicate = (and_ln58_6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_6, void %._crit_edge17, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 243 'br' 'br_ln71' <Predicate = (and_ln58_6)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_1" [mem_write_top_rfi_C.cpp:72]   --->   Operation 244 'store' 'store_ln72' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 1.58>
ST_2 : Operation 245 [1/1] (2.55ns)   --->   "%add_ln73_6 = add i32 %current_factor_1_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 245 'add' 'add_ln73_6' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_6, i32 %current_factor_1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 246 'store' 'store_ln73' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge17" [mem_write_top_rfi_C.cpp:74]   --->   Operation 247 'br' 'br_ln74' <Predicate = (and_ln58_6 & icmp_ln71_6)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 248 'br' 'br_ln75' <Predicate = (and_ln58_6)> <Delay = 1.58>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%current_rate_11_load = load i32 %current_rate_11" [mem_write_top_rfi_C.cpp:58]   --->   Operation 249 'load' 'current_rate_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (2.47ns)   --->   "%icmp_ln58_14 = icmp_slt  i32 %current_rate_11_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 250 'icmp' 'icmp_ln58_14' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%current_factor_11_load = load i32 %current_factor_11" [mem_write_top_rfi_C.cpp:58]   --->   Operation 251 'load' 'current_factor_11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (2.47ns)   --->   "%icmp_ln58_15 = icmp_slt  i32 %current_factor_11_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 252 'icmp' 'icmp_ln58_15' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.97ns)   --->   "%and_ln58_7 = and i1 %icmp_ln58_14, i1 %icmp_ln58_15" [mem_write_top_rfi_C.cpp:58]   --->   Operation 253 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_7, void %_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 254 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 255 [1/1] (2.47ns)   --->   "%icmp_ln59_7 = icmp_eq  i32 %current_factor_11_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 255 'icmp' 'icmp_ln59_7' <Predicate = (and_ln58_7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_7, void, void %.loopexit.i104" [mem_write_top_rfi_C.cpp:59]   --->   Operation 256 'br' 'br_ln59' <Predicate = (and_ln58_7)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln61_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_11_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 257 'bitconcatenate' 'shl_ln61_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln61_14 = sext i33 %shl_ln61_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 258 'sext' 'sext_ln61_14' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (3.52ns)   --->   "%add_ln61_7 = add i64 %sext_ln61_14, i64 %std_I_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 259 'add' 'add_ln61_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln61_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_7, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 260 'partselect' 'trunc_ln61_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln61_15 = sext i63 %trunc_ln61_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 261 'sext' 'sext_ln61_15' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i64 %sext_ln61_15" [mem_write_top_rfi_C.cpp:61]   --->   Operation 262 'getelementptr' 'gmem_addr_7' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (2.55ns)   --->   "%add_ln62_7 = add i32 %current_rate_11_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 263 'add' 'add_ln62_7' <Predicate = (and_ln58_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_7, i32 %current_rate_11" [mem_write_top_rfi_C.cpp:62]   --->   Operation 264 'store' 'store_ln62' <Predicate = (and_ln58_7)> <Delay = 1.58>
ST_2 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln71_7 = icmp_sgt  i32 %add_ln62_7, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 265 'icmp' 'icmp_ln71_7' <Predicate = (and_ln58_7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_7, void %._crit_edge18, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 266 'br' 'br_ln71' <Predicate = (and_ln58_7)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_11" [mem_write_top_rfi_C.cpp:72]   --->   Operation 267 'store' 'store_ln72' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 1.58>
ST_2 : Operation 268 [1/1] (2.55ns)   --->   "%add_ln73_7 = add i32 %current_factor_11_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 268 'add' 'add_ln73_7' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_7, i32 %current_factor_11" [mem_write_top_rfi_C.cpp:73]   --->   Operation 269 'store' 'store_ln73' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge18" [mem_write_top_rfi_C.cpp:74]   --->   Operation 270 'br' 'br_ln74' <Predicate = (and_ln58_7 & icmp_ln71_7)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 271 'br' 'br_ln75' <Predicate = (and_ln58_7)> <Delay = 1.58>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%current_rate_8_load = load i32 %current_rate_8" [mem_write_top_rfi_C.cpp:58]   --->   Operation 272 'load' 'current_rate_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (2.47ns)   --->   "%icmp_ln58_16 = icmp_slt  i32 %current_rate_8_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 273 'icmp' 'icmp_ln58_16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%current_factor_8_load = load i32 %current_factor_8" [mem_write_top_rfi_C.cpp:58]   --->   Operation 274 'load' 'current_factor_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (2.47ns)   --->   "%icmp_ln58_17 = icmp_slt  i32 %current_factor_8_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 275 'icmp' 'icmp_ln58_17' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.97ns)   --->   "%and_ln58_8 = and i1 %icmp_ln58_16, i1 %icmp_ln58_17" [mem_write_top_rfi_C.cpp:58]   --->   Operation 276 'and' 'and_ln58_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_8, void %_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 277 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 278 [1/1] (2.47ns)   --->   "%icmp_ln59_8 = icmp_eq  i32 %current_factor_8_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 278 'icmp' 'icmp_ln59_8' <Predicate = (and_ln58_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_8, void, void %.loopexit.i118" [mem_write_top_rfi_C.cpp:59]   --->   Operation 279 'br' 'br_ln59' <Predicate = (and_ln58_8)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln61_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_8_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 280 'bitconcatenate' 'shl_ln61_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln61_16 = sext i33 %shl_ln61_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 281 'sext' 'sext_ln61_16' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (3.52ns)   --->   "%add_ln61_8 = add i64 %sext_ln61_16, i64 %filtered_im_0_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 282 'add' 'add_ln61_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln61_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_8, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 283 'partselect' 'trunc_ln61_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln61_17 = sext i63 %trunc_ln61_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 284 'sext' 'sext_ln61_17' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16 %gmem, i64 %sext_ln61_17" [mem_write_top_rfi_C.cpp:61]   --->   Operation 285 'getelementptr' 'gmem_addr_8' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (2.55ns)   --->   "%add_ln62_8 = add i32 %current_rate_8_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 286 'add' 'add_ln62_8' <Predicate = (and_ln58_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_8, i32 %current_rate_8" [mem_write_top_rfi_C.cpp:62]   --->   Operation 287 'store' 'store_ln62' <Predicate = (and_ln58_8)> <Delay = 1.58>
ST_2 : Operation 288 [1/1] (2.47ns)   --->   "%icmp_ln71_8 = icmp_sgt  i32 %add_ln62_8, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 288 'icmp' 'icmp_ln71_8' <Predicate = (and_ln58_8)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_8, void %._crit_edge19, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 289 'br' 'br_ln71' <Predicate = (and_ln58_8)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_8" [mem_write_top_rfi_C.cpp:72]   --->   Operation 290 'store' 'store_ln72' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 1.58>
ST_2 : Operation 291 [1/1] (2.55ns)   --->   "%add_ln73_8 = add i32 %current_factor_8_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 291 'add' 'add_ln73_8' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_8, i32 %current_factor_8" [mem_write_top_rfi_C.cpp:73]   --->   Operation 292 'store' 'store_ln73' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge19" [mem_write_top_rfi_C.cpp:74]   --->   Operation 293 'br' 'br_ln74' <Predicate = (and_ln58_8 & icmp_ln71_8)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 294 'br' 'br_ln75' <Predicate = (and_ln58_8)> <Delay = 1.58>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%current_rate_load = load i32 %current_rate" [mem_write_top_rfi_C.cpp:58]   --->   Operation 295 'load' 'current_rate_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (2.47ns)   --->   "%icmp_ln58_18 = icmp_slt  i32 %current_rate_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 296 'icmp' 'icmp_ln58_18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%current_factor_load = load i32 %current_factor" [mem_write_top_rfi_C.cpp:58]   --->   Operation 297 'load' 'current_factor_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (2.47ns)   --->   "%icmp_ln58_19 = icmp_slt  i32 %current_factor_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 298 'icmp' 'icmp_ln58_19' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.97ns)   --->   "%and_ln58_9 = and i1 %icmp_ln58_18, i1 %icmp_ln58_19" [mem_write_top_rfi_C.cpp:58]   --->   Operation 299 'and' 'and_ln58_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_9, void %_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 300 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 301 [1/1] (2.47ns)   --->   "%icmp_ln59_9 = icmp_eq  i32 %current_factor_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 301 'icmp' 'icmp_ln59_9' <Predicate = (and_ln58_9)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_9, void, void %.loopexit.i132" [mem_write_top_rfi_C.cpp:59]   --->   Operation 302 'br' 'br_ln59' <Predicate = (and_ln58_9)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln61_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 303 'bitconcatenate' 'shl_ln61_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln61_18 = sext i33 %shl_ln61_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 304 'sext' 'sext_ln61_18' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (3.52ns)   --->   "%add_ln61_9 = add i64 %sext_ln61_18, i64 %filtered_real_0_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 305 'add' 'add_ln61_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln61_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_9, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 306 'partselect' 'trunc_ln61_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln61_19 = sext i63 %trunc_ln61_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 307 'sext' 'sext_ln61_19' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i16 %gmem, i64 %sext_ln61_19" [mem_write_top_rfi_C.cpp:61]   --->   Operation 308 'getelementptr' 'gmem_addr_9' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (2.55ns)   --->   "%add_ln62_9 = add i32 %current_rate_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 309 'add' 'add_ln62_9' <Predicate = (and_ln58_9)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_9, i32 %current_rate" [mem_write_top_rfi_C.cpp:62]   --->   Operation 310 'store' 'store_ln62' <Predicate = (and_ln58_9)> <Delay = 1.58>
ST_2 : Operation 311 [1/1] (2.47ns)   --->   "%icmp_ln71_9 = icmp_sgt  i32 %add_ln62_9, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 311 'icmp' 'icmp_ln71_9' <Predicate = (and_ln58_9)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_9, void %._crit_edge20, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 312 'br' 'br_ln71' <Predicate = (and_ln58_9)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate" [mem_write_top_rfi_C.cpp:72]   --->   Operation 313 'store' 'store_ln72' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 1.58>
ST_2 : Operation 314 [1/1] (2.55ns)   --->   "%add_ln73_9 = add i32 %current_factor_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 314 'add' 'add_ln73_9' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_9, i32 %current_factor" [mem_write_top_rfi_C.cpp:73]   --->   Operation 315 'store' 'store_ln73' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge20" [mem_write_top_rfi_C.cpp:74]   --->   Operation 316 'br' 'br_ln74' <Predicate = (and_ln58_9 & icmp_ln71_9)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 317 'br' 'br_ln75' <Predicate = (and_ln58_9)> <Delay = 1.58>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%current_rate_5_load = load i32 %current_rate_5" [mem_write_top_rfi_C.cpp:58]   --->   Operation 318 'load' 'current_rate_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (2.47ns)   --->   "%icmp_ln58_20 = icmp_slt  i32 %current_rate_5_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 319 'icmp' 'icmp_ln58_20' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%current_factor_5_load = load i32 %current_factor_5" [mem_write_top_rfi_C.cpp:58]   --->   Operation 320 'load' 'current_factor_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln58_21 = icmp_slt  i32 %current_factor_5_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 321 'icmp' 'icmp_ln58_21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.97ns)   --->   "%and_ln58_10 = and i1 %icmp_ln58_20, i1 %icmp_ln58_21" [mem_write_top_rfi_C.cpp:58]   --->   Operation 322 'and' 'and_ln58_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_10, void %_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 323 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 324 [1/1] (2.47ns)   --->   "%icmp_ln59_10 = icmp_eq  i32 %current_factor_5_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 324 'icmp' 'icmp_ln59_10' <Predicate = (and_ln58_10)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_10, void, void %.loopexit.i146" [mem_write_top_rfi_C.cpp:59]   --->   Operation 325 'br' 'br_ln59' <Predicate = (and_ln58_10)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln61_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_5_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 326 'bitconcatenate' 'shl_ln61_s' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln61_20 = sext i33 %shl_ln61_s" [mem_write_top_rfi_C.cpp:61]   --->   Operation 327 'sext' 'sext_ln61_20' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (3.52ns)   --->   "%add_ln61_10 = add i64 %sext_ln61_20, i64 %filtered_im_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 328 'add' 'add_ln61_10' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln61_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_10, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 329 'partselect' 'trunc_ln61_s' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln61_21 = sext i63 %trunc_ln61_s" [mem_write_top_rfi_C.cpp:61]   --->   Operation 330 'sext' 'sext_ln61_21' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i16 %gmem, i64 %sext_ln61_21" [mem_write_top_rfi_C.cpp:61]   --->   Operation 331 'getelementptr' 'gmem_addr_10' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (2.55ns)   --->   "%add_ln62_10 = add i32 %current_rate_5_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 332 'add' 'add_ln62_10' <Predicate = (and_ln58_10)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_10, i32 %current_rate_5" [mem_write_top_rfi_C.cpp:62]   --->   Operation 333 'store' 'store_ln62' <Predicate = (and_ln58_10)> <Delay = 1.58>
ST_2 : Operation 334 [1/1] (2.47ns)   --->   "%icmp_ln71_10 = icmp_sgt  i32 %add_ln62_10, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 334 'icmp' 'icmp_ln71_10' <Predicate = (and_ln58_10)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_10, void %._crit_edge21, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 335 'br' 'br_ln71' <Predicate = (and_ln58_10)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_5" [mem_write_top_rfi_C.cpp:72]   --->   Operation 336 'store' 'store_ln72' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 1.58>
ST_2 : Operation 337 [1/1] (2.55ns)   --->   "%add_ln73_10 = add i32 %current_factor_5_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 337 'add' 'add_ln73_10' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_10, i32 %current_factor_5" [mem_write_top_rfi_C.cpp:73]   --->   Operation 338 'store' 'store_ln73' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge21" [mem_write_top_rfi_C.cpp:74]   --->   Operation 339 'br' 'br_ln74' <Predicate = (and_ln58_10 & icmp_ln71_10)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 340 'br' 'br_ln75' <Predicate = (and_ln58_10)> <Delay = 1.58>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%current_rate_7_load = load i32 %current_rate_7" [mem_write_top_rfi_C.cpp:58]   --->   Operation 341 'load' 'current_rate_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (2.47ns)   --->   "%icmp_ln58_22 = icmp_slt  i32 %current_rate_7_load, i32 409600" [mem_write_top_rfi_C.cpp:58]   --->   Operation 342 'icmp' 'icmp_ln58_22' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%current_factor_7_load = load i32 %current_factor_7" [mem_write_top_rfi_C.cpp:58]   --->   Operation 343 'load' 'current_factor_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (2.47ns)   --->   "%icmp_ln58_23 = icmp_slt  i32 %current_factor_7_load, i32 1" [mem_write_top_rfi_C.cpp:58]   --->   Operation 344 'icmp' 'icmp_ln58_23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.97ns)   --->   "%and_ln58_11 = and i1 %icmp_ln58_22, i1 %icmp_ln58_23" [mem_write_top_rfi_C.cpp:58]   --->   Operation 345 'and' 'and_ln58_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (1.58ns)   --->   "%br_ln58 = br i1 %and_ln58_11, void %_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit, void" [mem_write_top_rfi_C.cpp:58]   --->   Operation 346 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 347 [1/1] (2.47ns)   --->   "%icmp_ln59_11 = icmp_eq  i32 %current_factor_7_load, i32 0" [mem_write_top_rfi_C.cpp:59]   --->   Operation 347 'icmp' 'icmp_ln59_11' <Predicate = (and_ln58_11)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59_11, void, void %.loopexit.i160" [mem_write_top_rfi_C.cpp:59]   --->   Operation 348 'br' 'br_ln59' <Predicate = (and_ln58_11)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln61_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %current_rate_7_load, i1 0" [mem_write_top_rfi_C.cpp:61]   --->   Operation 349 'bitconcatenate' 'shl_ln61_10' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln61_22 = sext i33 %shl_ln61_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 350 'sext' 'sext_ln61_22' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (3.52ns)   --->   "%add_ln61_11 = add i64 %sext_ln61_22, i64 %filtered_real_1_o_mem_read" [mem_write_top_rfi_C.cpp:61]   --->   Operation 351 'add' 'add_ln61_11' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln61_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln61_11, i32 1, i32 63" [mem_write_top_rfi_C.cpp:61]   --->   Operation 352 'partselect' 'trunc_ln61_10' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln61_23 = sext i63 %trunc_ln61_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 353 'sext' 'sext_ln61_23' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i16 %gmem, i64 %sext_ln61_23" [mem_write_top_rfi_C.cpp:61]   --->   Operation 354 'getelementptr' 'gmem_addr_11' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (2.55ns)   --->   "%add_ln62_11 = add i32 %current_rate_7_load, i32 1" [mem_write_top_rfi_C.cpp:62]   --->   Operation 355 'add' 'add_ln62_11' <Predicate = (and_ln58_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %add_ln62_11, i32 %current_rate_7" [mem_write_top_rfi_C.cpp:62]   --->   Operation 356 'store' 'store_ln62' <Predicate = (and_ln58_11)> <Delay = 1.58>
ST_2 : Operation 357 [1/1] (2.47ns)   --->   "%icmp_ln71_11 = icmp_sgt  i32 %add_ln62_11, i32 409599" [mem_write_top_rfi_C.cpp:71]   --->   Operation 357 'icmp' 'icmp_ln71_11' <Predicate = (and_ln58_11)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_11, void %._crit_edge22, void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 358 'br' 'br_ln71' <Predicate = (and_ln58_11)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (1.58ns)   --->   "%store_ln72 = store i32 0, i32 %current_rate_7" [mem_write_top_rfi_C.cpp:72]   --->   Operation 359 'store' 'store_ln72' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 1.58>
ST_2 : Operation 360 [1/1] (2.55ns)   --->   "%add_ln73_11 = add i32 %current_factor_7_load, i32 1" [mem_write_top_rfi_C.cpp:73]   --->   Operation 360 'add' 'add_ln73_11' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %add_ln73_11, i32 %current_factor_7" [mem_write_top_rfi_C.cpp:73]   --->   Operation 361 'store' 'store_ln73' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge22" [mem_write_top_rfi_C.cpp:74]   --->   Operation 362 'br' 'br_ln74' <Predicate = (and_ln58_11 & icmp_ln71_11)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (1.58ns)   --->   "%br_ln75 = br void %_ZL11writeOutputI6ap_intILi16EELi11ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit" [mem_write_top_rfi_C.cpp:75]   --->   Operation 363 'br' 'br_ln75' <Predicate = (and_ln58_11)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 364 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 364 'writereq' 'gmem_addr_req' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%shouldContinue_1 = phi i1 1, void %._crit_edge, i1 0, void"   --->   Operation 365 'phi' 'shouldContinue_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%retval_0_i25 = phi i1 1, void %._crit_edge12, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi0ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 366 'phi' 'retval_0_i25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%retval_0_i39 = phi i1 1, void %._crit_edge13, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi1ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 367 'phi' 'retval_0_i39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%retval_0_i53 = phi i1 1, void %._crit_edge14, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi2ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 368 'phi' 'retval_0_i53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%retval_0_i67 = phi i1 1, void %._crit_edge15, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi3ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 369 'phi' 'retval_0_i67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%retval_0_i81 = phi i1 1, void %._crit_edge16, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi4ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 370 'phi' 'retval_0_i81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%retval_0_i95 = phi i1 1, void %._crit_edge17, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi5ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 371 'phi' 'retval_0_i95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%retval_0_i109 = phi i1 1, void %._crit_edge18, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi6ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 372 'phi' 'retval_0_i109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%retval_0_i123 = phi i1 1, void %._crit_edge19, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi7ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 373 'phi' 'retval_0_i123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%retval_0_i137 = phi i1 1, void %._crit_edge20, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi8ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 374 'phi' 'retval_0_i137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%retval_0_i151 = phi i1 1, void %._crit_edge21, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi9ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 375 'phi' 'retval_0_i151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%retval_0_i165 = phi i1 1, void %._crit_edge22, i1 0, void %_ZL11writeOutputI6ap_intILi16EELi10ELi1ELi409600ELi1EEbPT_RN3hls6streamIS2_Li0EEE.exit"   --->   Operation 376 'phi' 'retval_0_i165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152 = or i1 %retval_0_i25, i1 %retval_0_i39" [mem_write_top_rfi_C.cpp:152]   --->   Operation 377 'or' 'or_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152_1 = or i1 %or_ln152, i1 %shouldContinue_1" [mem_write_top_rfi_C.cpp:152]   --->   Operation 378 'or' 'or_ln152_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152_2 = or i1 %retval_0_i67, i1 %retval_0_i81" [mem_write_top_rfi_C.cpp:152]   --->   Operation 379 'or' 'or_ln152_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_4)   --->   "%or_ln152_3 = or i1 %or_ln152_2, i1 %retval_0_i53" [mem_write_top_rfi_C.cpp:152]   --->   Operation 380 'or' 'or_ln152_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln152_4 = or i1 %or_ln152_3, i1 %or_ln152_1" [mem_write_top_rfi_C.cpp:152]   --->   Operation 381 'or' 'or_ln152_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_5 = or i1 %retval_0_i109, i1 %retval_0_i123" [mem_write_top_rfi_C.cpp:152]   --->   Operation 382 'or' 'or_ln152_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_6 = or i1 %or_ln152_5, i1 %retval_0_i95" [mem_write_top_rfi_C.cpp:152]   --->   Operation 383 'or' 'or_ln152_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_7 = or i1 %retval_0_i151, i1 %retval_0_i165" [mem_write_top_rfi_C.cpp:152]   --->   Operation 384 'or' 'or_ln152_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln152_9)   --->   "%or_ln152_8 = or i1 %or_ln152_7, i1 %retval_0_i137" [mem_write_top_rfi_C.cpp:152]   --->   Operation 385 'or' 'or_ln152_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln152_9 = or i1 %or_ln152_8, i1 %or_ln152_6" [mem_write_top_rfi_C.cpp:152]   --->   Operation 386 'or' 'or_ln152_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%shouldContinue = or i1 %or_ln152_9, i1 %or_ln152_4" [mem_write_top_rfi_C.cpp:152]   --->   Operation 387 'or' 'shouldContinue' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %shouldContinue, void, void" [mem_write_top_rfi_C.cpp:139]   --->   Operation 388 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_im_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 389 'read' 'tmp' <Predicate = (and_ln58)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 390 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr, i16 %tmp, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 390 'write' 'write_ln61' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 391 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 391 'writereq' 'gmem_addr_1_req' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 392 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 392 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_real_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 393 'read' 'tmp_1' <Predicate = (and_ln58_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 394 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_1, i16 %tmp_1, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 394 'write' 'write_ln61' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 395 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 395 'writereq' 'gmem_addr_2_req' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 396 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 396 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 397 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 397 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %mad_R_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 398 'read' 'tmp_2' <Predicate = (and_ln58_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 399 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_2, i16 %tmp_2, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 399 'write' 'write_ln61' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 400 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_3, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 400 'writereq' 'gmem_addr_3_req' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 401 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 401 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 402 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 402 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 403 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 403 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_real_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 404 'read' 'tmp_3' <Predicate = (and_ln58_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 405 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_3, i16 %tmp_3, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 405 'write' 'write_ln61' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 406 [1/1] (7.30ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_4, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 406 'writereq' 'gmem_addr_4_req' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 407 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 407 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 408 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 408 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 409 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 409 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 410 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 410 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_4 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %std_R_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 411 'read' 'tmp_4' <Predicate = (and_ln58_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 412 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_4, i16 %tmp_4, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 412 'write' 'write_ln61' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 413 [1/1] (7.30ns)   --->   "%gmem_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_5, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 413 'writereq' 'gmem_addr_5_req' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 414 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr" [mem_write_top_rfi_C.cpp:61]   --->   Operation 414 'writeresp' 'gmem_addr_resp' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 415 'br' 'br_ln71' <Predicate = (and_ln58 & icmp_ln59)> <Delay = 0.00>
ST_9 : Operation 416 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 416 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 417 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 417 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 418 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 418 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 419 [5/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 419 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_5 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %raw_data_im_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 420 'read' 'tmp_5' <Predicate = (and_ln58_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 421 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_5, i16 %tmp_5, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 421 'write' 'write_ln61' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 422 [1/1] (7.30ns)   --->   "%gmem_addr_6_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_6, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 422 'writereq' 'gmem_addr_6_req' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 423 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 423 'writeresp' 'gmem_addr_1_resp' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 424 'br' 'br_ln71' <Predicate = (and_ln58_1 & icmp_ln59_1)> <Delay = 0.00>
ST_10 : Operation 425 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 425 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 426 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 426 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 427 [4/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 427 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 428 [5/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 428 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_6 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %mad_I_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 429 'read' 'tmp_6' <Predicate = (and_ln58_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 430 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_6, i16 %tmp_6, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 430 'write' 'write_ln61' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 431 [1/1] (7.30ns)   --->   "%gmem_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_7, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 431 'writereq' 'gmem_addr_7_req' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 432 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_2" [mem_write_top_rfi_C.cpp:61]   --->   Operation 432 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 433 'br' 'br_ln71' <Predicate = (and_ln58_2 & icmp_ln59_2)> <Delay = 0.00>
ST_11 : Operation 434 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 434 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 435 [3/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 435 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 436 [4/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 436 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 437 [5/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 437 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_7 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %std_I_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 438 'read' 'tmp_7' <Predicate = (and_ln58_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 439 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_7, i16 %tmp_7, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 439 'write' 'write_ln61' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 440 [1/1] (7.30ns)   --->   "%gmem_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_8, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 440 'writereq' 'gmem_addr_8_req' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 441 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 441 'writeresp' 'gmem_addr_3_resp' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 442 'br' 'br_ln71' <Predicate = (and_ln58_3 & icmp_ln59_3)> <Delay = 0.00>
ST_12 : Operation 443 [2/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 443 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 444 [3/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 444 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 445 [4/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 445 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 446 [5/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 446 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_8 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_im_0_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 447 'read' 'tmp_8' <Predicate = (and_ln58_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 448 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_8, i16 %tmp_8, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 448 'write' 'write_ln61' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 449 [1/1] (7.30ns)   --->   "%gmem_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_9, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 449 'writereq' 'gmem_addr_9_req' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 450 [1/5] (7.30ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_4" [mem_write_top_rfi_C.cpp:61]   --->   Operation 450 'writeresp' 'gmem_addr_4_resp' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 451 'br' 'br_ln71' <Predicate = (and_ln58_4 & icmp_ln59_4)> <Delay = 0.00>
ST_13 : Operation 452 [2/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 452 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 453 [3/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 453 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 454 [4/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 454 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 455 [5/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 455 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_9 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_real_0_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 456 'read' 'tmp_9' <Predicate = (and_ln58_9)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 457 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_9, i16 %tmp_9, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 457 'write' 'write_ln61' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_10 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_im_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 458 'read' 'tmp_10' <Predicate = (and_ln58_10)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 459 [1/1] (7.30ns)   --->   "%gmem_addr_10_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_10, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 459 'writereq' 'gmem_addr_10_req' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_11 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %filtered_real_1_o_stream" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 460 'read' 'tmp_11' <Predicate = (and_ln58_11)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 461 [1/5] (7.30ns)   --->   "%gmem_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_5" [mem_write_top_rfi_C.cpp:61]   --->   Operation 461 'writeresp' 'gmem_addr_5_resp' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 462 'br' 'br_ln71' <Predicate = (and_ln58_5 & icmp_ln59_5)> <Delay = 0.00>
ST_14 : Operation 463 [2/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 463 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 464 [3/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 464 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 465 [4/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 465 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 466 [5/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 466 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 467 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_10, i16 %tmp_10, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 467 'write' 'write_ln61' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 468 [1/1] (7.30ns)   --->   "%gmem_addr_11_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem_addr_11, i32 1" [mem_write_top_rfi_C.cpp:61]   --->   Operation 468 'writereq' 'gmem_addr_11_req' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 469 [1/5] (7.30ns)   --->   "%gmem_addr_6_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_6" [mem_write_top_rfi_C.cpp:61]   --->   Operation 469 'writeresp' 'gmem_addr_6_resp' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 470 'br' 'br_ln71' <Predicate = (and_ln58_6 & icmp_ln59_6)> <Delay = 0.00>
ST_15 : Operation 471 [2/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 471 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 472 [3/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 472 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 473 [4/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 473 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 474 [5/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 474 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 475 [1/1] (7.30ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem_addr_11, i16 %tmp_11, i2 3" [mem_write_top_rfi_C.cpp:61]   --->   Operation 475 'write' 'write_ln61' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 476 [1/5] (7.30ns)   --->   "%gmem_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_7" [mem_write_top_rfi_C.cpp:61]   --->   Operation 476 'writeresp' 'gmem_addr_7_resp' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 477 'br' 'br_ln71' <Predicate = (and_ln58_7 & icmp_ln59_7)> <Delay = 0.00>
ST_16 : Operation 478 [2/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 478 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 479 [3/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 479 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 480 [4/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 480 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 481 [5/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 481 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 482 [1/5] (7.30ns)   --->   "%gmem_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_8" [mem_write_top_rfi_C.cpp:61]   --->   Operation 482 'writeresp' 'gmem_addr_8_resp' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 483 'br' 'br_ln71' <Predicate = (and_ln58_8 & icmp_ln59_8)> <Delay = 0.00>
ST_17 : Operation 484 [2/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 484 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 485 [3/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 485 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 486 [4/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 486 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 487 [1/5] (7.30ns)   --->   "%gmem_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_9" [mem_write_top_rfi_C.cpp:61]   --->   Operation 487 'writeresp' 'gmem_addr_9_resp' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 488 'br' 'br_ln71' <Predicate = (and_ln58_9 & icmp_ln59_9)> <Delay = 0.00>
ST_18 : Operation 489 [2/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 489 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 490 [3/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 490 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 491 [1/5] (7.30ns)   --->   "%gmem_addr_10_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_10" [mem_write_top_rfi_C.cpp:61]   --->   Operation 491 'writeresp' 'gmem_addr_10_resp' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 492 'br' 'br_ln71' <Predicate = (and_ln58_10 & icmp_ln59_10)> <Delay = 0.00>
ST_19 : Operation 493 [2/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 493 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 494 [1/5] (7.30ns)   --->   "%gmem_addr_11_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem_addr_11" [mem_write_top_rfi_C.cpp:61]   --->   Operation 494 'writeresp' 'gmem_addr_11_resp' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln71 = br void" [mem_write_top_rfi_C.cpp:71]   --->   Operation 495 'br' 'br_ln71' <Predicate = (and_ln58_11 & icmp_ln59_11)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>
ST_21 : Operation 496 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [mem_write_top_rfi_C.cpp:154]   --->   Operation 496 'ret' 'ret_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('filtered_real_1_o_mem_read') on port 'filtered_real_1_o_mem' [51]  (1 ns)

 <State 2>: 7.59ns
The critical path consists of the following:
	'load' operation ('current_rate_4_load', mem_write_top_rfi_C.cpp:58) on static variable 'current_rate_4' [257]  (0 ns)
	'icmp' operation ('icmp_ln58_8', mem_write_top_rfi_C.cpp:58) [258]  (2.47 ns)
	'and' operation ('and_ln58_4', mem_write_top_rfi_C.cpp:58) [261]  (0.978 ns)
	multiplexor before 'phi' operation ('retval_0_i67') [291]  (1.59 ns)
	blocking operation 2.55 ns on control path)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [134]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_1_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [169]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_2_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [204]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_3_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [239]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_4_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [274]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_5_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [309]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_6_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [344]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_7_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [379]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_8_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [414]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_9_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [449]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_10_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [484]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_11_req', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [519]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln61', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [520]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_7_resp', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [381]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_8_resp', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [416]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_9_resp', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [451]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_10_resp', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [486]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_11_resp', mem_write_top_rfi_C.cpp:61) on port 'gmem' (mem_write_top_rfi_C.cpp:61) [521]  (7.3 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
