// Seed: 3788561233
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wor id_2#(.id_12(1)),
    output wire id_3,
    input wand id_4,
    output supply0 id_5,
    output tri id_6,
    output uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply1 id_10
);
  assign id_0 = 1'h0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12
);
  logic id_14;
  ;
  assign id_8 = id_3;
  wire ["" : (  -1  )] id_15;
  tri id_16, id_17, id_18, id_19, id_20;
  assign id_18 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_0,
      id_6,
      id_0,
      id_8,
      id_8,
      id_9,
      id_9,
      id_6
  );
  assign id_17 = -1;
endmodule
