{"connectivity":[{"name":"AUXCLKIN","displayName":"AUXCLKIN","Min":10,"Max":60,"source":{"instName":"AUXCLK","pinName":"AUXCLKIN"},"targets":[{"instName":"MCANABCLKSEL","pinName":"AUXCLKIN"},{"instName":"MCANBBCLKSEL","pinName":"AUXCLKIN"}]},{"name":"CLBREGCLK","displayName":"CLBREGCLK","Min":2,"Max":150,"source":{"instName":"CLBCLKDIV","pinName":"CLBREGCLK"},"targets":[{"instName":"TILECLKDIV","pinName":"in"}]},{"name":"CLBTILECLK","displayName":"CLBTILECLK","Min":2,"Max":150,"source":{"instName":"TILECLKDIV","pinName":"CLBTILECLK"},"targets":[{"instName":"CLB_domain","pinName":"in"}]},{"name":"CPUCLK","displayName":"CPUCLK","Min":2,"Max":150,"source":{"instName":"CPU","pinName":"CPUCLK"},"targets":[{"instName":"CPUCLK_domain","pinName":"in"}]},{"name":"External_Clock","displayName":"External_Clock","Min":10,"Max":25,"source":{"instName":"XTAL_OR_X1","pinName":"External_Clock"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"X1_XTAL"}]},{"name":"INTCLK","displayName":"INTCLK","Min":10,"Max":25,"source":{"instName":"PLL_REFDIV","pinName":"INTCLK"},"targets":[{"instName":"PLL_IMULT","pinName":"in"}]},{"name":"INTOSC1_out","source":{"instName":"INTOSC1","pinName":"out"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"INTOSC1"},{"instName":"Watchdog_domain","pinName":"in"}]},{"name":"INTOSC2_out","source":{"instName":"INTOSC2","pinName":"out"},"targets":[{"instName":"OSCCLKSRCSEL","pinName":"INTOSC2"}]},{"name":"LINACLK","displayName":"LINACLK","Min":2,"Max":150,"source":{"instName":"LINACLKDIV","pinName":"LINACLK"},"targets":[{"instName":"PERx_LINACLK_GATE","pinName":"in"}]},{"name":"LSPCLK","displayName":"LSPCLK","Min":2,"Max":150,"source":{"instName":"LOSPCP","pinName":"LSPCLK"},"targets":[{"instName":"PERx_LSPCLK_GATE","pinName":"in"}]},{"name":"MCANABCLKSEL_out","source":{"instName":"MCANABCLKSEL","pinName":"out"},"targets":[{"instName":"MCANACLKDIV","pinName":"in"}]},{"name":"MCANABITCLK","displayName":"MCANABITCLK","Min":2,"Max":150,"source":{"instName":"MCANACLKDIV","pinName":"MCANABITCLK"},"targets":[{"instName":"MCANA_domain","pinName":"in"}]},{"name":"MCANBBCLKSEL_out","source":{"instName":"MCANBBCLKSEL","pinName":"out"},"targets":[{"instName":"MCANBCLKDIV","pinName":"in"}]},{"name":"MCANBBITCLK","displayName":"MCANBBITCLK","Min":2,"Max":150,"source":{"instName":"MCANBCLKDIV","pinName":"MCANBBITCLK"},"targets":[{"instName":"MCANB_domain","pinName":"in"}]},{"name":"NPUCLK","displayName":"NPUCLK","Min":2,"Max":150,"source":{"instName":"NPUCLKDIV","pinName":"NPUCLK"},"targets":[{"instName":"PERx_NPUCLK_GATE","pinName":"in"}]},{"name":"OSCCLK","displayName":"OSCCLK","Min":10,"Max":25,"source":{"instName":"OSCCLKSRCSEL","pinName":"OSCCLK"},"targets":[{"instName":"PLL_REFDIV","pinName":"in"},{"instName":"SYSPLLCTL1","pinName":"OSCCLK"}]},{"name":"PERx_LINACLK_GATE_out","source":{"instName":"PERx_LINACLK_GATE","pinName":"out"},"targets":[{"instName":"LINCLK_domain","pinName":"in"}]},{"name":"PERx_LSPCLK_GATE_out","source":{"instName":"PERx_LSPCLK_GATE","pinName":"out"},"targets":[{"instName":"LSPCLK_domain","pinName":"in"}]},{"name":"PERx_NPUCLK_GATE_out","source":{"instName":"PERx_NPUCLK_GATE","pinName":"out"},"targets":[{"instName":"NPUCLK_domain","pinName":"in"}]},{"name":"PERx_SYSCLK_GATE_out","source":{"instName":"PERx_SYSCLK_GATE","pinName":"out"},"targets":[{"instName":"PERx_SYSCLK_domain","pinName":"in"}]},{"name":"PLLRAWCLK","displayName":"PLLRAWCLK","Min":6,"Max":300,"source":{"instName":"PLL_ODIV","pinName":"PLLRAWCLK"},"targets":[{"instName":"MCANABCLKSEL","pinName":"PLLRAWCLK"},{"instName":"MCANBBCLKSEL","pinName":"PLLRAWCLK"},{"instName":"SYSPLLCTL1","pinName":"PLLRAWCLK"}]},{"name":"PLLSYSCLK","displayName":"PLLSYSCLK","Min":2,"Max":150,"source":{"instName":"SYSCLKDIVSEL","pinName":"PLLSYSCLK"},"targets":[{"instName":"CPU","pinName":"PLLSYSCLK"},{"instName":"NMIWD_domain","pinName":"in"}]},{"name":"SYSCLK","displayName":"SYSCLK","Min":2,"Max":150,"source":{"instName":"CPU","pinName":"SYSCLK"},"targets":[{"instName":"LINACLKDIV","pinName":"in"},{"instName":"LOSPCP","pinName":"in"},{"instName":"MCANABCLKSEL","pinName":"SYSCLK"},{"instName":"MCANBBCLKSEL","pinName":"SYSCLK"},{"instName":"NPUCLKDIV","pinName":"in"},{"instName":"PERx_SYSCLK_GATE","pinName":"in"},{"instName":"SYSCLK_domain","pinName":"in"}]},{"name":"SYSPLLCTL1_out","source":{"instName":"SYSPLLCTL1","pinName":"out"},"targets":[{"instName":"CLBCLKDIV","pinName":"in"},{"instName":"SYSCLKDIVSEL","pinName":"in"},{"instName":"USBCLKDIV","pinName":"in"}]},{"name":"USBBITCLK","displayName":"USBBITCLK","Min":2,"Max":60,"source":{"instName":"USBCLKDIV","pinName":"USBBITCLK"},"targets":[{"instName":"USB_domain","pinName":"in"}]},{"name":"VCOCLK","displayName":"VCOCLK","Min":220,"Max":600,"source":{"instName":"PLL_IMULT","pinName":"VCOCLK"},"targets":[{"instName":"PLL_ODIV","pinName":"in"}]},{"name":"X1_out","source":{"instName":"X1","pinName":"out"},"targets":[{"instName":"XTAL_OR_X1","pinName":"X1"}]},{"name":"XTAL_out","source":{"instName":"XTAL","pinName":"out"},"targets":[{"instName":"XTAL_OR_X1","pinName":"XTAL"}]}],"ipInstances":[{"description":"Auxillary Clock","name":"AUXCLK","type":"PinFunction","inPins":[],"outPins":[{"name":"AUXCLKIN","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":10,"Max":60,"modulePins":[],"shape":"PinFunction"},{"description":"CLB Clock Divider","name":"CLBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"CLBREGCLK"}],"outputValue":[],"resetValue":6,"divideValues":[1,2,3,4,5,6,7,8],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"CLB Clock Domain","name":"CLB_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"CLB"}]},{"description":"CPU Block","name":"CPU","type":"unknown","inPins":[{"name":"PLLSYSCLK"}],"outPins":[{"name":"CPUCLK"},{"name":"SYSCLK"}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":2,"Max":150,"modulePins":[{"name":"PLLSYSCLK"}],"shape":"LargeSquare"},{"description":"CPUCLK domain","name":"CPUCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"FPU"},{"name":"TMU"}]},{"description":"Internal Oscillator 1","name":"INTOSC1","type":"Oscillator","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[],"shape":"Oscillator"},{"description":"Internal Oscillator 2","name":"INTOSC2","type":"Oscillator","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":10,"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[],"shape":"Oscillator"},{"description":"LIN Clock Divider","name":"LINACLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LINACLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,4],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"LIN Clock Domain","name":"LINCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"LIN"}]},{"description":"Low Speed Clock Divider","name":"LOSPCP","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"LSPCLK"}],"outputValue":[],"resetValue":4,"divideValues":[1,2,4,6,8,10,12,14],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Low Speed Clock Domain","name":"LSPCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"SCI"},{"name":"SPI"}]},{"description":"MCAN A Clock Select","name":"MCANABCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PLLRAWCLK"},{"name":"SYSCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLRAWCLK"}],"shape":"Mux"},{"description":"MCAN A Clock Divider","name":"MCANACLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANABITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCAN A Clock Domain","name":"MCANA_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCANA"}]},{"description":"MCAN B Clock Select","name":"MCANBBCLKSEL","type":"Mux","inPins":[{"name":"AUXCLKIN"},{"name":"PLLRAWCLK"},{"name":"SYSCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"SYSCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"SYSCLK"},{"name":"AUXCLKIN"},{"name":"PLLRAWCLK"}],"shape":"Mux"},{"description":"MCAN B Clock Divider","name":"MCANBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"MCANBBITCLK"}],"outputValue":[],"resetValue":20,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"MCAN B Clock Domain","name":"MCANB_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"MCANB"}]},{"description":"NMI Watchdog Domain","name":"NMIWD_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"in","displayName":""}]},{"description":"NPU Clock Divider","name":"NPUCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"NPUCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"NPU Clock Domain","name":"NPUCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"NPU"}]},{"description":"Select INTOSC1 (or) INTOSC2 (or) XTAL","name":"OSCCLKSRCSEL","type":"Mux","inPins":[{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"outPins":[{"name":"OSCCLK","displayName":""}],"outputValue":[],"resetValue":"INTOSC2","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"INTOSC1"},{"name":"INTOSC2"},{"name":"X1_XTAL"}],"shape":"Mux"},{"description":"Peripheral LSPCLK Gate","name":"PERx_LINACLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral LSPCLK Gate","name":"PERx_LSPCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral LSPCLK Gate","name":"PERx_NPUCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral SYSCLK Gate","name":"PERx_SYSCLK_GATE","type":"Gate","inPins":[{"name":"in","displayName":""}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"in","displayName":""}],"shape":"Gate"},{"description":"Peripheral Clock Domain","name":"PERx_SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"CPUTIMERs"},{"name":"CLB"},{"name":"EPWM"},{"name":"HRCAL"},{"name":"EPG"},{"name":"I2C"},{"name":"ADC"},{"name":"CMPSS"},{"name":"BufferedDAC"},{"name":"DCC"},{"name":"PMBus"},{"name":"AES"},{"name":"FSITX/FSIRX"}],"shape":"NamedConnection"},{"description":"SYSPLL Integer Multiplier","name":"PLL_IMULT","type":"Multiplier","inPins":[{"name":"in"}],"outPins":[{"name":"VCOCLK"}],"outputValue":[],"resetValue":30,"multiplyValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127],"Min":220,"Max":600,"modulePins":[{"name":"in"}],"shape":"Multiplier"},{"description":"SYSPLL Output Clock Divider","name":"PLL_ODIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"PLLRAWCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":6,"Max":300,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"SYSPLL Reference Clock Divide","name":"PLL_REFDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"INTCLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32],"Min":10,"Max":25,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"Select System Clock Divider","name":"SYSCLKDIVSEL","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"PLLSYSCLK"}],"outputValue":[],"resetValue":2,"divideValues":[1,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30,32,34,36,38,40,42,44,46,48,50,52,54,56,58,60,62,64,66,68,70,72,74,76,78,80,82,84,86,88,90,92,94,96,98,100,102,104,106,108,110,112,114,116,118,120,122,124,126],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"SYSCLK domain","name":"SYSCLK_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"ePIE"},{"name":"GPIO"},{"name":"MxRAMs"},{"name":"LsxRAMs"},{"name":"GsxRAMS"},{"name":"Flash"},{"name":"BootROM"},{"name":"DCSM"},{"name":"SystemControl"},{"name":"WD"},{"name":"XINT"},{"name":"CLA"},{"name":"CLAROM"},{"name":"ECAP"},{"name":"EQEP"},{"name":"ETPWM"},{"name":"MessageRAMs"}],"shape":"NamedConnection"},{"description":"Select PLLRAWCLK (or) OSCCLK","name":"SYSPLLCTL1","type":"Mux","inPins":[{"name":"OSCCLK"},{"name":"PLLRAWCLK"}],"outPins":[{"name":"out","displayName":""}],"outputValue":[],"resetValue":"PLLRAWCLK","rangeValue":[],"Min":[],"Max":[],"modulePins":[{"name":"OSCCLK"},{"name":"PLLRAWCLK"}],"shape":"Mux"},{"description":"CLB TILE Clock Divider","name":"TILECLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"CLBTILECLK"}],"outputValue":[],"resetValue":1,"divideValues":[1,2],"Min":2,"Max":150,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"USB Clock Divider","name":"USBCLKDIV","type":"Divider","inPins":[{"name":"in"}],"outPins":[{"name":"USBBITCLK"}],"outputValue":[],"resetValue":6,"divideValues":[1,2,3,4,5,6,7,8],"Min":2,"Max":60,"modulePins":[{"name":"in"}],"shape":"Divider"},{"description":"USB Clock Domain","name":"USB_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"in","displayName":""}]},{"description":"Watchdog domain","name":"Watchdog_domain","type":"unknown","inPins":[{"name":"in","displayName":""}],"outPins":[],"outputValue":[],"resetValue":[],"rangeValue":[],"Min":[],"Max":[],"shape":"NamedConnection","modulePins":[{"name":"WDCLK"}]},{"description":"External Oscillator","name":"X1","type":"PinFunction","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":20,"resetValue":[],"rangeValue":[],"Min":10,"Max":25,"modulePins":[],"shape":"PinFunction"},{"description":"External Crystal (or) Resonator","name":"XTAL","type":"PinFunction","inPins":[],"outPins":[{"name":"out","displayName":""}],"outputValue":20,"resetValue":[],"rangeValue":[],"Min":10,"Max":20,"modulePins":[],"shape":"PinFunction"},{"description":"XTAL (or) X1","name":"XTAL_OR_X1","type":"Mux","inPins":[{"name":"X1"},{"name":"XTAL"}],"outPins":[{"name":"External_Clock","displayName":""}],"outputValue":[],"resetValue":"XTAL","rangeValue":[],"Min":10,"Max":25,"modulePins":[{"name":"XTAL"},{"name":"X1"}],"shape":"Mux"}],"groups":[{"name":"PLL_Group","displayName":"SYSPLL","ipInstances":["INTCLK","PLL_IMULT","PLL_ODIV","PLL_REFDIV","VCOCLK"],"groups":[]}]}
