Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 48d0db85a3d0409ebe1aee14b3ff966a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_Wrapper_behav xil_defaultlib.OTTER_Wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.PC(n=32)
Compiling module xil_defaultlib.n_bit_4t1_MUX(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Branch_Adder_Gen
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Cond_Gen
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.Otter_MCU
Compiling module xil_defaultlib.DBounce(n=16)
Compiling module xil_defaultlib.one_shot_bdir(n=3)
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_Wrapper_behav
