

================================================================
== Vivado HLS Report for 'assign_intensity'
================================================================
* Date:           Wed Aug 10 01:59:08 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        assign_intensity
* Solution:       rev2
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|      5.79|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  115|  115|  116|  116|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- assign_intensity_label1  |   17|   17|        15|          1|          1|     4|    yes   |
        |- assign_intensity_label1  |   17|   17|        15|          1|          1|     4|    yes   |
        |- assign_intensity_label1  |   17|   17|        15|          1|          1|     4|    yes   |
        |- assign_intensity_label1  |   17|   17|        15|          1|          1|     4|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15
  * Pipeline-1: initiation interval (II) = 1, depth = 15
  * Pipeline-2: initiation interval (II) = 1, depth = 15
  * Pipeline-3: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 104
* Pipeline: 4
  Pipeline-0: II = 1, D = 15, States = { 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
  Pipeline-1: II = 1, D = 15, States = { 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 }
  Pipeline-2: II = 1, D = 15, States = { 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
  Pipeline-3: II = 1, D = 15, States = { 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / (exitcond)
	41  / (!exitcond)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / (exitcond_1)
	57  / (!exitcond_1)
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / (exitcond_2)
	73  / (!exitcond_2)
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / (exitcond_3)
	89  / (!exitcond_3)
104 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: alphabuf_addr [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %alphabuf_addr = getelementptr [16 x i32]* %alphabuf, i64 0, i64 0

ST_1: alphabuf_addr_1 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %alphabuf_addr_1 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 1

ST_1: alphabuf_load [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %alphabuf_load = load i32* %alphabuf_addr, align 4

ST_1: alphabuf_load_1 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %alphabuf_load_1 = load i32* %alphabuf_addr_1, align 4


 <State 2>: 4.39ns
ST_2: alphabuf_addr_2 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %alphabuf_addr_2 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 2

ST_2: alphabuf_addr_3 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %alphabuf_addr_3 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 3

ST_2: alphabuf_load [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %alphabuf_load = load i32* %alphabuf_addr, align 4

ST_2: alphabuf_load_1 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %alphabuf_load_1 = load i32* %alphabuf_addr_1, align 4

ST_2: alphabuf_load_2 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %alphabuf_load_2 = load i32* %alphabuf_addr_2, align 4

ST_2: alphabuf_load_3 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %alphabuf_load_3 = load i32* %alphabuf_addr_3, align 4

ST_2: tmp1 [1/1] 2.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %tmp1 = add i32 %alphabuf_load, %alphabuf_load_1


 <State 3>: 5.79ns
ST_3: alphabuf_addr_4 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %alphabuf_addr_4 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 4

ST_3: alphabuf_addr_5 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %alphabuf_addr_5 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 5

ST_3: alphabuf_load_2 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %alphabuf_load_2 = load i32* %alphabuf_addr_2, align 4

ST_3: alphabuf_load_3 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %alphabuf_load_3 = load i32* %alphabuf_addr_3, align 4

ST_3: tmp2 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tmp2 = add i32 %alphabuf_load_3, %alphabuf_load_2

ST_3: val_assign [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %val_assign = add i32 %tmp1, %tmp2

ST_3: alphabuf_load_4 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %alphabuf_load_4 = load i32* %alphabuf_addr_4, align 4

ST_3: alphabuf_load_5 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %alphabuf_load_5 = load i32* %alphabuf_addr_5, align 4


 <State 4>: 4.39ns
ST_4: alphabuf_addr_6 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %alphabuf_addr_6 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 6

ST_4: alphabuf_addr_7 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %alphabuf_addr_7 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 7

ST_4: alphabuf_load_4 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %alphabuf_load_4 = load i32* %alphabuf_addr_4, align 4

ST_4: alphabuf_load_5 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %alphabuf_load_5 = load i32* %alphabuf_addr_5, align 4

ST_4: alphabuf_load_6 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %alphabuf_load_6 = load i32* %alphabuf_addr_6, align 4

ST_4: alphabuf_load_7 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %alphabuf_load_7 = load i32* %alphabuf_addr_7, align 4

ST_4: tmp3 [1/1] 2.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %tmp3 = add i32 %alphabuf_load_4, %alphabuf_load_5


 <State 5>: 5.79ns
ST_5: alphabuf_addr_8 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %alphabuf_addr_8 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 8

ST_5: alphabuf_addr_9 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %alphabuf_addr_9 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 9

ST_5: alphabuf_load_6 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %alphabuf_load_6 = load i32* %alphabuf_addr_6, align 4

ST_5: alphabuf_load_7 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %alphabuf_load_7 = load i32* %alphabuf_addr_7, align 4

ST_5: tmp4 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %tmp4 = add i32 %alphabuf_load_7, %alphabuf_load_6

ST_5: val_assign_1 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %val_assign_1 = add i32 %tmp3, %tmp4

ST_5: alphabuf_load_8 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %alphabuf_load_8 = load i32* %alphabuf_addr_8, align 4

ST_5: alphabuf_load_9 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %alphabuf_load_9 = load i32* %alphabuf_addr_9, align 4


 <State 6>: 4.39ns
ST_6: alphabuf_addr_10 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %alphabuf_addr_10 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 10

ST_6: alphabuf_addr_11 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %alphabuf_addr_11 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 11

ST_6: alphabuf_load_8 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %alphabuf_load_8 = load i32* %alphabuf_addr_8, align 4

ST_6: alphabuf_load_9 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %alphabuf_load_9 = load i32* %alphabuf_addr_9, align 4

ST_6: alphabuf_load_10 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %alphabuf_load_10 = load i32* %alphabuf_addr_10, align 4

ST_6: alphabuf_load_11 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %alphabuf_load_11 = load i32* %alphabuf_addr_11, align 4

ST_6: tmp5 [1/1] 2.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %tmp5 = add i32 %alphabuf_load_8, %alphabuf_load_9


 <State 7>: 5.79ns
ST_7: alphabuf_addr_12 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %alphabuf_addr_12 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 12

ST_7: alphabuf_addr_13 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %alphabuf_addr_13 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 13

ST_7: alphabuf_load_10 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %alphabuf_load_10 = load i32* %alphabuf_addr_10, align 4

ST_7: alphabuf_load_11 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %alphabuf_load_11 = load i32* %alphabuf_addr_11, align 4

ST_7: tmp6 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %tmp6 = add i32 %alphabuf_load_11, %alphabuf_load_10

ST_7: val_assign_2 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %val_assign_2 = add i32 %tmp5, %tmp6

ST_7: alphabuf_load_12 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %alphabuf_load_12 = load i32* %alphabuf_addr_12, align 4

ST_7: alphabuf_load_13 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %alphabuf_load_13 = load i32* %alphabuf_addr_13, align 4


 <State 8>: 4.39ns
ST_8: alphabuf_addr_14 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %alphabuf_addr_14 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 14

ST_8: alphabuf_addr_15 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %alphabuf_addr_15 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 15

ST_8: cumsum_V_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %cumsum_V_cast = zext i32 %val_assign to i33

ST_8: tmp_10_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %tmp_10_cast = zext i32 %val_assign_2 to i33

ST_8: alphabuf_load_12 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %alphabuf_load_12 = load i32* %alphabuf_addr_12, align 4

ST_8: alphabuf_load_13 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %alphabuf_load_13 = load i32* %alphabuf_addr_13, align 4

ST_8: alphabuf_load_14 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %alphabuf_load_14 = load i32* %alphabuf_addr_14, align 4

ST_8: alphabuf_load_15 [2/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  %alphabuf_load_15 = load i32* %alphabuf_addr_15, align 4

ST_8: tmp7 [1/1] 2.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:51  %tmp7 = add i32 %alphabuf_load_12, %alphabuf_load_13

ST_8: tmp [1/1] 2.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:55  %tmp = add i33 %tmp_10_cast, %cumsum_V_cast


 <State 9>: 5.79ns
ST_9: alphabuf_load_14 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %alphabuf_load_14 = load i32* %alphabuf_addr_14, align 4

ST_9: alphabuf_load_15 [1/2] 2.39ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  %alphabuf_load_15 = load i32* %alphabuf_addr_15, align 4

ST_9: tmp8 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:52  %tmp8 = add i32 %alphabuf_load_15, %alphabuf_load_14

ST_9: val_assign_3 [1/1] 1.70ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:53  %val_assign_3 = add i32 %tmp7, %tmp8


 <State 10>: 4.10ns
ST_10: tmp_7_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %tmp_7_cast = zext i32 %val_assign_1 to i33

ST_10: tmp_13_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:54  %tmp_13_cast = zext i32 %val_assign_3 to i33

ST_10: tmp10_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:56  %tmp10_cast = zext i33 %tmp to i34

ST_10: tmp9 [1/1] 2.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:57  %tmp9 = add i33 %tmp_13_cast, %tmp_7_cast

ST_10: tmp11_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:58  %tmp11_cast = zext i33 %tmp9 to i34

ST_10: cumsum_V [1/1] 2.10ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:59  %cumsum_V = add i34 %tmp10_cast, %tmp11_cast


 <State 11>: 2.12ns
ST_11: tmp_i [1/1] 2.12ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:60  %tmp_i = icmp eq i34 %cumsum_V, 0


 <State 12>: 5.16ns
ST_12: tmp_1_i1 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:61  %tmp_1_i1 = zext i34 %cumsum_V to i64

ST_12: tmp_1_i [6/6] 5.16ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float


 <State 13>: 5.16ns
ST_13: tmp_1_i [5/6] 5.16ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float


 <State 14>: 5.16ns
ST_14: tmp_1_i [4/6] 5.16ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float


 <State 15>: 5.16ns
ST_15: tmp_1_i [3/6] 5.16ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float


 <State 16>: 5.16ns
ST_16: tmp_1_i [2/6] 5.16ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float


 <State 17>: 5.16ns
ST_17: tmp_1_i [1/6] 5.16ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:62  %tmp_1_i = uitofp i64 %tmp_1_i1 to float


 <State 18>: 5.26ns
ST_18: tmp_i_8 [11/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 19>: 5.26ns
ST_19: tmp_i_8 [10/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 20>: 5.26ns
ST_20: tmp_i_8 [9/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 21>: 5.26ns
ST_21: tmp_i_8 [8/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 22>: 5.26ns
ST_22: tmp_i_8 [7/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 23>: 5.26ns
ST_23: tmp_i_8 [6/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 24>: 5.26ns
ST_24: tmp_i_8 [5/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 25>: 5.26ns
ST_25: tmp_i_8 [4/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 26>: 5.26ns
ST_26: tmp_i_8 [3/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 27>: 5.26ns
ST_27: tmp_i_8 [2/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 28>: 5.26ns
ST_28: tmp_i_8 [1/11] 5.26ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:63  %tmp_i_8 = call float @_ssdm_op_FRecip.f32(float %tmp_1_i) nounwind


 <State 29>: 4.73ns
ST_29: tmp_2_i [4/4] 4.73ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06


 <State 30>: 4.73ns
ST_30: tmp_2_i [3/4] 4.73ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06


 <State 31>: 4.73ns
ST_31: tmp_2_i [2/4] 4.73ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06


 <State 32>: 4.73ns
ST_32: tmp_2_i [1/4] 4.73ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:64  %tmp_2_i = fmul float %tmp_i_8, 1.048576e+06


 <State 33>: 5.50ns
ST_33: val_assign_6 [7/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01


 <State 34>: 5.50ns
ST_34: val_assign_6 [6/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01


 <State 35>: 5.50ns
ST_35: val_assign_6 [5/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01


 <State 36>: 5.50ns
ST_36: val_assign_6 [4/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01


 <State 37>: 5.50ns
ST_37: val_assign_6 [3/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01


 <State 38>: 5.50ns
ST_38: val_assign_6 [2/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01


 <State 39>: 5.50ns
ST_39: val_assign_6 [1/7] 5.50ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:65  %val_assign_6 = fadd float %tmp_2_i, 5.000000e-01

ST_39: p_Val2_s [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:66  %p_Val2_s = bitcast float %val_assign_6 to i32

ST_39: loc_V [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:67  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_39: loc_V_1 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:68  %loc_V_1 = trunc i32 %p_Val2_s to i23


 <State 40>: 4.90ns
ST_40: intensity_read [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %intensity_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %intensity) nounwind

ST_40: stg_208 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %alphabuf) nounwind, !map !7

ST_40: stg_209 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i16 %intensity) nounwind, !map !13

ST_40: stg_210 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %node_output) nounwind, !map !19

ST_40: stg_211 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %node_count) nounwind, !map !23

ST_40: stg_212 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

ST_40: stg_213 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  call void (...)* @_ssdm_op_SpecTopModule() nounwind

ST_40: p_Result_s [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:69  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_40: tmp_2_i_i_i [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:70  %tmp_2_i_i_i = zext i24 %p_Result_s to i110

ST_40: tmp_i_i_i_i_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:71  %tmp_i_i_i_i_cast = zext i8 %loc_V to i9

ST_40: sh_assign [1/1] 1.40ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:72  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

ST_40: isNeg [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:73  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_40: tmp_4_i_i_i [1/1] 1.40ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:74  %tmp_4_i_i_i = sub i8 127, %loc_V

ST_40: tmp_4_i_i_i_cast [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:75  %tmp_4_i_i_i_cast = sext i8 %tmp_4_i_i_i to i9

ST_40: sh_assign_1 [1/1] 1.15ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:76  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_i_cast, i9 %sh_assign

ST_40: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:77  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_40: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:78  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_40: tmp_6_i_i_i [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:79  %tmp_6_i_i_i = zext i32 %sh_assign_1_cast to i110

ST_40: tmp_7_i_i_i [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:80  %tmp_7_i_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_40: tmp_9_i_i_i [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:81  %tmp_9_i_i_i = shl i110 %tmp_2_i_i_i, %tmp_6_i_i_i

ST_40: tmp_17 [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:82  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i_i, i32 23)

ST_40: tmp_6 [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:83  %tmp_6 = zext i1 %tmp_17 to i48

ST_40: tmp_8 [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:84  %tmp_8 = call i48 @_ssdm_op_PartSelect.i48.i110.i32.i32(i110 %tmp_9_i_i_i, i32 23, i32 70)

ST_40: tmp_14 [1/1] 0.00ns (grouped into LUT with out node rec_V)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:85  %tmp_14 = select i1 %isNeg, i48 %tmp_6, i48 %tmp_8

ST_40: rec_V [1/1] 2.35ns (out node of the LUT)
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:86  %rec_V = select i1 %tmp_i, i48 -1, i48 %tmp_14

ST_40: r_V_4 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:87  %r_V_4 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %intensity_read, i20 0)

ST_40: tmp_1 [1/1] 0.00ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:88  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

ST_40: stg_234 [1/1] 1.31ns
_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:89  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0


 <State 41>: 2.39ns
ST_41: j4 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:0  %j4 = phi i2 [ 0, %_ZlsILi48ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %j_1, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0 ]

ST_41: tmp_s [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:5  %tmp_s = zext i2 %j4 to i64

ST_41: alphabuf_addr_16 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:6  %alphabuf_addr_16 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_s

ST_41: node_output_addr [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:7  %node_output_addr = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_s

ST_41: node_count_addr [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:8  %node_count_addr = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_s

ST_41: alphabuf_load_16 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:9  %alphabuf_load_16 = load i32* %alphabuf_addr_16, align 4

ST_41: j_1 [1/1] 0.70ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:24  %j_1 = add i2 1, %j4

ST_41: exitcond [1/1] 1.04ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:25  %exitcond = icmp eq i2 %j4, -1

ST_41: stg_243 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:26  br i1 %exitcond, label %0, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0


 <State 42>: 2.39ns
ST_42: alphabuf_load_16 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:9  %alphabuf_load_16 = load i32* %alphabuf_addr_16, align 4


 <State 43>: 5.25ns
ST_43: tmp_5 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:10  %tmp_5 = zext i32 %alphabuf_load_16 to i48

ST_43: alpha_norm_V [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5


 <State 44>: 5.25ns
ST_44: alpha_norm_V [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5


 <State 45>: 5.25ns
ST_45: alpha_norm_V [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5


 <State 46>: 5.25ns
ST_46: alpha_norm_V [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5


 <State 47>: 5.25ns
ST_47: alpha_norm_V [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

ST_47: node_count_load [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:13  %node_count_load = load i32* %node_count_addr, align 4


 <State 48>: 5.25ns
ST_48: alpha_norm_V [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:11  %alpha_norm_V = mul i48 %rec_V, %tmp_5

ST_48: tmp_19 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:12  %tmp_19 = trunc i48 %alpha_norm_V to i32

ST_48: node_count_load [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:13  %node_count_load = load i32* %node_count_addr, align 4


 <State 49>: 5.25ns
ST_49: tmp_7 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:14  %tmp_7 = add i32 %node_count_load, %tmp_19

ST_49: stg_256 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:15  store i32 %tmp_7, i32* %node_count_addr, align 4

ST_49: lhs_V_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:16  %lhs_V_cast = zext i48 %alpha_norm_V to i52

ST_49: rhs_V_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:17  %rhs_V_cast = zext i36 %r_V_4 to i52

ST_49: r_V [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast


 <State 50>: 5.25ns
ST_50: r_V [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast


 <State 51>: 5.25ns
ST_51: r_V [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast


 <State 52>: 5.25ns
ST_52: r_V [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast


 <State 53>: 5.25ns
ST_53: r_V [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

ST_53: node_output_load [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:20  %node_output_load = load i32* %node_output_addr, align 4


 <State 54>: 5.25ns
ST_54: r_V [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:18  %r_V = mul i52 %rhs_V_cast, %lhs_V_cast

ST_54: phitmp [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:19  %phitmp = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V, i32 20, i32 51)

ST_54: node_output_load [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:20  %node_output_load = load i32* %node_output_addr, align 4


 <State 55>: 4.39ns
ST_55: empty_9 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_55: stg_269 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

ST_55: tmp_3 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

ST_55: stg_271 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_55: tmp_9 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:21  %tmp_9 = add i32 %node_output_load, %phitmp

ST_55: stg_273 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:22  store i32 %tmp_9, i32* %node_output_addr, align 4

ST_55: empty_10 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.0:23  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_3) nounwind


 <State 56>: 1.31ns
ST_56: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_1) nounwind

ST_56: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

ST_56: stg_277 [1/1] 1.31ns
:2  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1


 <State 57>: 2.39ns
ST_57: j_3 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:0  %j_3 = phi i2 [ 0, %0 ], [ %j_1_1, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1 ]

ST_57: tmp_15 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:5  %tmp_15 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %j_3)

ST_57: tmp_17_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:6  %tmp_17_cast = zext i3 %tmp_15 to i64

ST_57: alphabuf_addr_17 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:7  %alphabuf_addr_17 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_17_cast

ST_57: node_output_addr_1 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:8  %node_output_addr_1 = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_17_cast

ST_57: node_count_addr_1 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:9  %node_count_addr_1 = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_17_cast

ST_57: alphabuf_load_17 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:10  %alphabuf_load_17 = load i32* %alphabuf_addr_17, align 4

ST_57: j_1_1 [1/1] 0.70ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:24  %j_1_1 = add i2 1, %j_3

ST_57: exitcond_1 [1/1] 1.04ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:25  %exitcond_1 = icmp eq i2 %j_3, -1

ST_57: stg_287 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:26  br i1 %exitcond_1, label %1, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1


 <State 58>: 2.39ns
ST_58: alphabuf_load_17 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:10  %alphabuf_load_17 = load i32* %alphabuf_addr_17, align 4


 <State 59>: 5.25ns
ST_59: tmp_31_1 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:11  %tmp_31_1 = zext i32 %alphabuf_load_17 to i48

ST_59: alpha_norm_V_1 [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1


 <State 60>: 5.25ns
ST_60: alpha_norm_V_1 [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1


 <State 61>: 5.25ns
ST_61: alpha_norm_V_1 [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1


 <State 62>: 5.25ns
ST_62: alpha_norm_V_1 [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1


 <State 63>: 5.25ns
ST_63: alpha_norm_V_1 [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

ST_63: node_count_load_1 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:14  %node_count_load_1 = load i32* %node_count_addr_1, align 4


 <State 64>: 5.25ns
ST_64: alpha_norm_V_1 [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:12  %alpha_norm_V_1 = mul i48 %rec_V, %tmp_31_1

ST_64: tmp_20 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:13  %tmp_20 = trunc i48 %alpha_norm_V_1 to i32

ST_64: node_count_load_1 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:14  %node_count_load_1 = load i32* %node_count_addr_1, align 4


 <State 65>: 5.25ns
ST_65: tmp_33_1 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:15  %tmp_33_1 = add i32 %node_count_load_1, %tmp_20

ST_65: stg_300 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:16  store i32 %tmp_33_1, i32* %node_count_addr_1, align 4

ST_65: lhs_V_1_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:17  %lhs_V_1_cast = zext i48 %alpha_norm_V_1 to i52

ST_65: r_V_1 [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast


 <State 66>: 5.25ns
ST_66: r_V_1 [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast


 <State 67>: 5.25ns
ST_67: r_V_1 [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast


 <State 68>: 5.25ns
ST_68: r_V_1 [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast


 <State 69>: 5.25ns
ST_69: r_V_1 [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

ST_69: node_output_load_1 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:20  %node_output_load_1 = load i32* %node_output_addr_1, align 4


 <State 70>: 5.25ns
ST_70: r_V_1 [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:18  %r_V_1 = mul i52 %rhs_V_cast, %lhs_V_1_cast

ST_70: phitmp_1 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:19  %phitmp_1 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_1, i32 20, i32 51)

ST_70: node_output_load_1 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:20  %node_output_load_1 = load i32* %node_output_addr_1, align 4


 <State 71>: 4.39ns
ST_71: empty_12 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_71: stg_312 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

ST_71: tmp_10 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:3  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

ST_71: stg_314 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_71: tmp_35_1 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:21  %tmp_35_1 = add i32 %node_output_load_1, %phitmp_1

ST_71: stg_316 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:22  store i32 %tmp_35_1, i32* %node_output_addr_1, align 4

ST_71: empty_13 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.1:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_10) nounwind


 <State 72>: 1.31ns
ST_72: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_2) nounwind

ST_72: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

ST_72: stg_320 [1/1] 1.31ns
:2  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2


 <State 73>: 2.39ns
ST_73: j_s [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:0  %j_s = phi i2 [ 0, %1 ], [ %j_1_2, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2 ]

ST_73: j_22_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:1  %j_22_cast = zext i2 %j_s to i3

ST_73: tmp_16 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:6  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %j_22_cast)

ST_73: alphabuf_addr_18 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:7  %alphabuf_addr_18 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_16

ST_73: node_output_addr_2 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:8  %node_output_addr_2 = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_16

ST_73: node_count_addr_2 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:9  %node_count_addr_2 = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_16

ST_73: alphabuf_load_18 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:10  %alphabuf_load_18 = load i32* %alphabuf_addr_18, align 4

ST_73: j_1_2 [1/1] 0.70ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:24  %j_1_2 = add i2 1, %j_s

ST_73: exitcond_2 [1/1] 1.04ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:25  %exitcond_2 = icmp eq i2 %j_s, -1

ST_73: stg_330 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:26  br i1 %exitcond_2, label %2, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2


 <State 74>: 2.39ns
ST_74: alphabuf_load_18 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:10  %alphabuf_load_18 = load i32* %alphabuf_addr_18, align 4


 <State 75>: 5.25ns
ST_75: tmp_31_2 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:11  %tmp_31_2 = zext i32 %alphabuf_load_18 to i48

ST_75: alpha_norm_V_2 [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2


 <State 76>: 5.25ns
ST_76: alpha_norm_V_2 [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2


 <State 77>: 5.25ns
ST_77: alpha_norm_V_2 [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2


 <State 78>: 5.25ns
ST_78: alpha_norm_V_2 [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2


 <State 79>: 5.25ns
ST_79: alpha_norm_V_2 [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

ST_79: node_count_load_2 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:14  %node_count_load_2 = load i32* %node_count_addr_2, align 4


 <State 80>: 5.25ns
ST_80: alpha_norm_V_2 [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:12  %alpha_norm_V_2 = mul i48 %rec_V, %tmp_31_2

ST_80: tmp_21 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:13  %tmp_21 = trunc i48 %alpha_norm_V_2 to i32

ST_80: node_count_load_2 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:14  %node_count_load_2 = load i32* %node_count_addr_2, align 4


 <State 81>: 5.25ns
ST_81: tmp_33_2 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:15  %tmp_33_2 = add i32 %node_count_load_2, %tmp_21

ST_81: stg_343 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:16  store i32 %tmp_33_2, i32* %node_count_addr_2, align 4

ST_81: lhs_V_2_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:17  %lhs_V_2_cast = zext i48 %alpha_norm_V_2 to i52

ST_81: r_V_s [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast


 <State 82>: 5.25ns
ST_82: r_V_s [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast


 <State 83>: 5.25ns
ST_83: r_V_s [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast


 <State 84>: 5.25ns
ST_84: r_V_s [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast


 <State 85>: 5.25ns
ST_85: r_V_s [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

ST_85: node_output_load_2 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:20  %node_output_load_2 = load i32* %node_output_addr_2, align 4


 <State 86>: 5.25ns
ST_86: r_V_s [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:18  %r_V_s = mul i52 %rhs_V_cast, %lhs_V_2_cast

ST_86: phitmp_2 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:19  %phitmp_2 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_s, i32 20, i32 51)

ST_86: node_output_load_2 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:20  %node_output_load_2 = load i32* %node_output_addr_2, align 4


 <State 87>: 4.39ns
ST_87: empty_15 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_87: stg_355 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:3  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

ST_87: tmp_12 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:4  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

ST_87: stg_357 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_87: tmp_35_2 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:21  %tmp_35_2 = add i32 %node_output_load_2, %phitmp_2

ST_87: stg_359 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:22  store i32 %tmp_35_2, i32* %node_output_addr_2, align 4

ST_87: empty_16 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.2:23  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_12) nounwind


 <State 88>: 1.31ns
ST_88: empty_14 [1/1] 0.00ns
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_4) nounwind

ST_88: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str2) nounwind

ST_88: stg_363 [1/1] 1.31ns
:2  br label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3


 <State 89>: 2.39ns
ST_89: j_2 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:0  %j_2 = phi i2 [ 0, %2 ], [ %j_1_3, %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3 ]

ST_89: tmp_18 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:5  %tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 true, i2 %j_2)

ST_89: tmp_19_cast5 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:6  %tmp_19_cast5 = sext i3 %tmp_18 to i4

ST_89: tmp_19_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:7  %tmp_19_cast = zext i4 %tmp_19_cast5 to i64

ST_89: alphabuf_addr_19 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:8  %alphabuf_addr_19 = getelementptr [16 x i32]* %alphabuf, i64 0, i64 %tmp_19_cast

ST_89: node_output_addr_3 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:9  %node_output_addr_3 = getelementptr [16 x i32]* %node_output, i64 0, i64 %tmp_19_cast

ST_89: node_count_addr_3 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:10  %node_count_addr_3 = getelementptr [16 x i32]* %node_count, i64 0, i64 %tmp_19_cast

ST_89: alphabuf_load_19 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:11  %alphabuf_load_19 = load i32* %alphabuf_addr_19, align 4

ST_89: j_1_3 [1/1] 0.70ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:25  %j_1_3 = add i2 1, %j_2

ST_89: exitcond_3 [1/1] 1.04ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:26  %exitcond_3 = icmp eq i2 %j_2, -1

ST_89: stg_374 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:27  br i1 %exitcond_3, label %3, label %_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3


 <State 90>: 2.39ns
ST_90: alphabuf_load_19 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:11  %alphabuf_load_19 = load i32* %alphabuf_addr_19, align 4


 <State 91>: 5.25ns
ST_91: tmp_31_3 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:12  %tmp_31_3 = zext i32 %alphabuf_load_19 to i48

ST_91: alpha_norm_V_3 [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V


 <State 92>: 5.25ns
ST_92: alpha_norm_V_3 [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V


 <State 93>: 5.25ns
ST_93: alpha_norm_V_3 [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V


 <State 94>: 5.25ns
ST_94: alpha_norm_V_3 [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V


 <State 95>: 5.25ns
ST_95: alpha_norm_V_3 [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

ST_95: node_count_load_3 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:15  %node_count_load_3 = load i32* %node_count_addr_3, align 4


 <State 96>: 5.25ns
ST_96: alpha_norm_V_3 [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:13  %alpha_norm_V_3 = mul i48 %tmp_31_3, %rec_V

ST_96: tmp_22 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:14  %tmp_22 = trunc i48 %alpha_norm_V_3 to i32

ST_96: node_count_load_3 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:15  %node_count_load_3 = load i32* %node_count_addr_3, align 4


 <State 97>: 5.25ns
ST_97: tmp_33_3 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:16  %tmp_33_3 = add i32 %tmp_22, %node_count_load_3

ST_97: stg_387 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:17  store i32 %tmp_33_3, i32* %node_count_addr_3, align 4

ST_97: lhs_V_3_cast [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:18  %lhs_V_3_cast = zext i48 %alpha_norm_V_3 to i52

ST_97: r_V_3 [6/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast


 <State 98>: 5.25ns
ST_98: r_V_3 [5/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast


 <State 99>: 5.25ns
ST_99: r_V_3 [4/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast


 <State 100>: 5.25ns
ST_100: r_V_3 [3/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast


 <State 101>: 5.25ns
ST_101: r_V_3 [2/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

ST_101: node_output_load_3 [2/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:21  %node_output_load_3 = load i32* %node_output_addr_3, align 4


 <State 102>: 5.25ns
ST_102: r_V_3 [1/6] 5.25ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:19  %r_V_3 = mul i52 %lhs_V_3_cast, %rhs_V_cast

ST_102: phitmp_3 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:20  %phitmp_3 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_3, i32 20, i32 51)

ST_102: node_output_load_3 [1/2] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:21  %node_output_load_3 = load i32* %node_output_addr_3, align 4


 <State 103>: 4.39ns
ST_103: empty_18 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_103: stg_399 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:2  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str4) nounwind

ST_103: tmp_13 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:3  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str4) nounwind

ST_103: stg_401 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_103: tmp_35_3 [1/1] 2.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:22  %tmp_35_3 = add i32 %phitmp_3, %node_output_load_3

ST_103: stg_403 [1/1] 2.39ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:23  store i32 %tmp_35_3, i32* %node_output_addr_3, align 4

ST_103: empty_19 [1/1] 0.00ns
_ZrsILi96ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.3:24  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str4, i32 %tmp_13) nounwind


 <State 104>: 0.00ns
ST_104: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str2, i32 %tmp_11) nounwind

ST_104: stg_406 [1/1] 0.00ns
:1  ret i32 0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 0.63ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
