<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_f6d9d9b3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f6d9d9b3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_f6d9d9b3')">rsnoc_z_H_R_G_T2_U_U_f6d9d9b3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.98</td>
<td class="s7 cl rt"><a href="mod981.html#Line" > 79.03</a></td>
<td class="s5 cl rt"><a href="mod981.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod981.html#Toggle" > 27.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod981.html#Branch" > 65.52</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod981.html#inst_tag_83342"  onclick="showContent('inst_tag_83342')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 56.98</td>
<td class="s7 cl rt"><a href="mod981.html#Line" > 79.03</a></td>
<td class="s5 cl rt"><a href="mod981.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod981.html#Toggle" > 27.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod981.html#Branch" > 65.52</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f6d9d9b3'>
<hr>
<a name="inst_tag_83342"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_83342" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.98</td>
<td class="s7 cl rt"><a href="mod981.html#Line" > 79.03</a></td>
<td class="s5 cl rt"><a href="mod981.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod981.html#Toggle" > 27.13</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod981.html#Branch" > 65.52</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.26</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s3 cl rt"> 30.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 74.19</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod963.html#inst_tag_79179" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1094.html#inst_tag_106811" id="tag_urg_inst_106811">Ib</a></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod134.html#inst_tag_13046" id="tag_urg_inst_13046">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod638.html#inst_tag_65930" id="tag_urg_inst_65930">If</a></td>
<td class="s4 cl rt"> 46.05</td>
<td class="s8 cl rt"> 81.54</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.24</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.47</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod335.html#inst_tag_31175" id="tag_urg_inst_31175">Ifpa</a></td>
<td class="s4 cl rt"> 48.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1111.html#inst_tag_107003" id="tag_urg_inst_107003">Io</a></td>
<td class="s2 cl rt"> 25.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1402.html#inst_tag_172224" id="tag_urg_inst_172224">Ip</a></td>
<td class="s2 cl rt"> 21.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod28.html#inst_tag_341" id="tag_urg_inst_341">Irspp</a></td>
<td class="s1 cl rt"> 18.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.01</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1481.html#inst_tag_177321" id="tag_urg_inst_177321">It</a></td>
<td class="s4 cl rt"> 42.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.79</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod499.html#inst_tag_37346" id="tag_urg_inst_37346">uci1122f8c96d</a></td>
<td class="s1 cl rt"> 19.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod356.html#inst_tag_31286" id="tag_urg_inst_31286">upc</a></td>
<td class="s0 cl rt">  8.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod833.html#inst_tag_75549" id="tag_urg_inst_75549">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod700.html#inst_tag_67924" id="tag_urg_inst_67924">ups</a></td>
<td class="s9 cl rt"> 94.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1907_2.html#inst_tag_231077" id="tag_urg_inst_231077">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1405_1.html#inst_tag_172335" id="tag_urg_inst_172335">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_75567" id="tag_urg_inst_75567">uu922e3a49</a></td>
<td class="s3 cl rt"> 38.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod412.html#inst_tag_32009" id="tag_urg_inst_32009">uua42ce297cd</a></td>
<td class="s3 cl rt"> 39.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_f6d9d9b3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod981.html" >rsnoc_z_H_R_G_T2_U_U_f6d9d9b3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>62</td><td>49</td><td>79.03</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8396</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8401</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>8407</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8415</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8420</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8437</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>8447</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>8472</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8561</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>8639</td><td>7</td><td>3</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>8650</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8839</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>8844</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>8952</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
8395                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8396       1/1          		if ( ! Sys_Clk_RstN )
8397       1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
8398       1/1          		else if ( u_5717 )
8399       1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
8400                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8401       1/1          		if ( ! Sys_Clk_RstN )
8402       1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
8403       1/1          		else if ( u_5717 )
8404       1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
8405                    	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
8406                    	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
8407       1/1          		case ( uu_cc5c_caseSel )
8408       <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
8409       <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
8410       1/1          			2'b0    : u_cc5c = Req1_OpcT ;
8411       <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
8412                    		endcase
8413                    	end
8414                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8415       1/1          		if ( ! Sys_Clk_RstN )
8416       1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
8417       1/1          		else if ( u_5717 )
8418       1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
8419                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8420       1/1          		if ( ! Sys_Clk_RstN )
8421       1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
8422       1/1          		else if ( u_5717 )
8423       1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
8424                    	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
8425                    		.Clk( Sys_Clk )
8426                    	,	.Clk_ClkS( Sys_Clk_ClkS )
8427                    	,	.Clk_En( Sys_Clk_En )
8428                    	,	.Clk_EnS( Sys_Clk_EnS )
8429                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
8430                    	,	.Clk_RstN( Sys_Clk_RstN )
8431                    	,	.Clk_Tm( Sys_Clk_Tm )
8432                    	,	.O( u_bb4d )
8433                    	,	.Reset( NextRsp1 )
8434                    	,	.Set( CxtEn &amp; CxtId )
8435                    	);
8436                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8437       1/1          		if ( ! Sys_Clk_RstN )
8438       1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
8439       1/1          		else if ( u_5717 )
8440       1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
8441                    	rsnoc_z_T_C_S_C_L_R_C_I1122f8c96d_L14 uci1122f8c96d( .I_111043210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
8442                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8443       1/1          		if ( ! Sys_Clk_RstN )
8444       1/1          			u_703a &lt;= #1.0 ( 7'b0 );
8445       1/1          		else if ( u_5717 )
8446       1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
8447       1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
8448       1/1          			1'b1    : u_1002 = Cxt_0 ;
8449       <font color = "red">0/1     ==>  			default : u_1002 = 32'b0 ;</font>
8450                    		endcase
8451                    	end
8452                    	rsnoc_z_H_R_U_B_B_A274 Ib(
8453                    		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
8454                    	);
8455                    	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
8456                    		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
8457                    	);
8458                    	assign uRsp_Status_caseSel =
8459                    		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
8460                    			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
8461                    					&amp;	Rsp2_Status == 2'b01
8462                    				&amp;
8463                    				Rsp_Last
8464                    			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
8465                    				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
8466                    			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
8467                    			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
8468                    				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
8469                    		}
8470                    		;
8471                    	always @( uRsp_Status_caseSel ) begin
8472       1/1          		case ( uRsp_Status_caseSel )
8473       1/1          			5'b00001 : Rsp_Status = 2'b10 ;
8474       1/1          			5'b00010 : Rsp_Status = 2'b01 ;
8475       1/1          			5'b00100 : Rsp_Status = 2'b10 ;
8476       1/1          			5'b01000 : Rsp_Status = 2'b01 ;
8477       1/1          			5'b10000 : Rsp_Status = 2'b10 ;
8478       <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
8479                    		endcase
8480                    	end
8481                    	rsnoc_z_H_R_G_T2_P_U_e0586fcc Ip(
8482                    		.Cxt_AddLd0( CxtPkt_AddLd0 )
8483                    	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
8484                    	,	.Cxt_Echo( CxtPkt_Echo )
8485                    	,	.Cxt_Head( CxtPkt_Head )
8486                    	,	.Cxt_Len1( CxtPkt_Len1 )
8487                    	,	.Cxt_OpcT( CxtPkt_OpcT )
8488                    	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
8489                    	,	.CxtUsed( CxtUsed )
8490                    	,	.Rx_CxtId( 1'b1 )
8491                    	,	.Rx_Head( RxPkt_Head )
8492                    	,	.Rx_Last( RxPkt_Last )
8493                    	,	.Rx_Opc( RxPkt_Opc )
8494                    	,	.Rx_Pld( RxPkt_Pld )
8495                    	,	.Rx_Rdy( RxPkt_Rdy )
8496                    	,	.Rx_Status( RxPkt_Status )
8497                    	,	.Rx_Vld( RxPkt_Vld )
8498                    	,	.Sys_Clk( Sys_Clk )
8499                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8500                    	,	.Sys_Clk_En( Sys_Clk_En )
8501                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8502                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8503                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8504                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8505                    	,	.Sys_Pwr_Idle( )
8506                    	,	.Sys_Pwr_WakeUp( )
8507                    	,	.Tx_Data( TxPkt_Data )
8508                    	,	.Tx_Head( TxPkt_Head )
8509                    	,	.Tx_Rdy( TxPkt_Rdy )
8510                    	,	.Tx_Tail( TxPkt_Tail )
8511                    	,	.Tx_Vld( TxPkt_Vld )
8512                    	,	.TxCxtId( TxPktCxtId )
8513                    	,	.TxLast( TxPktLast )
8514                    	);
8515                    	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
8516                    	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
8517                    	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
8518                    	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
8519                    		.CxtUsed( CxtUsed )
8520                    	,	.FreeCxt( CtxFreeId )
8521                    	,	.FreeVld( CxtFreeVld )
8522                    	,	.NewCxt( CxtId )
8523                    	,	.NewRdy( CxtRdy )
8524                    	,	.NewVld( CxtEn )
8525                    	,	.Sys_Clk( Sys_Clk )
8526                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8527                    	,	.Sys_Clk_En( Sys_Clk_En )
8528                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8529                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8530                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8531                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8532                    	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
8533                    	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
8534                    	);
8535                    	assign Req1_AddMdL = Req1_AddNttp [30:8];
8536                    	rsnoc_z_H_R_G_T2_O_U_de47e09b Io(
8537                    		.Cxt_0( Cxt_0 )
8538                    	,	.CxtUsed( CxtUsed )
8539                    	,	.Rdy( OrdRdy )
8540                    	,	.Req_AddLd0( Req1_AddLd0 )
8541                    	,	.Req_AddMdL( Req1_AddMdL )
8542                    	,	.Req_Len1( Req1_Len1 )
8543                    	,	.Req_OpcT( Req1_OpcT )
8544                    	,	.Req_RouteId( Req1_RouteId )
8545                    	,	.Req_Strm( 1'b0 )
8546                    	,	.ReqRdy( TrnRdy )
8547                    	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
8548                    	,	.Sys_Clk( Sys_Clk )
8549                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8550                    	,	.Sys_Clk_En( Sys_Clk_En )
8551                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8552                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8553                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8554                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8555                    	,	.Sys_Pwr_Idle( )
8556                    	,	.Sys_Pwr_WakeUp( )
8557                    	);
8558                    	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
8559                    	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
8560                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8561       1/1          		if ( ! Sys_Clk_RstN )
8562       1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
8563       1/1          		else if ( NextTrn )
8564       1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
8565                    	rsnoc_z_H_R_G_T2_T_U_e0586fcc It(
8566                    		.AddrBase( IdInfo_0_AddrBase )
8567                    	,	.Cmd_Echo( Req1_Echo )
8568                    	,	.Cmd_KeyId( Req1_KeyId )
8569                    	,	.Cmd_Len1( Req1_Len1 )
8570                    	,	.Cmd_Lock( Req1_Lock )
8571                    	,	.Cmd_OpcT( Req1_OpcT )
8572                    	,	.Cmd_RawAddr( Req1_RawAddr )
8573                    	,	.Cmd_RouteId( Req1_RouteId )
8574                    	,	.Cmd_Status( Req1_Status )
8575                    	,	.Cmd_User( Req1_User )
8576                    	,	.HitId( Translation_0_Id )
8577                    	,	.Pld_Data( Pld_Data )
8578                    	,	.Pld_Last( Pld_Last )
8579                    	,	.Rdy( TrnRdy )
8580                    	,	.Rx_Data( RxErr_Data )
8581                    	,	.Rx_Head( RxErr_Head )
8582                    	,	.Rx_Rdy( RxErr_Rdy )
8583                    	,	.Rx_Tail( RxErr_Tail )
8584                    	,	.Rx_Vld( RxErr_Vld )
8585                    	,	.Sys_Clk( Sys_Clk )
8586                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8587                    	,	.Sys_Clk_En( Sys_Clk_En )
8588                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8589                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8590                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8591                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8592                    	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
8593                    	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
8594                    	,	.Vld( TrnVld )
8595                    	);
8596                    	assign Req1_Addr = Req1_RawAddr;
8597                    	assign PipeIn_Addr = Req1_Addr;
8598                    	assign u_cb9b_0 = PipeIn_Addr;
8599                    	assign WrapTrRd = Req1_OpcT == 4'b0001;
8600                    	assign WrapTrWr = Req1_OpcT == 4'b0101;
8601                    	assign u_c4ee = Req1_Len1 [6:2];
8602                    	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
8603                    	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
8604                    	assign PipeIn_BurstType = Req1_BurstType;
8605                    	assign u_cb9b_1 = PipeIn_BurstType;
8606                    	assign u_cb9b_11 = PipeIn_Opc;
8607                    	assign PipeIn_Urg = Req1_Urg;
8608                    	assign u_cb9b_17 = PipeIn_Urg;
8609                    	assign PipeIn_User = Req1_User;
8610                    	assign u_cb9b_19 = PipeIn_User;
8611                    	assign PipeIn_Data = Pld_Data;
8612                    	assign u_cb9b_2 = PipeIn_Data;
8613                    	assign Req1_Fail = Req1_Status == 2'b11;
8614                    	assign PipeIn_Fail = Req1_Fail;
8615                    	assign u_cb9b_4 = PipeIn_Fail;
8616                    	assign PipeIn_Head = ReqHead;
8617                    	assign u_cb9b_6 = PipeIn_Head;
8618                    	assign PipeIn_Last = Pld_Last;
8619                    	assign u_cb9b_7 = PipeIn_Last;
8620                    	assign PipeIn_Len1 = Req1_Len1;
8621                    	assign u_cb9b_8 = PipeIn_Len1;
8622                    	assign PipeIn_Lock = Req1_Lock;
8623                    	assign u_cb9b_9 = PipeIn_Lock;
8624                    	assign ReqVld = TrnVld &amp; ~ TrnGate;
8625                    	assign PostRdy = GenLcl_Req_Rdy;
8626                    	assign PipeOut_Urg = u_d4d9_17;
8627                    	assign PipeOut_Head = u_d4d9_6;
8628                    	assign PipeOutHead = PipeOut_Head;
8629                    	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
8630                    	assign uReq1_Opc_caseSel =
8631                    		{		Req1_OpcT == 4'b0110
8632                    			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
8633                    			,	Req1_OpcT == 4'b0011
8634                    			,	Req1_OpcT == 4'b0010
8635                    			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
8636                    		}
8637                    		;
8638                    	always @( uReq1_Opc_caseSel ) begin
8639       1/1          		case ( uReq1_Opc_caseSel )
8640       1/1          			5'b00001 : Req1_Opc = 3'b000 ;
8641       <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
8642       <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
8643       1/1          			5'b01000 : Req1_Opc = 3'b100 ;
8644       <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
8645       <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
8646                    		endcase
8647                    	end
8648                    	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
8649                    	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
8650       1/1          		case ( uPipeIn_Opc_caseSel )
8651       <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
8652       <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
8653       <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
8654       1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
8655       <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
8656                    		endcase
8657                    	end
8658                    	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
8659                    		.Rx_0( u_cb9b_0 )
8660                    	,	.Rx_1( u_cb9b_1 )
8661                    	,	.Rx_11( u_cb9b_11 )
8662                    	,	.Rx_14( 1'b0 )
8663                    	,	.Rx_15( 1'b0 )
8664                    	,	.Rx_17( u_cb9b_17 )
8665                    	,	.Rx_19( u_cb9b_19 )
8666                    	,	.Rx_2( u_cb9b_2 )
8667                    	,	.Rx_4( u_cb9b_4 )
8668                    	,	.Rx_6( u_cb9b_6 )
8669                    	,	.Rx_7( u_cb9b_7 )
8670                    	,	.Rx_8( u_cb9b_8 )
8671                    	,	.Rx_9( u_cb9b_9 )
8672                    	,	.RxRdy( ReqRdy )
8673                    	,	.RxVld( ReqVld )
8674                    	,	.Sys_Clk( Sys_Clk )
8675                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8676                    	,	.Sys_Clk_En( Sys_Clk_En )
8677                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8678                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8679                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8680                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8681                    	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
8682                    	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
8683                    	,	.Tx_0( u_d4d9_0 )
8684                    	,	.Tx_1( u_d4d9_1 )
8685                    	,	.Tx_11( u_d4d9_11 )
8686                    	,	.Tx_14( u_d4d9_14 )
8687                    	,	.Tx_15( u_d4d9_15 )
8688                    	,	.Tx_17( u_d4d9_17 )
8689                    	,	.Tx_19( u_d4d9_19 )
8690                    	,	.Tx_2( u_d4d9_2 )
8691                    	,	.Tx_4( u_d4d9_4 )
8692                    	,	.Tx_6( u_d4d9_6 )
8693                    	,	.Tx_7( u_d4d9_7 )
8694                    	,	.Tx_8( u_d4d9_8 )
8695                    	,	.Tx_9( u_d4d9_9 )
8696                    	,	.TxRdy( PipeOutRdy )
8697                    	,	.TxVld( PipeOutVld )
8698                    	);
8699                    	assign PipeOut_Addr = u_d4d9_0;
8700                    	assign GenLcl_Req_Addr = PipeOut_Addr;
8701                    	assign PipeOut_Data = u_d4d9_2;
8702                    	assign MyDatum = PipeOut_Data [35:0];
8703                    	assign MyData = { 2'b0 , MyDatum };
8704                    	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
8705                    		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
8706                    	);
8707                    	assign PipeOut_Fail = u_d4d9_4;
8708                    	assign NullBe = PipeOut_Fail;
8709                    	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
8710                    	assign GenLcl_Req_Vld = PostVld;
8711                    	assign PipeOut_Last = u_d4d9_7;
8712                    	assign GenLcl_Req_Last = PipeOut_Last;
8713                    	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
8714                    	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
8715                    	assign PipeOut_BurstType = u_d4d9_1;
8716                    	assign GenLcl_Req_BurstType = PipeOut_BurstType;
8717                    	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
8718                    	assign PipeOut_Len1 = u_d4d9_8;
8719                    	assign GenLcl_Req_Len1 = PipeOut_Len1;
8720                    	assign PipeOut_Lock = u_d4d9_9;
8721                    	assign GenLcl_Req_Lock = PipeOut_Lock;
8722                    	assign PipeOut_Opc = u_d4d9_11;
8723                    	assign GenLcl_Req_Opc = PipeOut_Opc;
8724                    	assign PipeOut_SeqUnOrdered = u_d4d9_14;
8725                    	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
8726                    	assign PipeOut_SeqUnique = u_d4d9_15;
8727                    	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
8728                    	assign PipeOut_User = u_d4d9_19;
8729                    	assign GenLcl_Req_User = PipeOut_User;
8730                    	assign Rsp0_Rdy = Rsp1_Rdy;
8731                    	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
8732                    	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
8733                    		.Clk( Sys_Clk )
8734                    	,	.Clk_ClkS( Sys_Clk_ClkS )
8735                    	,	.Clk_En( Sys_Clk_En )
8736                    	,	.Clk_EnS( Sys_Clk_EnS )
8737                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
8738                    	,	.Clk_RstN( Sys_Clk_RstN )
8739                    	,	.Clk_Tm( Sys_Clk_Tm )
8740                    	,	.En( GenLcl_Req_Vld )
8741                    	,	.O( u_43f9 )
8742                    	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
8743                    	,	.Set( NullBe &amp; PipeOutHead )
8744                    	);
8745                    	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
8746                    		.GenLcl_Req_Addr( GenLcl_Req_Addr )
8747                    	,	.GenLcl_Req_Be( GenLcl_Req_Be )
8748                    	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
8749                    	,	.GenLcl_Req_Data( GenLcl_Req_Data )
8750                    	,	.GenLcl_Req_Last( GenLcl_Req_Last )
8751                    	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
8752                    	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
8753                    	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
8754                    	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
8755                    	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
8756                    	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
8757                    	,	.GenLcl_Req_User( GenLcl_Req_User )
8758                    	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
8759                    	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
8760                    	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
8761                    	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
8762                    	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
8763                    	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
8764                    	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
8765                    	,	.GenPrt_Req_Addr( u_Req_Addr )
8766                    	,	.GenPrt_Req_Be( u_Req_Be )
8767                    	,	.GenPrt_Req_BurstType( u_Req_BurstType )
8768                    	,	.GenPrt_Req_Data( u_Req_Data )
8769                    	,	.GenPrt_Req_Last( u_Req_Last )
8770                    	,	.GenPrt_Req_Len1( u_Req_Len1 )
8771                    	,	.GenPrt_Req_Lock( u_Req_Lock )
8772                    	,	.GenPrt_Req_Opc( u_Req_Opc )
8773                    	,	.GenPrt_Req_Rdy( u_Req_Rdy )
8774                    	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
8775                    	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
8776                    	,	.GenPrt_Req_User( u_Req_User )
8777                    	,	.GenPrt_Req_Vld( u_Req_Vld )
8778                    	,	.GenPrt_Rsp_Data( u_Rsp_Data )
8779                    	,	.GenPrt_Rsp_Last( u_Rsp_Last )
8780                    	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
8781                    	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
8782                    	,	.GenPrt_Rsp_Status( u_Rsp_Status )
8783                    	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
8784                    	);
8785                    	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
8786                    		.GenLcl_Req_Addr( u_Req_Addr )
8787                    	,	.GenLcl_Req_Be( u_Req_Be )
8788                    	,	.GenLcl_Req_BurstType( u_Req_BurstType )
8789                    	,	.GenLcl_Req_Data( u_Req_Data )
8790                    	,	.GenLcl_Req_Last( u_Req_Last )
8791                    	,	.GenLcl_Req_Len1( u_Req_Len1 )
8792                    	,	.GenLcl_Req_Lock( u_Req_Lock )
8793                    	,	.GenLcl_Req_Opc( u_Req_Opc )
8794                    	,	.GenLcl_Req_Rdy( u_Req_Rdy )
8795                    	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
8796                    	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
8797                    	,	.GenLcl_Req_User( u_Req_User )
8798                    	,	.GenLcl_Req_Vld( u_Req_Vld )
8799                    	,	.GenLcl_Rsp_Data( u_Rsp_Data )
8800                    	,	.GenLcl_Rsp_Last( u_Rsp_Last )
8801                    	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
8802                    	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
8803                    	,	.GenLcl_Rsp_Status( u_Rsp_Status )
8804                    	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
8805                    	,	.GenPrt_Req_Addr( Gen_Req_Addr )
8806                    	,	.GenPrt_Req_Be( Gen_Req_Be )
8807                    	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
8808                    	,	.GenPrt_Req_Data( Gen_Req_Data )
8809                    	,	.GenPrt_Req_Last( Gen_Req_Last )
8810                    	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
8811                    	,	.GenPrt_Req_Lock( Gen_Req_Lock )
8812                    	,	.GenPrt_Req_Opc( Gen_Req_Opc )
8813                    	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
8814                    	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
8815                    	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
8816                    	,	.GenPrt_Req_User( Gen_Req_User )
8817                    	,	.GenPrt_Req_Vld( Gen_Req_Vld )
8818                    	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
8819                    	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
8820                    	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
8821                    	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
8822                    	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
8823                    	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
8824                    	,	.Sys_Clk( Sys_Clk )
8825                    	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
8826                    	,	.Sys_Clk_En( Sys_Clk_En )
8827                    	,	.Sys_Clk_EnS( Sys_Clk_EnS )
8828                    	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
8829                    	,	.Sys_Clk_RstN( Sys_Clk_RstN )
8830                    	,	.Sys_Clk_Tm( Sys_Clk_Tm )
8831                    	,	.Sys_Pwr_Idle( u_70_Idle )
8832                    	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
8833                    	);
8834                    	assign IdInfo_0_Id = Translation_0_Id;
8835                    	assign IdInfo_1_Id = Req1_KeyId;
8836                    	assign u_b16a = u_236 ? 2'b11 : 2'b0;
8837                    	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
8838                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8839       1/1          		if ( ! Sys_Clk_RstN )
8840       1/1          			Load &lt;= #1.0 ( 2'b0 );
8841       1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
8842                    	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
8843                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
8844       1/1          		if ( ! Sys_Clk_RstN )
8845       1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
8846       1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
8847                    	assign RxInt_Rdy = RxIn_Rdy;
8848                    	assign Rx_Rdy = RxInt_Rdy;
8849                    	assign WakeUp_Rx = Rx_Vld;
8850                    	assign Sys_Pwr_WakeUp = WakeUp_Rx;
8851                    	assign u_f14a = RxIn_Data [106:93];
8852                    	assign Translation_0_Aperture = u_f14a [13:5];
8853                    	assign TxBypData = TxIn_Data [37:0];
8854                    	assign TxLcl_Data =
8855                    		{			{	TxIn_Data [107]
8856                    			,	TxIn_Data [106:93]
8857                    			,	TxIn_Data [92:89]
8858                    			,	TxIn_Data [88:87]
8859                    			,	TxIn_Data [86:80]
8860                    			,	TxIn_Data [79:49]
8861                    			,	TxIn_Data [48:41]
8862                    			,	TxIn_Data [40:38]
8863                    			}
8864                    		,
8865                    		TxBypData
8866                    		};
8867                    	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
8868                    	assign TxLcl_Head = TxIn_Head;
8869                    	assign Tx_Head = TxLcl_Head;
8870                    	assign TxLcl_Tail = TxIn_Tail;
8871                    	assign Tx_Tail = TxLcl_Tail;
8872                    	assign TxLcl_Vld = TxIn_Vld;
8873                    	assign Tx_Vld = TxLcl_Vld;
8874                    	assign WakeUp_Other = 1'b0;
8875                    	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
8876                    	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
8877                    	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
8878                    	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
8879                    	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
8880                    	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
8881                    	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
8882                    	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
8883                    	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
8884                    	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
8885                    	assign u_fd35_Hdr_Lock = TxIn_Data [107];
8886                    	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
8887                    	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
8888                    	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
8889                    	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
8890                    	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
8891                    	assign u_fd35_Hdr_User = TxIn_Data [48:41];
8892                    	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
8893                    	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
8894                    	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
8895                    	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
8896                    	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
8897                    	assign u_a9bf_Data_Last = RxIn_Data [37];
8898                    	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
8899                    	assign u_a9bf_Data_Err = RxIn_Data [36];
8900                    	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
8901                    	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
8902                    	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
8903                    	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
8904                    	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
8905                    	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
8906                    	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
8907                    	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
8908                    	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
8909                    	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
8910                    	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
8911                    	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
8912                    	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
8913                    	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
8914                    	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
8915                    	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
8916                    	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
8917                    	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
8918                    	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
8919                    	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
8920                    	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
8921                    	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
8922                    	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
8923                    	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
8924                    	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
8925                    	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
8926                    	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
8927                    	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
8928                    	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
8929                    	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
8930                    	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
8931                    	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
8932                    	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
8933                    	assign u_fd35_Data_Last = TxIn_Data [37];
8934                    	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
8935                    	assign u_fd35_Data_Err = TxIn_Data [36];
8936                    	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
8937                    	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
8938                    	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
8939                    	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
8940                    	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
8941                    	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
8942                    	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
8943                    	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
8944                    	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
8945                    	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
8946                    	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
8947                    	assign u_5ddf = CxtUsed;
8948                    	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
8949                    	// synopsys translate_off
8950                    	// synthesis translate_off
8951                    	always @( posedge Sys_Clk )
8952       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
8953       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
8954       <font color = "grey">unreachable  </font>				dontStop = 0;
8955       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
8956       <font color = "grey">unreachable  </font>				if (!dontStop) begin
8957       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
8958       <font color = "grey">unreachable  </font>					$stop;
8959                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
8960                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod981.html" >rsnoc_z_H_R_G_T2_U_U_f6d9d9b3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8399
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8404
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8418
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8423
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8440
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8446
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8603
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       8836
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod981.html" >rsnoc_z_H_R_G_T2_U_U_f6d9d9b3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">18</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1010</td>
<td class="rt">274</td>
<td class="rt">27.13 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">151</td>
<td class="rt">29.90 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">123</td>
<td class="rt">24.36 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">18</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1010</td>
<td class="rt">274</td>
<td class="rt">27.13 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">505</td>
<td class="rt">151</td>
<td class="rt">29.90 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">505</td>
<td class="rt">123</td>
<td class="rt">24.36 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[16:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[25:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[34:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[54:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[81:80]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[81:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:82]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99:94]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod981.html" >rsnoc_z_H_R_G_T2_U_U_f6d9d9b3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">38</td>
<td class="rt">65.52 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">8603</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">8836</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">8396</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">8401</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">8407</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">8415</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">8420</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">8437</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">8443</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">8447</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">8472</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8561</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">8639</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">8650</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8839</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">8844</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8603       	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8836       	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8396       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8397       			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
8398       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
8399       			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8401       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8402       			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
8403       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
8404       			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8407       		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
8408       			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
8409       			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
8410       			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
8411       			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8415       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8416       			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
8417       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
8418       			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8420       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8421       			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
8422       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
8423       			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8437       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8438       			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
8439       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
8440       			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8443       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8444       			u_703a <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
8445       		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
8446       			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8447       	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
8448       			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
8449       			default : u_1002 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8472       		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
8473       			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
8474       			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
8475       			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
8476       			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
8477       			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
8478       			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8561       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8562       			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
8563       		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
8564       			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8639       		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
8640       			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
8641       			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
8642       			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
8643       			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
8644       			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
8645       			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8650       		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
8651       			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
8652       			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
8653       			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
8654       			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
8655       			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8839       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8840       			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
8841       		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
8844       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
8845       			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
8846       		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_83342">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_f6d9d9b3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
