EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition
PROJECT,"Mod_Teste"
REVISION,"Mod_Teste"
PROJECT_FILE,"D:/UFCG/2024.1/Lab. Arquitetura de Sistemas/Heloysa_120110951_Sprint10/Mod_Teste.qpf"
TIME,"Thu Oct 10 22:02:21 2024"
TIME_SECONDS,"1728608541"
FAMILY,"Cyclone II"
DEVICE,"EP2C35"
PACKAGE,"FBGA"
PART,"EP2C35F672C6"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"3.10"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"2.80"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,3.30,2,3.30,3,3.30,4,3.30,5,3.30,6,3.30,7,3.30,8,3.30,
RAIL_VOLTAGES,,VCCINT,1.200,


BLOCK,I/O,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"5",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,22,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"7",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,16,avg_toggle_rate,"0.625000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,4,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"4",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,8,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"BIDIR_PIN",io_bank,"2",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,7,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,22,avg_toggle_rate,"0.909091",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"6",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,12,avg_toggle_rate,"0.583333",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"8",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"3",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,17,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",io_bank,"1",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,3,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"6",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,5,avg_toggle_rate,"0.333333",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"5",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,25,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OPEN_DRAIN_BIDIR_PIN",io_bank,"6",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"8",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,I/O,count,47,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OPEN_DRAIN_BIDIR_PIN",io_bank,"5",output_load,"-1",io_standard,"LVTTL",drive_strength,"24MA",is_ddr,"0",is_vio,"0",termination,"OFF",output_ena_static_prob,"1",vod,"0",slew_rate,"0"
BLOCK,I/O,count,2,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"INPUT_PIN",io_bank,"7",output_load,"-1",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",is_vio,"1",termination,"OFF",output_ena_static_prob,"0",vod,"0",slew_rate,"0"
BLOCK,Combinational cell,count,2110,avg_toggle_rate,"0.999542",avg_toggle_rate_ratio,"0.000000",avg_fanout,"4.515640",fmax,"0"
BLOCK,Register cell,count,2206,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.248867",fmax,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"78.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"78",num_lc_comb_fanout,"0",num_lc_ff_fanout,"78",sum_lc_ff_clkena_static_prob,"56.5",avg_lc_ff_clk_ena_static_prob,"0.724359",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2128.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"2128",num_lc_comb_fanout,"0",num_lc_ff_fanout,"2128",sum_lc_ff_clkena_static_prob,"1067",avg_lc_ff_clk_ena_static_prob,"0.50141",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
