-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "05/06/2018 18:43:49"

-- 
-- Device: Altera EP2C20F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FPGA_design IS
    PORT (
	clk : IN std_logic;
	numin : IN std_logic_vector(7 DOWNTO 0);
	FPU_SW_8 : IN std_logic;
	KEY0 : IN std_logic;
	KEY1 : IN std_logic;
	KEY2 : IN std_logic;
	KEY3 : IN std_logic;
	LO_1 : OUT std_logic_vector(6 DOWNTO 0);
	LO_2 : OUT std_logic_vector(6 DOWNTO 0);
	HI_1 : OUT std_logic_vector(6 DOWNTO 0);
	HI_2 : OUT std_logic_vector(6 DOWNTO 0);
	STATUS : OUT std_logic_vector(5 DOWNTO 0)
	);
END FPGA_design;

-- Design Ports Information
-- LO_1[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_1[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_1[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_1[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_1[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_1[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_1[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LO_2[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_1[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HI_2[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- STATUS[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FPU_SW_8	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY3	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY1	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY2	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY0	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- numin[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF FPGA_design IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_numin : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_FPU_SW_8 : std_logic;
SIGNAL ww_KEY0 : std_logic;
SIGNAL ww_KEY1 : std_logic;
SIGNAL ww_KEY2 : std_logic;
SIGNAL ww_KEY3 : std_logic;
SIGNAL ww_LO_1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LO_2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HI_1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HI_2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_STATUS : std_logic_vector(5 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~24_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~25_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~29_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~4_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~35_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~41_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~42_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~45_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~25_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~47_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~52_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~43_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~53_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~58_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~61_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~45_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~46_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~48_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~49_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~50_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~51_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~52_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~53_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~62_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~66_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~67_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~68_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~63_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~64_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~66_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~67_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~72_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~73_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~75_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~80_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~78_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~83_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~84_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~85_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~83_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~86_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~87_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~84_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~85_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~86_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~87_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~88_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux1~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux1~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux17~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~91_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux26~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~93_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~94_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~95_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~96_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~97_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux16~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux16~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~98_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~99_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~1_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[6]~92_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux15~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux24~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux24~1_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~31_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~32_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~33_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~35_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~36_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~37_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~49_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~57_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~58_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~59_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~64_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~65_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~66_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~67_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~68_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~71_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~73_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~74_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~75_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~76_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux7~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~8_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~98_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~10_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~102_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~10_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~83_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~87_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux25~3_combout\ : std_logic;
SIGNAL \KEY3~combout\ : std_logic;
SIGNAL \A_number|uut1|q~0_combout\ : std_logic;
SIGNAL \KEY1~combout\ : std_logic;
SIGNAL \OP_number|uut2|q~0_combout\ : std_logic;
SIGNAL \OP_number|uut1|q~regout\ : std_logic;
SIGNAL \A_number|uut6|q~0_combout\ : std_logic;
SIGNAL \B_number|uut6|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \KEY2~combout\ : std_logic;
SIGNAL \B_number|uut1|q~0_combout\ : std_logic;
SIGNAL \B_number|uut6|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \A_number|uut5|q~1_combout\ : std_logic;
SIGNAL \B_number|uut5|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \A_number|uut4|q~0_combout\ : std_logic;
SIGNAL \B_number|uut4|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \A_number|uut8|q~0_combout\ : std_logic;
SIGNAL \KEY0~combout\ : std_logic;
SIGNAL \A_number|uut5|q~0_combout\ : std_logic;
SIGNAL \A_number|uut8|q~regout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[2]~2_combout\ : std_logic;
SIGNAL \A_number|uut2|q~0_combout\ : std_logic;
SIGNAL \OP_number|uut2|q~regout\ : std_logic;
SIGNAL \A_number|uut3|q~0_combout\ : std_logic;
SIGNAL \OP_number|uut3|q~regout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\ : std_logic;
SIGNAL \FPU_SW_8~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \B_number|uut1|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \B_number|uut2|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\ : std_logic;
SIGNAL \A_number|uut7|q~0_combout\ : std_logic;
SIGNAL \B_number|uut7|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[19]~2_combout\ : std_logic;
SIGNAL \B_number|uut3|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \A_number|uut1|q~regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[17]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \A_number|uut6|q~regout\ : std_logic;
SIGNAL \A_number|uut7|q~regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\ : std_logic;
SIGNAL \A_number|uut2|q~regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~6_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ : std_logic;
SIGNAL \A_number|uut3|q~regout\ : std_logic;
SIGNAL \A_number|uut5|q~regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ : std_logic;
SIGNAL \A_number|uut4|q~regout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~5_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~21_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~36_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~33_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~96_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~11_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~12_combout\ : std_logic;
SIGNAL \B_number|uut8|q~_Duplicate_1feeder_combout\ : std_logic;
SIGNAL \B_number|uut8|q~_Duplicate_1_regout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|SUBorADD~combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[17]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:27:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~26_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~30_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~31_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~37_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~39_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~40_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~35_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~37_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~9_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~40_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~41_combout\ : std_logic;
SIGNAL \OP_number|uut4|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~2_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~70_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~71_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~72_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~64_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~46_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~63_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~65_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~57_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~58_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[3]~61_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~2_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux31~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~6_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~13_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~14_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~19_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~7_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~8_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~9_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux6~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~20_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux22~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux31~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux31~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux31~3_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~4_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[0]~17_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~2_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux13~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux12~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux11~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux10~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux9~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux8~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[7]~94_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~2_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux0~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~57_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~77_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~5_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~79_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~81_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~82_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~76_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~74_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~74_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[4]~76_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[5]~88_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux17~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~23_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~71_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~89_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~54_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~81_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~82_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~90_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux17~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux26~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~78_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~59_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~79_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~92_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux26~1_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[5]~89_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~2_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\ : std_logic;
SIGNAL \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[6]~91_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux6~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux5~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux4~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux3~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux2~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux1~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|Mux0~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~22_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~25_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~82_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_7|Y[1]~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~18_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~29_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~51_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~48_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~49_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~40_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~41_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~55_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~56_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~43_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~84_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~45_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~48_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~50_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~43_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~69_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~27_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~60_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|Mux3~70_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~51_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~85_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~52_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~53_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux13~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux12~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux11~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux10~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux9~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux8~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~88_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~77_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~78_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~86_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~60_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~61_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|stage_5|shift_loop_bit0|Aout[15]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux16~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|add_component|SUM[31]~1_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|selector|Mux16~1_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~69_combout\ : std_logic;
SIGNAL \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux6~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux5~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux4~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux3~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux2~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux1~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|Mux0~0_combout\ : std_logic;
SIGNAL \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \ALU_op|OutputSelector|MUX_LO|Y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \numin~combout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \convert_7_segment_2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \convert_7_segment_2|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \convert_7_segment_1|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALT_INV_clk~clkctrl_outclk\ : std_logic;

BEGIN

ww_clk <= clk;
ww_numin <= numin;
ww_FPU_SW_8 <= FPU_SW_8;
ww_KEY0 <= KEY0;
ww_KEY1 <= KEY1;
ww_KEY2 <= KEY2;
ww_KEY3 <= KEY3;
LO_1 <= ww_LO_1;
LO_2 <= ww_LO_2;
HI_1 <= ww_HI_1;
HI_2 <= ww_HI_2;
STATUS <= ww_STATUS;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(0) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(1) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(2) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(3) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17) <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ & 
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[17]~8_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\ & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\ & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\ & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ & \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (gnd & vcc & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & 
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\ & \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[17]~8_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd);

\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~dataout\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~1\ & 
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~0\);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~0\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\A_number|uut8|q~regout\ & \A_number|uut7|q~regout\ & \A_number|uut6|q~regout\ & \A_number|uut5|q~regout\ & \A_number|uut4|q~regout\ & \A_number|uut3|q~regout\ & 
\A_number|uut2|q~regout\ & \A_number|uut1|q~regout\ & gnd);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\A_number|uut8|q~0_combout\ & \A_number|uut7|q~0_combout\ & \A_number|uut6|q~0_combout\ & \A_number|uut5|q~1_combout\ & \A_number|uut4|q~0_combout\ & 
\A_number|uut3|q~0_combout\ & \A_number|uut2|q~0_combout\ & \A_number|uut1|q~0_combout\ & gnd);

\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~0\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~dataout\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);
\convert_7_segment_2|ALT_INV_Mux0~0_combout\ <= NOT \convert_7_segment_2|Mux0~0_combout\;
\convert_7_segment_2|ALT_INV_Mux7~0_combout\ <= NOT \convert_7_segment_2|Mux7~0_combout\;
\convert_7_segment_1|ALT_INV_Mux0~0_combout\ <= NOT \convert_7_segment_1|Mux0~0_combout\;
\convert_7_segment_1|ALT_INV_Mux7~0_combout\ <= NOT \convert_7_segment_1|Mux7~0_combout\;
\ALT_INV_clk~clkctrl_outclk\ <= NOT \clk~clkctrl_outclk\;

-- Location: DSPOUT_X28_Y14_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y13_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y15_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X29_Y13_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\);

-- Location: LCCOMB_X29_Y13_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X29_Y13_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X29_Y13_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X29_Y13_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X29_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X29_Y12_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X29_Y12_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X29_Y12_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X29_Y12_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X29_Y12_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\) # (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X29_Y12_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ $ 
-- (GND))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X29_Y12_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ $ 
-- (GND))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X27_Y13_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X27_Y13_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X29_Y12_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ $ 
-- (GND))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X27_Y15_N24
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~0_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & (((\A_number|uut2|q~regout\ & \OP_number|uut1|q~regout\)))) # (!\B_number|uut1|q~_Duplicate_1_regout\ & (\A_number|uut1|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut1|q~_Duplicate_1_regout\,
	datab => \A_number|uut1|q~regout\,
	datac => \A_number|uut2|q~regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~0_combout\);

-- Location: LCCOMB_X27_Y15_N2
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & (\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\))) # (!\B_number|uut2|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~0_combout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\);

-- Location: LCCOMB_X26_Y16_N24
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & ((\A_number|uut6|q~regout\))) # (!\OP_number|uut1|q~regout\ & (\A_number|uut4|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut4|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\);

-- Location: LCCOMB_X27_Y18_N0
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\ = (!\B_number|uut2|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\) # ((\A_number|uut5|q~regout\ & !\B_number|uut1|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut2|q~_Duplicate_1_regout\,
	datab => \A_number|uut5|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\);

-- Location: LCCOMB_X27_Y18_N6
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut7|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\A_number|uut5|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut7|q~regout\,
	datab => \A_number|uut5|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\);

-- Location: LCCOMB_X27_Y18_N20
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\ = (\OP_number|uut1|q~regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\) # ((!\B_number|uut1|q~_Duplicate_1_regout\ & \A_number|uut6|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \A_number|uut6|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\);

-- Location: LCCOMB_X25_Y17_N20
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~8_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut8|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\A_number|uut6|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \B_number|uut1|q~_Duplicate_1_regout\,
	datac => \A_number|uut6|q~regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~8_combout\);

-- Location: LCCOMB_X27_Y18_N26
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\) # ((\A_number|uut5|q~regout\ & !\B_number|uut1|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A_number|uut5|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\);

-- Location: LCCOMB_X27_Y18_N28
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\))) # (!\OP_number|uut1|q~regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut2|q~_Duplicate_1_regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X27_Y18_N10
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\);

-- Location: LCCOMB_X27_Y15_N20
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[4]~10_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\);

-- Location: LCCOMB_X27_Y15_N10
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\ & !\B_number|uut2|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~6_combout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\);

-- Location: LCCOMB_X27_Y19_N12
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\))) # (!\OP_number|uut1|q~regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\);

-- Location: LCCOMB_X27_Y19_N6
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\);

-- Location: LCCOMB_X27_Y15_N16
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~4_combout\ = (\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\)) # (!\OP_number|uut1|q~regout\ & (((\A_number|uut1|q~regout\ & 
-- !\B_number|uut1|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[3]~7_combout\,
	datab => \A_number|uut1|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~4_combout\);

-- Location: LCCOMB_X25_Y12_N28
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~2_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~2_combout\);

-- Location: LCCOMB_X25_Y12_N4
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~2_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\);

-- Location: LCCOMB_X26_Y15_N12
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\) # 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~4_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\);

-- Location: LCCOMB_X26_Y15_N22
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~5_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\);

-- Location: LCCOMB_X26_Y15_N24
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~6_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\);

-- Location: LCCOMB_X24_Y12_N14
\ALU_op|FPUUnit|mul_component|stage_1|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\);

-- Location: LCCOMB_X25_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\);

-- Location: LCCOMB_X25_Y12_N12
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~14_combout\);

-- Location: LCCOMB_X25_Y12_N10
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~14_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~13_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\);

-- Location: LCCOMB_X24_Y12_N18
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\);

-- Location: LCCOMB_X24_Y12_N28
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\);

-- Location: LCCOMB_X25_Y12_N24
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~19_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\);

-- Location: LCCOMB_X26_Y12_N24
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\) # (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\);

-- Location: LCCOMB_X26_Y15_N6
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~21_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\);

-- Location: LCCOMB_X26_Y13_N14
\ALU_op|FPUUnit|mul_component|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~16_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~16_combout\);

-- Location: LCCOMB_X26_Y13_N24
\ALU_op|FPUUnit|mul_component|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~17_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~17_combout\);

-- Location: LCCOMB_X25_Y13_N4
\ALU_op|FPUUnit|mul_component|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~18_combout\ = (\ALU_op|FPUUnit|mul_component|Mux3~16_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~18_combout\);

-- Location: LCCOMB_X27_Y14_N20
\ALU_op|FPUUnit|mul_component|Mux3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(3)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(3),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~22_combout\);

-- Location: LCCOMB_X25_Y14_N8
\ALU_op|FPUUnit|mul_component|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	combout => \ALU_op|FPUUnit|mul_component|Mux22~1_combout\);

-- Location: LCCOMB_X23_Y14_N20
\ALU_op|FPUUnit|mul_component|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~22_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux22~1_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~22_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux22~2_combout\);

-- Location: LCCOMB_X23_Y13_N0
\ALU_op|FPUUnit|mul_component|Mux3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~24_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~24_combout\);

-- Location: LCCOMB_X23_Y13_N30
\ALU_op|FPUUnit|mul_component|Mux3~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~25_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~23_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~25_combout\);

-- Location: LCCOMB_X24_Y12_N26
\ALU_op|FPUUnit|mul_component|Mux3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~26_combout\);

-- Location: LCCOMB_X24_Y13_N14
\ALU_op|FPUUnit|mul_component|Mux3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~28_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~26_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~26_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~27_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~28_combout\);

-- Location: LCCOMB_X23_Y13_N16
\ALU_op|FPUUnit|mul_component|Mux3~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~29_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~25_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~25_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~28_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~29_combout\);

-- Location: LCCOMB_X26_Y16_N6
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~4_combout\ = (\A_number|uut7|q~regout\ & (\B_number|uut1|q~_Duplicate_1_regout\ & ((\B_number|uut7|q~_Duplicate_1_regout\) # (\B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut7|q~_Duplicate_1_regout\,
	datab => \A_number|uut7|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~4_combout\);

-- Location: LCCOMB_X27_Y16_N12
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~3_combout\ = (\A_number|uut5|q~regout\ & (((\A_number|uut2|q~regout\)))) # (!\A_number|uut5|q~regout\ & (\A_number|uut4|q~regout\ & ((\A_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut5|q~regout\,
	datab => \A_number|uut4|q~regout\,
	datac => \A_number|uut2|q~regout\,
	datad => \A_number|uut1|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~3_combout\);

-- Location: LCCOMB_X26_Y19_N20
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~0_combout\ = (\B_number|uut4|q~_Duplicate_1_regout\ & (((\B_number|uut2|q~_Duplicate_1_regout\)))) # (!\B_number|uut4|q~_Duplicate_1_regout\ & ((\B_number|uut5|q~_Duplicate_1_regout\ & 
-- ((\B_number|uut2|q~_Duplicate_1_regout\))) # (!\B_number|uut5|q~_Duplicate_1_regout\ & (\B_number|uut1|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut4|q~_Duplicate_1_regout\,
	datab => \B_number|uut1|q~_Duplicate_1_regout\,
	datac => \B_number|uut5|q~_Duplicate_1_regout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~0_combout\);

-- Location: LCCOMB_X26_Y19_N6
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\ = (\B_number|uut7|q~_Duplicate_1_regout\ & (((\B_number|uut1|q~_Duplicate_1_regout\)))) # (!\B_number|uut7|q~_Duplicate_1_regout\ & 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~0_combout\ & (!\B_number|uut6|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~0_combout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut1|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\);

-- Location: LCCOMB_X26_Y19_N4
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # 
-- (\B_number|uut3|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\);

-- Location: LCCOMB_X25_Y19_N12
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~0_combout\ = (\B_number|uut5|q~_Duplicate_1_regout\ & ((\B_number|uut7|q~_Duplicate_1_regout\) # ((\B_number|uut3|q~_Duplicate_1_regout\ & !\B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut5|q~_Duplicate_1_regout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~0_combout\);

-- Location: LCCOMB_X25_Y19_N10
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\ = (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~0_combout\) # ((!\B_number|uut7|q~_Duplicate_1_regout\ & (\B_number|uut4|q~_Duplicate_1_regout\ & 
-- \B_number|uut6|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~0_combout\,
	datab => \B_number|uut7|q~_Duplicate_1_regout\,
	datac => \B_number|uut4|q~_Duplicate_1_regout\,
	datad => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\);

-- Location: LCCOMB_X25_Y19_N6
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ = (\B_number|uut7|q~_Duplicate_1_regout\ & (((\B_number|uut4|q~_Duplicate_1_regout\)))) # (!\B_number|uut7|q~_Duplicate_1_regout\ & (\B_number|uut3|q~_Duplicate_1_regout\ & 
-- ((\B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut3|q~_Duplicate_1_regout\,
	datab => \B_number|uut7|q~_Duplicate_1_regout\,
	datac => \B_number|uut4|q~_Duplicate_1_regout\,
	datad => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X25_Y19_N18
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ = (\B_number|uut4|q~_Duplicate_1_regout\ & ((\B_number|uut5|q~_Duplicate_1_regout\) # ((\B_number|uut3|q~_Duplicate_1_regout\ & !\B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut5|q~_Duplicate_1_regout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \B_number|uut4|q~_Duplicate_1_regout\,
	datad => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\);

-- Location: LCCOMB_X24_Y16_N20
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~11_combout\ = (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\) # (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\ & (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ $ 
-- (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~11_combout\);

-- Location: LCCOMB_X24_Y19_N6
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13_combout\);

-- Location: LCCOMB_X22_Y16_N2
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~10_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~10_combout\);

-- Location: LCCOMB_X24_Y19_N16
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~3_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\) # (\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~3_combout\);

-- Location: LCCOMB_X22_Y16_N12
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~3_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\);

-- Location: LCCOMB_X22_Y16_N10
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~10_combout\) # 
-- ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\ & !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~10_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\);

-- Location: LCCOMB_X23_Y16_N6
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\);

-- Location: LCCOMB_X23_Y16_N0
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ & ((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\) # 
-- (!\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y16_N10
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ & \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X23_Y16_N28
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ $ (\ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y16_N14
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~6_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~6_combout\);

-- Location: LCCOMB_X24_Y16_N28
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~7_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\) # (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~7_combout\);

-- Location: LCCOMB_X24_Y16_N6
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~6_combout\) # (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~6_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[18]~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\);

-- Location: LCCOMB_X24_Y16_N12
\ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\);

-- Location: LCCOMB_X24_Y19_N24
\ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\);

-- Location: LCCOMB_X21_Y16_N4
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y19_N14
\ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\);

-- Location: LCCOMB_X25_Y16_N20
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y19_N24
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~4_combout\ = (\OP_number|uut1|q~regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\)))) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~4_combout\);

-- Location: LCCOMB_X27_Y19_N22
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~4_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut3|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~4_combout\);

-- Location: LCCOMB_X27_Y19_N8
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~4_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\);

-- Location: LCCOMB_X26_Y18_N18
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (\OP_number|uut1|q~regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\)))) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\);

-- Location: LCCOMB_X24_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux3~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~35_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~35_combout\);

-- Location: LCCOMB_X26_Y15_N4
\ALU_op|FPUUnit|mul_component|Mux3~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~41_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~41_combout\);

-- Location: LCCOMB_X25_Y15_N6
\ALU_op|FPUUnit|mul_component|Mux3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~42_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~8_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~41_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~42_combout\);

-- Location: LCCOMB_X25_Y13_N2
\ALU_op|OutputSelector|MUX_LO|Y[3]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\);

-- Location: LCCOMB_X24_Y13_N22
\ALU_op|FPUUnit|mul_component|Mux3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~44_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~24_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~43_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~44_combout\);

-- Location: LCCOMB_X24_Y13_N20
\ALU_op|FPUUnit|mul_component|Mux3~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~45_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~28_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~28_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~45_combout\);

-- Location: LCCOMB_X25_Y13_N20
\ALU_op|OutputSelector|MUX_LO|Y[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ 
-- & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~45_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\);

-- Location: LCCOMB_X25_Y13_N6
\ALU_op|OutputSelector|MUX_LO|Y[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~25_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\)) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~31_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[1]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~31_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~25_combout\);

-- Location: LCCOMB_X24_Y17_N16
\ALU_op|OutputSelector|MUX_LO|Y[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\) # ((!\FPU_SW_8~combout\ & \OP_number|uut3|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\);

-- Location: LCCOMB_X24_Y17_N6
\ALU_op|OutputSelector|MUX_LO|Y[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\ = (!\FPU_SW_8~combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\ & ((!\OP_number|uut2|q~regout\) # (!\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\);

-- Location: LCCOMB_X27_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\,
	datac => \A_number|uut8|q~regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\);

-- Location: LCCOMB_X27_Y18_N18
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\ & \B_number|uut2|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~9_combout\);

-- Location: LCCOMB_X27_Y18_N24
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~1_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\ & \OP_number|uut1|q~regout\)))) # (!\B_number|uut2|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~1_combout\);

-- Location: LCCOMB_X27_Y18_N14
\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~9_combout\ & ((\OP_number|uut1|q~regout\)))) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut3|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~9_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~1_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\);

-- Location: LCCOMB_X27_Y19_N14
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\)))) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\);

-- Location: LCCOMB_X26_Y18_N14
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\) # ((\B_number|uut3|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\ & 
-- \OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\);

-- Location: LCCOMB_X26_Y13_N22
\ALU_op|FPUUnit|mul_component|Mux3~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~47_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~47_combout\);

-- Location: LCCOMB_X27_Y14_N6
\ALU_op|FPUUnit|mul_component|Mux3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~50_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~50_combout\);

-- Location: LCCOMB_X23_Y14_N14
\ALU_op|FPUUnit|mul_component|Mux3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~52_combout\ = (\ALU_op|FPUUnit|mul_component|Mux3~50_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux3~51_combout\ & !\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~51_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~50_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~52_combout\);

-- Location: LCCOMB_X23_Y14_N0
\ALU_op|OutputSelector|MUX_LO|Y[2]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~43_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~36_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~43_combout\);

-- Location: LCCOMB_X26_Y13_N12
\ALU_op|FPUUnit|mul_component|Mux3~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~53_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~53_combout\);

-- Location: LCCOMB_X25_Y15_N22
\ALU_op|FPUUnit|mul_component|Mux3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~58_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~11_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~57_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~11_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~58_combout\);

-- Location: LCCOMB_X24_Y12_N10
\ALU_op|FPUUnit|mul_component|Mux3~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~61_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~44_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~60_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~61_combout\);

-- Location: LCCOMB_X25_Y13_N16
\ALU_op|OutputSelector|MUX_LO|Y[2]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~61_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\);

-- Location: LCCOMB_X26_Y13_N10
\ALU_op|OutputSelector|MUX_LO|Y[2]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~45_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~47_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~47_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[2]~44_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~45_combout\);

-- Location: LCCOMB_X24_Y16_N10
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y17_N4
\ALU_op|OutputSelector|MUX_LO|Y[2]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~46_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~46_combout\);

-- Location: LCCOMB_X24_Y17_N18
\ALU_op|OutputSelector|MUX_LO|Y[2]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~45_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_LO|Y[2]~46_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~45_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[2]~46_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\);

-- Location: LCCOMB_X25_Y15_N28
\ALU_op|OutputSelector|MUX_LO|Y[2]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~48_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~58_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~42_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~47_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~58_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~48_combout\);

-- Location: LCCOMB_X25_Y15_N10
\ALU_op|OutputSelector|MUX_LO|Y[2]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~49_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[2]~48_combout\ & !\OP_number|uut1|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_LO|Y[2]~48_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~49_combout\);

-- Location: LCCOMB_X25_Y15_N8
\ALU_op|OutputSelector|MUX_LO|Y[2]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~50_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~56_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_LO|Y[2]~49_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~56_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[2]~49_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~50_combout\);

-- Location: LCCOMB_X24_Y14_N8
\ALU_op|OutputSelector|MUX_LO|Y[2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~51_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[2]~50_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[2]~98_combout\) # (\ALU_op|OutputSelector|MUX_LO|Y[2]~43_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[2]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[2]~98_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~43_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[2]~50_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~51_combout\);

-- Location: LCCOMB_X24_Y18_N12
\ALU_op|OutputSelector|MUX_LO|Y[2]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~52_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~10_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~51_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~51_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~10_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~52_combout\);

-- Location: LCCOMB_X24_Y18_N6
\ALU_op|OutputSelector|MUX_LO|Y[2]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~53_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[2]~52_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~8_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[2]~52_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~7_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~52_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~7_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~8_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~53_combout\);

-- Location: LCCOMB_X26_Y14_N14
\ALU_op|FPUUnit|mul_component|Mux3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~62_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux22~1_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux22~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~62_combout\);

-- Location: LCCOMB_X26_Y15_N20
\ALU_op|FPUUnit|mul_component|Mux3~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~66_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~66_combout\);

-- Location: LCCOMB_X25_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux3~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~67_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~41_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~66_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~41_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~67_combout\);

-- Location: LCCOMB_X23_Y13_N14
\ALU_op|FPUUnit|mul_component|Mux3~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~68_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~68_combout\);

-- Location: LCCOMB_X25_Y13_N18
\ALU_op|OutputSelector|MUX_LO|Y[3]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~70_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\);

-- Location: LCCOMB_X25_Y13_N8
\ALU_op|OutputSelector|MUX_LO|Y[3]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~63_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~14_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~14_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~62_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~63_combout\);

-- Location: LCCOMB_X24_Y17_N20
\ALU_op|OutputSelector|MUX_LO|Y[3]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~64_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~64_combout\);

-- Location: LCCOMB_X24_Y17_N10
\ALU_op|OutputSelector|MUX_LO|Y[3]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~63_combout\ & \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_LO|Y[3]~64_combout\) # ((!\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~64_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~63_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\);

-- Location: LCCOMB_X24_Y18_N0
\ALU_op|OutputSelector|MUX_LO|Y[3]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~66_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~67_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~58_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~67_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~65_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~58_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~66_combout\);

-- Location: LCCOMB_X23_Y18_N10
\ALU_op|OutputSelector|MUX_LO|Y[3]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~67_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~66_combout\ & !\OP_number|uut1|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~66_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~67_combout\);

-- Location: LCFF_X29_Y18_N25
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(3));

-- Location: LCCOMB_X23_Y13_N18
\ALU_op|FPUUnit|mul_component|Mux3~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~72_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~38_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~71_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~72_combout\);

-- Location: LCCOMB_X23_Y13_N12
\ALU_op|FPUUnit|mul_component|Mux3~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~73_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~55_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~72_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~55_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~73_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ALU_op|FPUUnit|mul_component|Mux3~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~75_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~4_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~4_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~75_combout\);

-- Location: LCCOMB_X24_Y13_N12
\ALU_op|FPUUnit|mul_component|Mux3~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~80_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~69_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~69_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~79_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~80_combout\);

-- Location: LCCOMB_X25_Y13_N26
\ALU_op|OutputSelector|MUX_LO|Y[4]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|Mux3~17_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~80_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~17_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\);

-- Location: LCCOMB_X25_Y13_N28
\ALU_op|OutputSelector|MUX_LO|Y[4]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~78_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[4]~77_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~78_combout\);

-- Location: LCCOMB_X25_Y16_N0
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out1[21]~4_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCFF_X29_Y18_N27
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(4));

-- Location: LCCOMB_X27_Y19_N16
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~5_combout\ = (!\B_number|uut3|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~5_combout\);

-- Location: LCCOMB_X27_Y18_N2
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~10_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\);

-- Location: LCCOMB_X26_Y18_N26
\ALU_op|OutputSelector|MUX_LO|Y[4]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~83_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[3]~5_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~83_combout\);

-- Location: LCCOMB_X25_Y18_N4
\ALU_op|OutputSelector|MUX_LO|Y[4]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~84_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~83_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~5_combout\)))) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[4]~83_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~5_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~84_combout\);

-- Location: LCCOMB_X24_Y18_N8
\ALU_op|OutputSelector|MUX_LO|Y[4]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~85_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\)) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[4]~84_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~85_combout\);

-- Location: LCCOMB_X24_Y13_N2
\ALU_op|FPUUnit|mul_component|Mux3~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~83_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~72_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~72_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~82_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~83_combout\);

-- Location: LCCOMB_X24_Y18_N14
\ALU_op|OutputSelector|MUX_LO|Y[4]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~86_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[4]~85_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux3~83_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & !\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~83_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[4]~85_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~86_combout\);

-- Location: LCCOMB_X23_Y18_N24
\ALU_op|OutputSelector|MUX_LO|Y[4]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~87_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~86_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\ & 
-- (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(4))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(4),
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[4]~86_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~87_combout\);

-- Location: LCCOMB_X25_Y13_N14
\ALU_op|FPUUnit|mul_component|Mux3~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~84_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~84_combout\);

-- Location: LCCOMB_X25_Y13_N24
\ALU_op|FPUUnit|mul_component|Mux3~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~85_combout\ = (\ALU_op|FPUUnit|mul_component|Mux3~84_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~84_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~31_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~85_combout\);

-- Location: LCCOMB_X26_Y13_N2
\ALU_op|FPUUnit|mul_component|Mux3~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~86_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~75_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~85_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~75_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~86_combout\);

-- Location: LCCOMB_X26_Y15_N0
\ALU_op|FPUUnit|mul_component|Mux3~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~87_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~87_combout\);

-- Location: LCCOMB_X25_Y15_N18
\ALU_op|FPUUnit|mul_component|Mux3~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~88_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~66_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~87_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~66_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~88_combout\);

-- Location: LCCOMB_X24_Y15_N10
\ALU_op|FPUUnit|mul_component|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux1~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~77_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~88_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~77_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y15_N20
\ALU_op|FPUUnit|mul_component|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux1~1_combout\ = (\ALU_op|FPUUnit|mul_component|Mux1~0_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux1~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~90_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux1~1_combout\);

-- Location: LCCOMB_X25_Y14_N6
\ALU_op|FPUUnit|mul_component|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux17~1_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~35_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~35_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux17~1_combout\);

-- Location: LCCOMB_X24_Y13_N6
\ALU_op|FPUUnit|mul_component|Mux3~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~91_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~68_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~68_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~7_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~91_combout\);

-- Location: LCCOMB_X25_Y16_N14
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y16_N12
\ALU_op|FPUUnit|selector|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux26~2_combout\ = (\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|selector|Mux26~2_combout\);

-- Location: LCCOMB_X26_Y13_N16
\ALU_op|FPUUnit|mul_component|Mux3~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~93_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~93_combout\);

-- Location: LCCOMB_X26_Y13_N30
\ALU_op|FPUUnit|mul_component|Mux3~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~94_combout\ = (\ALU_op|FPUUnit|mul_component|Mux3~93_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~93_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~47_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~94_combout\);

-- Location: LCCOMB_X26_Y13_N0
\ALU_op|FPUUnit|mul_component|Mux3~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~95_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~85_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~85_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~94_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~95_combout\);

-- Location: LCCOMB_X26_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~1_combout\);

-- Location: LCCOMB_X25_Y15_N16
\ALU_op|FPUUnit|mul_component|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux0~0_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux0~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux0~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~2_combout\);

-- Location: LCCOMB_X24_Y15_N30
\ALU_op|FPUUnit|mul_component|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~88_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~88_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~3_combout\);

-- Location: LCCOMB_X24_Y13_N28
\ALU_op|FPUUnit|mul_component|Mux3~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~96_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~81_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~26_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~81_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~96_combout\);

-- Location: LCCOMB_X23_Y13_N4
\ALU_op|FPUUnit|mul_component|Mux3~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~97_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~89_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~96_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~89_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~97_combout\);

-- Location: LCCOMB_X23_Y15_N14
\ALU_op|FPUUnit|mul_component|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~4_combout\ = (\ALU_op|FPUUnit|mul_component|Mux0~3_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux3~97_combout\ & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux0~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~97_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~4_combout\);

-- Location: LCCOMB_X24_Y14_N18
\ALU_op|FPUUnit|mul_component|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux16~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~35_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~51_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~35_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~51_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux16~0_combout\);

-- Location: LCCOMB_X25_Y14_N28
\ALU_op|FPUUnit|mul_component|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux16~1_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~30_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~46_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux16~1_combout\);

-- Location: LCCOMB_X24_Y14_N0
\ALU_op|FPUUnit|mul_component|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux16~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~97_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux16~0_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux16~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~97_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux16~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux16~2_combout\);

-- Location: LCCOMB_X24_Y15_N0
\ALU_op|FPUUnit|selector|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & (((\FPU_SW_8~combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & ((\FPU_SW_8~combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux0~4_combout\)) # (!\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|mul_component|Mux16~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux0~4_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux16~2_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~0_combout\);

-- Location: LCCOMB_X25_Y15_N14
\ALU_op|FPUUnit|mul_component|Mux3~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~98_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~78_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~78_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~10_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~98_combout\);

-- Location: LCCOMB_X24_Y15_N26
\ALU_op|FPUUnit|mul_component|Mux3~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~99_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~91_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~91_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~98_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~99_combout\);

-- Location: LCCOMB_X24_Y15_N24
\ALU_op|FPUUnit|selector|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~1_combout\ = (\ALU_op|FPUUnit|selector|Mux25~0_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~99_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\)))) # (!\ALU_op|FPUUnit|selector|Mux25~0_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~99_combout\,
	datab => \ALU_op|FPUUnit|selector|Mux25~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~95_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~1_combout\);

-- Location: LCCOMB_X25_Y18_N14
\ALU_op|OutputSelector|MUX_LO|Y[6]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[6]~92_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\ & ((\OP_number|uut3|q~regout\ & ((\ALU_op|FPUUnit|selector|Mux25~1_combout\))) # (!\OP_number|uut3|q~regout\ & (\ALU_op|FPUUnit|selector|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|selector|Mux25~3_combout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux25~1_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[6]~92_combout\);

-- Location: LCCOMB_X25_Y13_N30
\ALU_op|FPUUnit|mul_component|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~94_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~15_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~94_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~0_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ALU_op|FPUUnit|mul_component|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~96_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~96_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~25_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~1_combout\);

-- Location: LCCOMB_X25_Y14_N14
\ALU_op|FPUUnit|mul_component|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~0_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~1_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~0_combout\);

-- Location: LCCOMB_X24_Y14_N10
\ALU_op|FPUUnit|mul_component|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~51_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~51_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~1_combout\);

-- Location: LCCOMB_X24_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux7~1_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux15~1_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux15~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux15~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux7~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~2_combout\);

-- Location: LCCOMB_X24_Y15_N6
\ALU_op|FPUUnit|mul_component|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux15~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & (\ALU_op|FPUUnit|mul_component|Mux7~0_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux7~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux15~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux15~3_combout\);

-- Location: LCCOMB_X24_Y16_N16
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ = \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\);

-- Location: LCCOMB_X25_Y16_N26
\ALU_op|FPUUnit|selector|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux24~0_combout\ = (\FPU_SW_8~combout\ & ((\OP_number|uut3|q~regout\) # (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut3|q~regout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux24~0_combout\);

-- Location: LCCOMB_X26_Y18_N2
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ = \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\);

-- Location: LCCOMB_X26_Y18_N20
\ALU_op|FPUUnit|selector|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux24~1_combout\ = (\ALU_op|FPUUnit|selector|Mux24~0_combout\ & (((!\OP_number|uut3|q~regout\)) # (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))) # 
-- (!\ALU_op|FPUUnit|selector|Mux24~0_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux15~3_combout\ & \OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|selector|Mux24~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux15~3_combout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|FPUUnit|selector|Mux24~1_combout\);

-- Location: LCCOMB_X23_Y14_N10
\ALU_op|OutputSelector|MUX_HI|Y[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~21_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~21_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~6_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~21_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~21_combout\);

-- Location: LCCOMB_X20_Y17_N12
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ $ 
-- (((\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y17_N0
\ALU_op|OutputSelector|MUX_HI|Y[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~31_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)))) # (!\OP_number|uut2|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~31_combout\);

-- Location: LCFF_X29_Y16_N23
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(1));

-- Location: LCCOMB_X24_Y14_N14
\ALU_op|OutputSelector|MUX_HI|Y[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~32_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10))))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~33_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~32_combout\);

-- Location: LCCOMB_X24_Y14_N28
\ALU_op|OutputSelector|MUX_HI|Y[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~33_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~32_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\) # ((!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[1]~32_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~35_combout\ & \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~32_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~35_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~33_combout\);

-- Location: LCCOMB_X23_Y14_N26
\ALU_op|OutputSelector|MUX_HI|Y[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[1]~33_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~33_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\);

-- Location: LCCOMB_X24_Y13_N0
\ALU_op|OutputSelector|MUX_HI|Y[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~35_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~45_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~40_combout\))))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~45_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~40_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~34_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~35_combout\);

-- Location: LCCOMB_X22_Y17_N30
\ALU_op|OutputSelector|MUX_HI|Y[1]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~36_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & (((!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(1))))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~83_combout\) # ((\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~83_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(1),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~36_combout\);

-- Location: LCCOMB_X21_Y17_N16
\ALU_op|OutputSelector|MUX_HI|Y[1]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~37_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~36_combout\ & (((!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~31_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[1]~36_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~36_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~31_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~37_combout\);

-- Location: LCCOMB_X19_Y17_N6
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- (((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & !\A_number|uut4|q~regout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & (!\A_number|uut4|q~regout\ & 
-- !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \A_number|uut4|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCFF_X29_Y16_N1
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(2));

-- Location: LCCOMB_X19_Y17_N14
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCFF_X29_Y16_N27
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(3));

-- Location: LCCOMB_X23_Y16_N26
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~12_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y15_N16
\ALU_op|OutputSelector|MUX_HI|Y[3]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~49_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- \OP_number|uut2|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~49_combout\);

-- Location: LCCOMB_X26_Y14_N26
\ALU_op|OutputSelector|MUX_HI|Y[4]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~76_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\);

-- Location: LCCOMB_X26_Y14_N0
\ALU_op|OutputSelector|MUX_HI|Y[4]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~56_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\)) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~3_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~3_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[4]~55_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~56_combout\);

-- Location: LCCOMB_X23_Y16_N16
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\ & \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[13]~11_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y15_N10
\ALU_op|OutputSelector|MUX_HI|Y[4]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~57_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~57_combout\);

-- Location: LCCOMB_X23_Y15_N4
\ALU_op|OutputSelector|MUX_HI|Y[4]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~58_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[4]~56_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & 
-- (\ALU_op|OutputSelector|MUX_HI|Y[4]~57_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & (((!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[4]~57_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[4]~56_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~58_combout\);

-- Location: LCCOMB_X23_Y15_N6
\ALU_op|OutputSelector|MUX_HI|Y[4]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~59_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[4]~58_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~80_combout\) # ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[4]~58_combout\ 
-- & (((\ALU_op|FPUUnit|mul_component|Mux3~83_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~80_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~83_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[4]~58_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~59_combout\);

-- Location: LCFF_X29_Y18_N19
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(5));

-- Location: LCCOMB_X26_Y14_N10
\ALU_op|OutputSelector|MUX_HI|Y[5]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|Mux3~30_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~86_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~30_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\);

-- Location: LCCOMB_X26_Y14_N28
\ALU_op|OutputSelector|MUX_HI|Y[5]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~64_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~63_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~64_combout\);

-- Location: LCCOMB_X23_Y16_N18
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y15_N20
\ALU_op|OutputSelector|MUX_HI|Y[5]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~65_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~65_combout\);

-- Location: LCCOMB_X23_Y15_N26
\ALU_op|OutputSelector|MUX_HI|Y[5]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~66_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~64_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_HI|Y[5]~65_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[5]~65_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~64_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~66_combout\);

-- Location: LCCOMB_X24_Y15_N8
\ALU_op|OutputSelector|MUX_HI|Y[5]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~67_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[5]~66_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~92_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[5]~66_combout\ 
-- & (\ALU_op|FPUUnit|mul_component|Mux3~90_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~90_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[5]~66_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~92_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~67_combout\);

-- Location: LCCOMB_X23_Y17_N26
\ALU_op|OutputSelector|MUX_HI|Y[5]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~68_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & 
-- (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(5))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(5),
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~87_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~68_combout\);

-- Location: LCCOMB_X20_Y17_N4
\ALU_op|OutputSelector|MUX_HI|Y[6]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~71_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~71_combout\);

-- Location: LCCOMB_X26_Y14_N6
\ALU_op|OutputSelector|MUX_HI|Y[6]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15))))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~95_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\);

-- Location: LCCOMB_X24_Y14_N6
\ALU_op|OutputSelector|MUX_HI|Y[6]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~73_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\)) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~46_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[6]~72_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~46_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~73_combout\);

-- Location: LCCOMB_X23_Y15_N8
\ALU_op|OutputSelector|MUX_HI|Y[6]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~74_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~74_combout\);

-- Location: LCCOMB_X23_Y15_N18
\ALU_op|OutputSelector|MUX_HI|Y[6]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~75_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[6]~73_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_HI|Y[6]~74_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[6]~74_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[6]~73_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~75_combout\);

-- Location: LCCOMB_X23_Y15_N12
\ALU_op|OutputSelector|MUX_HI|Y[6]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~76_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[6]~75_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~99_combout\) # ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[6]~75_combout\ 
-- & (((\ALU_op|FPUUnit|mul_component|Mux3~97_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~99_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[6]~75_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~97_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~76_combout\);

-- Location: LCCOMB_X24_Y15_N14
\ALU_op|FPUUnit|mul_component|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~98_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~9_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~98_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~2_combout\);

-- Location: LCCOMB_X24_Y15_N4
\ALU_op|FPUUnit|mul_component|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~3_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux7~2_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux7~0_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux7~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux7~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~3_combout\);

-- Location: LCCOMB_X24_Y15_N2
\ALU_op|FPUUnit|mul_component|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux7~4_combout\ = (\ALU_op|FPUUnit|mul_component|Mux7~3_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & \ALU_op|FPUUnit|mul_component|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux7~3_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux7~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux7~4_combout\);

-- Location: LCCOMB_X27_Y15_N6
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\A_number|uut3|q~regout\ & ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (!\B_number|uut3|q~_Duplicate_1_regout\))) # (!\A_number|uut3|q~regout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & !\B_number|uut3|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y17_N10
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\A_number|uut4|q~regout\ & ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\) # 
-- (!\B_number|uut4|q~_Duplicate_1_regout\))) # (!\A_number|uut4|q~regout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & !\B_number|uut4|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut4|q~regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \B_number|uut4|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ = \A_number|uut5|q~regout\ $ (\B_number|uut5|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A_number|uut5|q~regout\,
	datad => \B_number|uut5|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\);

-- Location: LCCOMB_X25_Y17_N6
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\ = (\A_number|uut4|q~regout\ & (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ (!\B_number|uut4|q~_Duplicate_1_regout\)))) # (!\A_number|uut4|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ & !\B_number|uut4|q~_Duplicate_1_regout\)) 
-- # (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\ & 
-- \B_number|uut4|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut4|q~regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~0_combout\,
	datad => \B_number|uut4|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\);

-- Location: LCFF_X27_Y17_N23
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N24
\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ = (\OP_number|uut1|q~regout\ & (\A_number|uut4|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut4|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut4|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\);

-- Location: LCCOMB_X29_Y17_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y17_N8
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (((\OP_number|uut2|q~regout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & 
-- ((\OP_number|uut2|q~regout\ & ((\A_number|uut4|q~regout\))) # (!\OP_number|uut2|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \A_number|uut4|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y17_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\ & (((\B_number|uut4|q~_Duplicate_1_regout\) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \B_number|uut4|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~0_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y18_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~1_combout\ & ((!\OP_number|uut2|q~regout\) # (!\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~1_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux12~2_combout\);

-- Location: LCFF_X31_Y17_N5
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y17_N24
\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut5|q~regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (((\A_number|uut5|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \A_number|uut5|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\);

-- Location: LCCOMB_X31_Y17_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ $ (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y17_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\) # ((\A_number|uut5|q~regout\)))) # (!\OP_number|uut2|q~regout\ & 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\,
	datad => \A_number|uut5|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\);

-- Location: LCCOMB_X29_Y18_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\ & ((\B_number|uut5|q~_Duplicate_1_regout\) # 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & 
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut5|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~0_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~1_combout\);

-- Location: LCCOMB_X29_Y18_N26
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~1_combout\ & ((!\OP_number|uut2|q~regout\) # (!\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~1_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux11~2_combout\);

-- Location: LCCOMB_X29_Y18_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\ = (\OP_number|uut2|q~regout\ & ((\A_number|uut6|q~regout\) # ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))) # (!\OP_number|uut2|q~regout\ & 
-- (((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\);

-- Location: LCFF_X27_Y17_N17
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y16_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (\OP_number|uut2|q~regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & 
-- ((\OP_number|uut2|q~regout\ & ((\A_number|uut8|q~regout\))) # (!\OP_number|uut2|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\);

-- Location: LCFF_X31_Y17_N29
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y17_N6
\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ = (\OP_number|uut1|q~regout\ & (\A_number|uut8|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\);

-- Location: LCFF_X31_Y17_N27
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N20
\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut8|q~regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (((\A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \A_number|uut8|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\);

-- Location: LCCOMB_X30_Y17_N4
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ $ (\OP_number|uut1|q~regout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\);

-- Location: LCCOMB_X29_Y16_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux6~0_combout\);

-- Location: LCFF_X31_Y17_N17
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y16_N28
\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\A_number|uut8|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\);

-- Location: LCCOMB_X30_Y17_N24
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ $ (\OP_number|uut1|q~regout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\);

-- Location: LCCOMB_X29_Y16_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\))) # 
-- (!\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y18_N30
\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\B_number|uut8|q~_Duplicate_1_regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\);

-- Location: LCCOMB_X29_Y18_N18
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux2~0_combout\);

-- Location: LCFF_X30_Y18_N5
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\);

-- Location: LCFF_X30_Y18_N7
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~1_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y18_N14
\ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\A_number|uut8|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\);

-- Location: LCCOMB_X27_Y17_N22
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\OP_number|uut1|q~regout\) # ((!\OP_number|uut3|q~regout\) # 
-- (!\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCCOMB_X31_Y17_N4
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCCOMB_X27_Y17_N16
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ & ((\OP_number|uut1|q~regout\) # ((!\OP_number|uut3|q~regout\) # 
-- (!\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCCOMB_X31_Y17_N28
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCCOMB_X31_Y17_N26
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCCOMB_X31_Y17_N16
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCCOMB_X30_Y18_N4
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCCOMB_X30_Y18_N6
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~1_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~1_combout\);

-- Location: LCCOMB_X22_Y16_N8
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[21]~4_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[21]~17_combout\);

-- Location: LCCOMB_X27_Y19_N2
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~4_combout\)) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~4_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\);

-- Location: LCCOMB_X24_Y18_N2
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\)))) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (\A_number|uut8|q~regout\ & ((\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[1]~7_combout\);

-- Location: LCCOMB_X27_Y19_N28
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & (!\B_number|uut2|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut2|q~_Duplicate_1_regout\,
	datab => \A_number|uut8|q~regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~9_combout\);

-- Location: LCCOMB_X25_Y18_N30
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\)) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (((\OP_number|uut1|q~regout\ & \A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~8_combout\);

-- Location: LCCOMB_X24_Y14_N2
\ALU_op|OutputSelector|MUX_LO|Y[2]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~98_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~49_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~52_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~52_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~49_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~98_combout\);

-- Location: LCCOMB_X25_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~10_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\)))) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & (\A_number|uut8|q~regout\ & (\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[2]~10_combout\);

-- Location: LCCOMB_X25_Y18_N6
\ALU_op|OutputSelector|MUX_LO|Y[3]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~102_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\)))) # (!\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ 
-- & (\A_number|uut8|q~regout\ & ((\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[3]~4_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~102_combout\);

-- Location: LCCOMB_X27_Y19_N18
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~10_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & ((\A_number|uut8|q~regout\))) # (!\OP_number|uut1|q~regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut3|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[4]~6_combout\,
	datac => \A_number|uut8|q~regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~10_combout\);

-- Location: LCCOMB_X23_Y17_N4
\ALU_op|OutputSelector|MUX_HI|Y[1]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~83_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~35_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut2|q~regout\) # (\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~35_combout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~83_combout\);

-- Location: LCCOMB_X23_Y15_N2
\ALU_op|OutputSelector|MUX_HI|Y[5]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~87_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[5]~67_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut2|q~regout\) # (\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[5]~67_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~87_combout\);

-- Location: LCCOMB_X25_Y16_N4
\ALU_op|FPUUnit|selector|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~2_combout\ = (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\) # 
-- ((!\ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\ & !\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\)))) # (!\ALU_op|FPUUnit|add_component|SUBorADD~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~2_combout\);

-- Location: LCCOMB_X25_Y16_N10
\ALU_op|FPUUnit|selector|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux25~3_combout\ = (\ALU_op|FPUUnit|selector|Mux25~2_combout\ & \FPU_SW_8~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|selector|Mux25~2_combout\,
	datac => \FPU_SW_8~combout\,
	combout => \ALU_op|FPUUnit|selector|Mux25~3_combout\);

-- Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(6),
	combout => \numin~combout\(6));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(0),
	combout => \numin~combout\(0));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY3,
	combout => \KEY3~combout\);

-- Location: LCCOMB_X29_Y17_N16
\A_number|uut1|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut1|q~0_combout\ = (\numin~combout\(0) & \KEY3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \numin~combout\(0),
	datac => \KEY3~combout\,
	combout => \A_number|uut1|q~0_combout\);

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY1,
	combout => \KEY1~combout\);

-- Location: LCCOMB_X26_Y17_N8
\OP_number|uut2|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \OP_number|uut2|q~0_combout\ = (!\KEY1~combout\) # (!\KEY3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY3~combout\,
	datad => \KEY1~combout\,
	combout => \OP_number|uut2|q~0_combout\);

-- Location: LCFF_X30_Y17_N5
\OP_number|uut1|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut1|q~0_combout\,
	sload => VCC,
	ena => \OP_number|uut2|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \OP_number|uut1|q~regout\);

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(5),
	combout => \numin~combout\(5));

-- Location: LCCOMB_X26_Y17_N12
\A_number|uut6|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut6|q~0_combout\ = (\KEY3~combout\ & \numin~combout\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY3~combout\,
	datad => \numin~combout\(5),
	combout => \A_number|uut6|q~0_combout\);

-- Location: LCCOMB_X26_Y17_N4
\B_number|uut6|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \B_number|uut6|q~_Duplicate_1feeder_combout\ = \A_number|uut6|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \A_number|uut6|q~0_combout\,
	combout => \B_number|uut6|q~_Duplicate_1feeder_combout\);

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY2,
	combout => \KEY2~combout\);

-- Location: LCCOMB_X26_Y17_N14
\B_number|uut1|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \B_number|uut1|q~0_combout\ = (!\KEY2~combout\) # (!\KEY3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY3~combout\,
	datac => \KEY2~combout\,
	combout => \B_number|uut1|q~0_combout\);

-- Location: LCFF_X26_Y17_N5
\B_number|uut6|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \B_number|uut6|q~_Duplicate_1feeder_combout\,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut6|q~_Duplicate_1_regout\);

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(4),
	combout => \numin~combout\(4));

-- Location: LCCOMB_X26_Y17_N18
\A_number|uut5|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut5|q~1_combout\ = (\KEY3~combout\ & \numin~combout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY3~combout\,
	datac => \numin~combout\(4),
	combout => \A_number|uut5|q~1_combout\);

-- Location: LCFF_X29_Y17_N21
\B_number|uut5|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut5|q~1_combout\,
	sload => VCC,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut5|q~_Duplicate_1_regout\);

-- Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(3),
	combout => \numin~combout\(3));

-- Location: LCCOMB_X26_Y17_N10
\A_number|uut4|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut4|q~0_combout\ = (\KEY3~combout\ & \numin~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY3~combout\,
	datac => \numin~combout\(3),
	combout => \A_number|uut4|q~0_combout\);

-- Location: LCFF_X29_Y17_N27
\B_number|uut4|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut4|q~0_combout\,
	sload => VCC,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut4|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X26_Y19_N16
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ = (!\B_number|uut6|q~_Duplicate_1_regout\ & (!\B_number|uut5|q~_Duplicate_1_regout\ & !\B_number|uut4|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut5|q~_Duplicate_1_regout\,
	datad => \B_number|uut4|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(7),
	combout => \numin~combout\(7));

-- Location: LCCOMB_X26_Y17_N28
\A_number|uut8|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut8|q~0_combout\ = (\KEY3~combout\ & \numin~combout\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY3~combout\,
	datac => \numin~combout\(7),
	combout => \A_number|uut8|q~0_combout\);

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY0,
	combout => \KEY0~combout\);

-- Location: LCCOMB_X26_Y17_N24
\A_number|uut5|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut5|q~0_combout\ = (!\KEY0~combout\) # (!\KEY3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY3~combout\,
	datad => \KEY0~combout\,
	combout => \A_number|uut5|q~0_combout\);

-- Location: LCFF_X27_Y17_N21
\A_number|uut8|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut8|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut8|q~regout\);

-- Location: LCCOMB_X26_Y18_N30
\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[2]~2_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\)) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (((\OP_number|uut1|q~regout\ & \A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[2]~0_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[2]~2_combout\);

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(1),
	combout => \numin~combout\(1));

-- Location: LCCOMB_X29_Y17_N12
\A_number|uut2|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut2|q~0_combout\ = (\KEY3~combout\ & \numin~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY3~combout\,
	datad => \numin~combout\(1),
	combout => \A_number|uut2|q~0_combout\);

-- Location: LCFF_X29_Y17_N13
\OP_number|uut2|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \A_number|uut2|q~0_combout\,
	ena => \OP_number|uut2|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \OP_number|uut2|q~regout\);

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\numin[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_numin(2),
	combout => \numin~combout\(2));

-- Location: LCCOMB_X26_Y17_N30
\A_number|uut3|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut3|q~0_combout\ = (\KEY3~combout\ & \numin~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY3~combout\,
	datad => \numin~combout\(2),
	combout => \A_number|uut3|q~0_combout\);

-- Location: LCFF_X29_Y17_N11
\OP_number|uut3|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut3|q~0_combout\,
	sload => VCC,
	ena => \OP_number|uut2|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \OP_number|uut3|q~regout\);

-- Location: LCCOMB_X24_Y18_N26
\ALU_op|OutputSelector|MUX_LO|Y[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ = (!\OP_number|uut2|q~regout\ & (!\OP_number|uut3|q~regout\ & ((\OP_number|uut1|q~regout\) # (!\B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut6|q~_Duplicate_1_regout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\);

-- Location: LCCOMB_X24_Y17_N14
\ALU_op|OutputSelector|MUX_HI|Y[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\ = (\OP_number|uut3|q~regout\ & !\OP_number|uut2|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\FPU_SW_8~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_FPU_SW_8,
	combout => \FPU_SW_8~combout\);

-- Location: LCCOMB_X24_Y17_N22
\ALU_op|OutputSelector|MUX_LO|Y[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\ = (\FPU_SW_8~combout\) # ((\ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\ & !\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\,
	datac => \FPU_SW_8~combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\);

-- Location: LCCOMB_X24_Y18_N28
\ALU_op|OutputSelector|MUX_LO|Y[2]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\ = (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\) # ((\ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\) # (!\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\);

-- Location: LCCOMB_X29_Y14_N20
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCFF_X29_Y17_N17
\B_number|uut1|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \A_number|uut1|q~0_combout\,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut1|q~_Duplicate_1_regout\);

-- Location: LCFF_X29_Y17_N31
\B_number|uut2|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut2|q~0_combout\,
	sload => VCC,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut2|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X26_Y16_N16
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\ = (\B_number|uut7|q~_Duplicate_1_regout\ & (((\B_number|uut2|q~_Duplicate_1_regout\)))) # (!\B_number|uut7|q~_Duplicate_1_regout\ & (\B_number|uut6|q~_Duplicate_1_regout\ & 
-- (\B_number|uut1|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut7|q~_Duplicate_1_regout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\);

-- Location: LCCOMB_X26_Y17_N20
\A_number|uut7|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \A_number|uut7|q~0_combout\ = (\numin~combout\(6) & \KEY3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \numin~combout\(6),
	datac => \KEY3~combout\,
	combout => \A_number|uut7|q~0_combout\);

-- Location: LCFF_X26_Y17_N21
\B_number|uut7|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \A_number|uut7|q~0_combout\,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut7|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X26_Y19_N24
\ALU_op|FloatinPointConvert|stage_2|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ = (\B_number|uut7|q~_Duplicate_1_regout\) # ((\B_number|uut5|q~_Duplicate_1_regout\ & !\B_number|uut6|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut5|q~_Duplicate_1_regout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\);

-- Location: LCCOMB_X26_Y19_N30
\ALU_op|FloatinPointConvert|stage_2|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ = (\B_number|uut5|q~_Duplicate_1_regout\) # ((\B_number|uut6|q~_Duplicate_1_regout\) # ((\B_number|uut7|q~_Duplicate_1_regout\) # (\B_number|uut4|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut5|q~_Duplicate_1_regout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut4|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\);

-- Location: LCCOMB_X26_Y19_N22
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[19]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[19]~2_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ 
-- (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[19]~2_combout\);

-- Location: LCFF_X29_Y17_N25
\B_number|uut3|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut3|q~0_combout\,
	sload => VCC,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut3|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X26_Y19_N28
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[19]~2_combout\ $ (((\B_number|uut7|q~_Duplicate_1_regout\ & \B_number|uut3|q~_Duplicate_1_regout\))))) # 
-- (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\ & (((\B_number|uut7|q~_Duplicate_1_regout\ & \B_number|uut3|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[19]~2_combout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\);

-- Location: LCCOMB_X26_Y19_N10
\ALU_op|FloatinPointConvert|stage_2|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ = (!\B_number|uut6|q~_Duplicate_1_regout\ & (!\B_number|uut7|q~_Duplicate_1_regout\ & ((\B_number|uut5|q~_Duplicate_1_regout\) # (\B_number|uut4|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut5|q~_Duplicate_1_regout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut4|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\);

-- Location: LCCOMB_X26_Y19_N0
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (\B_number|uut6|q~_Duplicate_1_regout\ & (!\B_number|uut7|q~_Duplicate_1_regout\))) # 
-- (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & (((\B_number|uut6|q~_Duplicate_1_regout\ & !\B_number|uut7|q~_Duplicate_1_regout\)) # (!\B_number|uut3|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\);

-- Location: LCCOMB_X26_Y19_N14
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (\B_number|uut1|q~_Duplicate_1_regout\ & ((\B_number|uut3|q~_Duplicate_1_regout\) # 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \B_number|uut1|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\);

-- Location: LCCOMB_X26_Y19_N26
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\) # ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\ & 
-- \B_number|uut2|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~5_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~4_combout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\);

-- Location: LCCOMB_X25_Y19_N16
\ALU_op|FloatinPointConvert|stage_2|Y[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ = (\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\) # ((!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & \B_number|uut3|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\);

-- Location: LCCOMB_X25_Y19_N24
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\) # 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)))) # (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[20]~6_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\);

-- Location: LCCOMB_X25_Y19_N0
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\) # ((!\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\) # (!\B_number|uut3|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\);

-- Location: LCCOMB_X25_Y19_N30
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ $ 
-- (((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y19_N22
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & 
-- (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout[21]~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\);

-- Location: LCCOMB_X25_Y19_N14
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit1:0:stage_i|Aout~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y19_N26
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\ = \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ 
-- $ (((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\ & \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\);

-- Location: LCCOMB_X25_Y19_N4
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # ((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\ & \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ & (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y19_N28
\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ = (\B_number|uut7|q~_Duplicate_1_regout\ & (((\B_number|uut6|q~_Duplicate_1_regout\)))) # (!\B_number|uut7|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\) # ((\B_number|uut5|q~_Duplicate_1_regout\ & \B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\,
	datab => \B_number|uut7|q~_Duplicate_1_regout\,
	datac => \B_number|uut5|q~_Duplicate_1_regout\,
	datad => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\);

-- Location: LCCOMB_X25_Y19_N20
\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCFF_X27_Y17_N15
\A_number|uut1|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut1|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut1|q~regout\);

-- Location: LCCOMB_X27_Y16_N18
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[17]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[17]~8_combout\ = (\A_number|uut7|q~regout\ & \A_number|uut1|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut7|q~regout\,
	datad => \A_number|uut1|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[17]~8_combout\);

-- Location: DSPMULT_X28_Y15_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => \~GND~combout\,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCFF_X27_Y17_N5
\A_number|uut6|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut6|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut6|q~regout\);

-- Location: LCFF_X27_Y17_N27
\A_number|uut7|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut7|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut7|q~regout\);

-- Location: LCCOMB_X26_Y16_N18
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\ = (\A_number|uut7|q~regout\ & (\A_number|uut2|q~regout\)) # (!\A_number|uut7|q~regout\ & (((\A_number|uut6|q~regout\ & \A_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut2|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut7|q~regout\,
	datad => \A_number|uut1|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\);

-- Location: LCFF_X27_Y17_N19
\A_number|uut2|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut2|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut2|q~regout\);

-- Location: LCCOMB_X27_Y16_N10
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~6_combout\ = (\A_number|uut6|q~regout\ & (((\A_number|uut2|q~regout\)))) # (!\A_number|uut6|q~regout\ & (\A_number|uut5|q~regout\ & (\A_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut5|q~regout\,
	datab => \A_number|uut1|q~regout\,
	datac => \A_number|uut2|q~regout\,
	datad => \A_number|uut6|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~6_combout\);

-- Location: LCCOMB_X27_Y16_N8
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\ = (\A_number|uut7|q~regout\ & (\A_number|uut3|q~regout\)) # (!\A_number|uut7|q~regout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[19]~6_combout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\);

-- Location: LCCOMB_X27_Y16_N22
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~3_combout\ & (!\A_number|uut6|q~regout\ & !\A_number|uut7|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~3_combout\,
	datab => \A_number|uut6|q~regout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\);

-- Location: LCCOMB_X26_Y16_N2
\ALU_op|FloatinPointConvert|stage_1|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ = (\A_number|uut6|q~regout\ & !\A_number|uut7|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut7|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\);

-- Location: LCFF_X27_Y17_N1
\A_number|uut3|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut3|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut3|q~regout\);

-- Location: LCFF_X31_Y17_N25
\A_number|uut5|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut5|q~1_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut5|q~regout\);

-- Location: LCCOMB_X26_Y16_N28
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ = (!\A_number|uut6|q~regout\ & (!\A_number|uut7|q~regout\ & !\A_number|uut5|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut7|q~regout\,
	datad => \A_number|uut5|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\);

-- Location: LCCOMB_X26_Y16_N30
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & (\A_number|uut4|q~regout\ & ((\A_number|uut3|q~regout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & ((\A_number|uut3|q~regout\))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & 
-- (\A_number|uut4|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut4|q~regout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	datac => \A_number|uut3|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\);

-- Location: LCFF_X27_Y17_N9
\A_number|uut4|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \A_number|uut4|q~0_combout\,
	sload => VCC,
	ena => \A_number|uut5|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \A_number|uut4|q~regout\);

-- Location: LCCOMB_X27_Y16_N0
\ALU_op|FloatinPointConvert|stage_1|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ = (!\A_number|uut6|q~regout\ & (!\A_number|uut7|q~regout\ & ((\A_number|uut5|q~regout\) # (\A_number|uut4|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut5|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut4|q~regout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\);

-- Location: LCCOMB_X27_Y16_N24
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\) # ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y16_N2
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~5_combout\ = (\A_number|uut4|q~regout\ & (\A_number|uut2|q~regout\)) # (!\A_number|uut4|q~regout\ & (((\A_number|uut3|q~regout\ & \A_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut2|q~regout\,
	datab => \A_number|uut4|q~regout\,
	datac => \A_number|uut3|q~regout\,
	datad => \A_number|uut1|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~5_combout\);

-- Location: LCCOMB_X27_Y16_N14
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\ = (!\A_number|uut7|q~regout\ & (!\A_number|uut6|q~regout\ & (!\A_number|uut5|q~regout\ & 
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut7|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut5|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~5_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\);

-- Location: LCCOMB_X27_Y16_N20
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[20]~4_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y16_N6
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\ = (\A_number|uut5|q~regout\ & ((\A_number|uut7|q~regout\) # ((\A_number|uut3|q~regout\ & !\A_number|uut6|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut5|q~regout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\);

-- Location: LCCOMB_X27_Y16_N28
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\ = (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\) # ((\A_number|uut6|q~regout\ & (!\A_number|uut7|q~regout\ & \A_number|uut4|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut6|q~regout\,
	datab => \A_number|uut7|q~regout\,
	datac => \A_number|uut4|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\);

-- Location: LCCOMB_X27_Y16_N16
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X27_Y16_N30
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~9_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit1:1:stage_i|Aout[2]~3_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N4
\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\ = (\A_number|uut3|q~regout\ & (\A_number|uut2|q~regout\ & (!\A_number|uut4|q~regout\ & \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datab => \A_number|uut2|q~regout\,
	datac => \A_number|uut4|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X27_Y16_N26
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\ = (\A_number|uut6|q~regout\ & ((\A_number|uut5|q~regout\) # (\A_number|uut7|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut5|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\);

-- Location: LCCOMB_X27_Y16_N4
\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\) # 
-- ((\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\ & \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit0|Aout[1]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\);

-- Location: LCCOMB_X26_Y16_N12
\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y16_N0
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ = (\B_number|uut7|q~_Duplicate_1_regout\ & \B_number|uut1|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut7|q~_Duplicate_1_regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\);

-- Location: DSPMULT_X28_Y13_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => \~GND~combout\,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y13_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X29_Y13_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X29_Y13_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X29_Y13_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X29_Y13_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X29_Y13_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X29_Y13_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X29_Y13_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X29_Y13_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X29_Y13_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\);

-- Location: DSPMULT_X28_Y14_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X27_Y13_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ $ (VCC))) 
-- # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & VCC))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ & \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\,
	datad => VCC,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X27_Y13_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~1\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X27_Y13_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~5\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X27_Y13_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~9\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X27_Y13_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~11\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X27_Y13_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~13\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X27_Y13_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~15\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X27_Y13_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~17\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X27_Y13_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~19\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X27_Y13_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~21\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X27_Y13_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~23\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X27_Y13_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~25\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X27_Y13_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~27\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X27_Y13_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~29\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X24_Y12_N16
\ALU_op|FPUUnit|mul_component|stage_1|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\);

-- Location: LCCOMB_X25_Y12_N20
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\);

-- Location: DSPMULT_X28_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\) # 
-- (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X29_Y12_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X29_Y12_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X29_Y12_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X29_Y12_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\) # (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X27_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~31\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X27_Y12_N2
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~33\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X27_Y12_N4
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~35\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X27_Y12_N6
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~37\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X27_Y12_N8
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~39\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X27_Y12_N10
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~41\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X27_Y12_N12
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\))) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~43\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X27_Y12_N14
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\ & VCC)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~45\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X27_Y12_N16
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\)) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~47\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X27_Y12_N18
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~49\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X27_Y12_N20
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ & ((GND) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\ $ (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~51\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X27_Y12_N22
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~53\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X26_Y15_N18
\ALU_op|FPUUnit|mul_component|stage_1|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\);

-- Location: LCCOMB_X29_Y12_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\) # (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X27_Y12_N24
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ & ((GND) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\ $ (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~55\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X27_Y12_N26
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\ & VCC)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\ = CARRY((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~57\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X27_Y12_N28
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ & ((GND) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\ $ (GND)))
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\ = CARRY((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\,
	datad => VCC,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~59\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	cout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X26_Y15_N8
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\);

-- Location: LCCOMB_X25_Y12_N14
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\);

-- Location: LCCOMB_X25_Y12_N18
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\);

-- Location: LCCOMB_X25_Y12_N0
\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~10_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\);

-- Location: LCCOMB_X25_Y12_N22
\ALU_op|FPUUnit|mul_component|stage_1|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ = (((!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\);

-- Location: LCCOMB_X25_Y12_N6
\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~15_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\);

-- Location: LCCOMB_X24_Y12_N4
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\) # 
-- ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\);

-- Location: LCCOMB_X25_Y12_N16
\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~7_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~8_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\);

-- Location: LCCOMB_X27_Y14_N26
\ALU_op|FPUUnit|mul_component|Mux3~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~21_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~21_combout\);

-- Location: LCCOMB_X29_Y12_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ = \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\);

-- Location: LCCOMB_X27_Y12_N30
\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ = \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ $ (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\ $ 
-- (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\,
	cin => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~61\,
	combout => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\);

-- Location: LCCOMB_X26_Y15_N16
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~22_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\);

-- Location: LCCOMB_X26_Y15_N2
\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\ & !\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~23_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\);

-- Location: LCCOMB_X25_Y13_N0
\ALU_op|OutputSelector|MUX_LO|Y[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\);

-- Location: LCCOMB_X25_Y14_N12
\ALU_op|OutputSelector|MUX_LO|Y[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~21_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~20_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~20_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~21_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~21_combout\);

-- Location: LCCOMB_X25_Y14_N18
\ALU_op|FPUUnit|mul_component|Mux3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~34_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~34_combout\);

-- Location: LCCOMB_X24_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~36_combout\ = (\ALU_op|FPUUnit|mul_component|Mux3~34_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux3~35_combout\ & !\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~35_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~34_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~36_combout\);

-- Location: LCCOMB_X26_Y14_N8
\ALU_op|FPUUnit|mul_component|Mux3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~30_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~30_combout\);

-- Location: LCCOMB_X25_Y13_N22
\ALU_op|FPUUnit|mul_component|Mux3~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~31_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~31_combout\);

-- Location: LCCOMB_X25_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~32_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~30_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~31_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~32_combout\);

-- Location: LCCOMB_X26_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~3_combout\);

-- Location: LCCOMB_X26_Y13_N28
\ALU_op|FPUUnit|mul_component|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~4_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~4_combout\);

-- Location: LCCOMB_X26_Y14_N18
\ALU_op|FPUUnit|mul_component|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~5_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~3_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~3_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~4_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~5_combout\);

-- Location: LCCOMB_X25_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux3~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~33_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~5_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~32_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~5_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~33_combout\);

-- Location: LCCOMB_X24_Y14_N24
\ALU_op|OutputSelector|MUX_LO|Y[1]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~96_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~33_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~36_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~36_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~33_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~96_combout\);

-- Location: LCCOMB_X24_Y17_N2
\ALU_op|OutputSelector|MUX_LO|Y[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ = (\OP_number|uut3|q~regout\ & (!\OP_number|uut2|q~regout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\);

-- Location: LCCOMB_X26_Y15_N30
\ALU_op|FPUUnit|mul_component|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~11_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~11_combout\);

-- Location: LCCOMB_X26_Y15_N28
\ALU_op|FPUUnit|mul_component|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~10_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~10_combout\);

-- Location: LCCOMB_X25_Y15_N4
\ALU_op|FPUUnit|mul_component|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~12_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~10_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~11_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~10_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~12_combout\);

-- Location: LCCOMB_X26_Y17_N26
\B_number|uut8|q~_Duplicate_1feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \B_number|uut8|q~_Duplicate_1feeder_combout\ = \A_number|uut8|q~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \A_number|uut8|q~0_combout\,
	combout => \B_number|uut8|q~_Duplicate_1feeder_combout\);

-- Location: LCFF_X26_Y17_N27
\B_number|uut8|q~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \B_number|uut8|q~_Duplicate_1feeder_combout\,
	ena => \B_number|uut1|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \B_number|uut8|q~_Duplicate_1_regout\);

-- Location: LCCOMB_X25_Y16_N28
\ALU_op|FPUUnit|add_component|SUBorADD\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|SUBorADD~combout\ = \A_number|uut8|q~regout\ $ (\B_number|uut8|q~_Duplicate_1_regout\ $ (\OP_number|uut1|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|FPUUnit|add_component|SUBorADD~combout\);

-- Location: LCCOMB_X26_Y16_N14
\ALU_op|FloatinPointConvert|stage_1|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ = (\A_number|uut5|q~regout\) # ((\A_number|uut6|q~regout\) # ((\A_number|uut7|q~regout\) # (\A_number|uut4|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut5|q~regout\,
	datab => \A_number|uut6|q~regout\,
	datac => \A_number|uut7|q~regout\,
	datad => \A_number|uut4|q~regout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\);

-- Location: LCCOMB_X26_Y16_N8
\ALU_op|FloatinPointConvert|stage_1|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ = (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & (!\A_number|uut4|q~regout\ & ((\A_number|uut3|q~regout\)))) # 
-- (!\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & (((!\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut4|q~regout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	datac => \A_number|uut3|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\,
	combout => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\);

-- Location: LCCOMB_X22_Y17_N16
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\) # 
-- (!\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (!\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N28
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y16_N4
\ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[18]~7_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\);

-- Location: LCCOMB_X22_Y16_N30
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\ = (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\);

-- Location: LCCOMB_X24_Y16_N8
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\);

-- Location: LCCOMB_X25_Y16_N22
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\ & 
-- ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~8_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\);

-- Location: LCCOMB_X24_Y19_N2
\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ $ (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\);

-- Location: LCCOMB_X26_Y19_N2
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ = \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ $ (((\ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\) # 
-- ((!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & \B_number|uut3|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|Y[0]~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\);

-- Location: LCCOMB_X25_Y19_N8
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~15_combout\ = \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ 
-- $ (((\ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\ & \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[21]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~15_combout\);

-- Location: LCCOMB_X24_Y19_N0
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~15_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~15_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\);

-- Location: LCCOMB_X24_Y19_N8
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\) # ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\) # (\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~6_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\);

-- Location: LCCOMB_X22_Y16_N16
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\);

-- Location: LCCOMB_X24_Y19_N12
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13_combout\ & (((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~13_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~16_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\);

-- Location: LCCOMB_X24_Y16_N22
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~10_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & ((\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[18]~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:19:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~10_combout\);

-- Location: LCCOMB_X24_Y16_N30
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~10_combout\) # ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~11_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~11_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~10_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\);

-- Location: LCCOMB_X23_Y16_N20
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~7_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[12]~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~7_combout\);

-- Location: LCCOMB_X24_Y19_N26
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\) # ((\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\);

-- Location: LCCOMB_X22_Y16_N14
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X23_Y16_N22
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~8_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~8_combout\);

-- Location: LCCOMB_X23_Y16_N12
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~7_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~7_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~8_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\);

-- Location: LCCOMB_X23_Y16_N24
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[14]~9_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N4
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y19_N8
\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (\B_number|uut3|q~_Duplicate_1_regout\ & (!\B_number|uut7|q~_Duplicate_1_regout\ & 
-- \B_number|uut2|q~_Duplicate_1_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\);

-- Location: LCCOMB_X24_Y19_N18
\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~2_combout\ = \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\ $ (!\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_6|shift_loop_bit2:3:stage_i|Aout[3]~2_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~2_combout\);

-- Location: LCCOMB_X26_Y16_N26
\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\ = (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_5|shift_loop_bit2:3:stage_i|Aout[3]~1_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:11:stage_i|Aout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\);

-- Location: LCCOMB_X24_Y19_N28
\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\) # ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ $ (!\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~2_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~1_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\);

-- Location: LCCOMB_X22_Y17_N18
\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ $ 
-- (((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y19_N10
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\)) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[20]~14_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_1|Out2[22]~3_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\ & ((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[18]~12_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\);

-- Location: LCCOMB_X23_Y16_N30
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y16_N20
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~4_combout\) # ((\ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\ & (\B_number|uut7|q~_Duplicate_1_regout\ & 
-- \A_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~4_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~1_combout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \A_number|uut1|q~regout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\);

-- Location: LCCOMB_X22_Y16_N0
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[17]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[17]~5_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[17]~0_combout\);

-- Location: LCCOMB_X22_Y16_N20
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[17]~0_combout\) # ((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[17]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\);

-- Location: LCCOMB_X26_Y16_N22
\ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (((\A_number|uut7|q~regout\ & \A_number|uut1|q~regout\)))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\) # ((\A_number|uut7|q~regout\ & \A_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \ALU_op|FloatinPointConvert|stage_8|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\,
	datac => \A_number|uut7|q~regout\,
	datad => \A_number|uut1|q~regout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\);

-- Location: LCCOMB_X23_Y16_N8
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[17]~4_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_1|Out1[17]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y16_N10
\ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FloatinPointConvert|stage_10|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_9|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\);

-- Location: LCCOMB_X23_Y16_N4
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[22]~2_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\);

-- Location: LCCOMB_X25_Y16_N18
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\) # 
-- (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_1|Out1[22]~5_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[22]~14_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N24
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:27:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:27:stage_i|Aout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:27:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X25_Y16_N24
\ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:27:stage_i|Aout~0_combout\ & !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:27:stage_i|Aout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\);

-- Location: LCCOMB_X25_Y16_N30
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\ALU_op|OutputSelector|MUX_LO|Y[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~26_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\))) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~26_combout\);

-- Location: LCCOMB_X23_Y15_N24
\ALU_op|OutputSelector|MUX_LO|Y[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & ((\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\);

-- Location: LCCOMB_X24_Y17_N26
\ALU_op|OutputSelector|MUX_LO|Y[3]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\ = ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ & !\OP_number|uut2|q~regout\))) # (!\OP_number|uut3|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\);

-- Location: LCCOMB_X24_Y17_N12
\ALU_op|OutputSelector|MUX_LO|Y[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[1]~25_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_LO|Y[1]~26_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~25_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[1]~26_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\);

-- Location: LCCOMB_X25_Y15_N24
\ALU_op|OutputSelector|MUX_LO|Y[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~30_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~42_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~12_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~12_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[1]~29_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~30_combout\);

-- Location: LCCOMB_X25_Y15_N2
\ALU_op|OutputSelector|MUX_LO|Y[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~31_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[1]~30_combout\ & !\OP_number|uut1|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|OutputSelector|MUX_LO|Y[1]~30_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~31_combout\);

-- Location: LCCOMB_X23_Y13_N2
\ALU_op|FPUUnit|mul_component|Mux3~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~37_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~37_combout\);

-- Location: LCCOMB_X23_Y13_N28
\ALU_op|FPUUnit|mul_component|Mux3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~38_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~38_combout\);

-- Location: LCCOMB_X23_Y13_N6
\ALU_op|FPUUnit|mul_component|Mux3~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~39_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~37_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~37_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~39_combout\);

-- Location: LCCOMB_X24_Y13_N4
\ALU_op|FPUUnit|mul_component|Mux3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~40_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~18_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~39_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~40_combout\);

-- Location: LCCOMB_X25_Y15_N20
\ALU_op|OutputSelector|MUX_LO|Y[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~35_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~40_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_LO|Y[1]~31_combout\) # ((!\ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~34_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[1]~31_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~33_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~40_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~35_combout\);

-- Location: LCCOMB_X24_Y14_N20
\ALU_op|OutputSelector|MUX_LO|Y[1]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~37_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[1]~35_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[1]~21_combout\) # (\ALU_op|OutputSelector|MUX_LO|Y[1]~96_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[1]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~36_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[1]~21_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[1]~96_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[1]~35_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~37_combout\);

-- Location: LCCOMB_X25_Y19_N2
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ = (!\B_number|uut5|q~_Duplicate_1_regout\ & !\B_number|uut4|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \B_number|uut5|q~_Duplicate_1_regout\,
	datac => \B_number|uut4|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\);

-- Location: LCCOMB_X25_Y18_N24
\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\)) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\ & (((\OP_number|uut1|q~regout\ & \A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:3:stage_i|Aout[1]~2_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~8_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~9_combout\);

-- Location: LCCOMB_X24_Y18_N30
\ALU_op|OutputSelector|MUX_LO|Y[1]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~40_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~9_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[1]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[2]~39_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[1]~37_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit4:15:stage_i|Aout[1]~9_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~40_combout\);

-- Location: LCCOMB_X24_Y18_N24
\ALU_op|OutputSelector|MUX_LO|Y[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ = (\B_number|uut6|q~_Duplicate_1_regout\ & (!\OP_number|uut3|q~regout\ & !\OP_number|uut2|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut6|q~_Duplicate_1_regout\,
	datab => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\);

-- Location: LCCOMB_X25_Y18_N18
\ALU_op|OutputSelector|MUX_LO|Y[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~41_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[1]~40_combout\ & (((\ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[2]~2_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[1]~40_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:29:stage_i|Aout[2]~2_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[1]~40_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~41_combout\);

-- Location: LCFF_X26_Y17_N11
\OP_number|uut4|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \A_number|uut4|q~0_combout\,
	ena => \OP_number|uut2|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \OP_number|uut4|q~regout\);

-- Location: LCCOMB_X25_Y17_N8
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & ((\A_number|uut5|q~regout\) # 
-- (!\B_number|uut5|q~_Duplicate_1_regout\))) # (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & (\A_number|uut5|q~regout\ & !\B_number|uut5|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \A_number|uut5|q~regout\,
	datad => \B_number|uut5|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y17_N12
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\ = \B_number|uut7|q~_Duplicate_1_regout\ $ (\A_number|uut7|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\);

-- Location: LCCOMB_X25_Y17_N18
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\ = (\A_number|uut6|q~regout\ & (!\ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\ & (\B_number|uut6|q~_Duplicate_1_regout\ $ 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)))) # (!\A_number|uut6|q~regout\ & ((\B_number|uut6|q~_Duplicate_1_regout\ & 
-- (!\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\)) # (!\B_number|uut6|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & !\ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut6|q~regout\,
	datab => \B_number|uut6|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~3_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\);

-- Location: LCCOMB_X27_Y15_N4
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & (\A_number|uut1|q~regout\ & (\A_number|uut2|q~regout\ $ (!\B_number|uut2|q~_Duplicate_1_regout\)))) # (!\B_number|uut1|q~_Duplicate_1_regout\ & 
-- (!\A_number|uut1|q~regout\ & (\A_number|uut2|q~regout\ $ (!\B_number|uut2|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut1|q~_Duplicate_1_regout\,
	datab => \A_number|uut1|q~regout\,
	datac => \A_number|uut2|q~regout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\);

-- Location: LCCOMB_X27_Y15_N8
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\A_number|uut2|q~regout\ & (((\A_number|uut1|q~regout\) # (!\B_number|uut2|q~_Duplicate_1_regout\)) # (!\B_number|uut1|q~_Duplicate_1_regout\))) # 
-- (!\A_number|uut2|q~regout\ & (!\B_number|uut2|q~_Duplicate_1_regout\ & ((\A_number|uut1|q~regout\) # (!\B_number|uut1|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut1|q~_Duplicate_1_regout\,
	datab => \A_number|uut2|q~regout\,
	datac => \A_number|uut1|q~regout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y15_N26
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\ & (\A_number|uut3|q~regout\ $ (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ 
-- (\B_number|uut3|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~0_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\);

-- Location: LCCOMB_X25_Y17_N28
\ALU_op|ArithmeticUnit|max_min_component|FLAGS~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\ & (\ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\ & \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~2_combout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~4_combout\,
	datac => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~1_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\);

-- Location: LCCOMB_X25_Y17_N26
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\A_number|uut6|q~regout\ & ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\) # 
-- (!\B_number|uut6|q~_Duplicate_1_regout\))) # (!\A_number|uut6|q~regout\ & (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & !\B_number|uut6|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut6|q~regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datac => \B_number|uut6|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y17_N4
\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ $ (((\A_number|uut7|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\) # (!\B_number|uut7|q~_Duplicate_1_regout\))) # (!\A_number|uut7|q~regout\ & (!\B_number|uut7|q~_Duplicate_1_regout\ & 
-- \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\,
	datab => \A_number|uut7|q~regout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y17_N30
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0_combout\ = (\ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & \OP_number|uut2|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|max_min_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0_combout\);

-- Location: LCCOMB_X25_Y17_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\) # ((\OP_number|uut1|q~regout\ & (!\ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\ & 
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0_combout\)) # (!\OP_number|uut1|q~regout\ & ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|max_min_component|FLAGS~5_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~17_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\);

-- Location: LCCOMB_X26_Y17_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\ = (\OP_number|uut2|q~regout\ & (((\A_number|uut2|q~regout\) # (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))) # (!\OP_number|uut2|q~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\ & ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\,
	datab => \A_number|uut2|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\);

-- Location: LCCOMB_X29_Y17_N14
\ALU_op|OutputSelector|MUX_LO|Y[3]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ = (!\OP_number|uut3|q~regout\ & !\OP_number|uut2|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\);

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G2
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: DSPMULT_X28_Y17_N0
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "0",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \clk~clkctrl_outclk\,
	aclr => GND,
	ena => \B_number|uut1|q~0_combout\,
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y17_N2
\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ = (\OP_number|uut1|q~regout\ & (((!\B_number|uut2|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut2|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT1\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\);

-- Location: LCCOMB_X29_Y17_N10
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ = (!\B_number|uut1|q~_Duplicate_1_regout\ & \OP_number|uut1|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y17_N6
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut2|q~regout\)) # 
-- (!\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCCOMB_X27_Y17_N4
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\ = (!\OP_number|uut1|q~regout\ & (\OP_number|uut3|q~regout\ $ (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N7
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N28
\ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut1|q~regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (((\A_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \A_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:0:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\);

-- Location: LCCOMB_X30_Y17_N18
\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\B_number|uut1|q~_Duplicate_1_regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut1|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \B_number|uut1|q~_Duplicate_1_regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\);

-- Location: LCCOMB_X30_Y17_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ & ((\OP_number|uut1|q~regout\) # (\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\);

-- Location: LCCOMB_X29_Y17_N8
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ $ (\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ $ 
-- (((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X26_Y17_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\ & 
-- (\B_number|uut2|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut2|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~0_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~1_combout\);

-- Location: LCCOMB_X26_Y18_N28
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~1_combout\ & ((!\OP_number|uut2|q~regout\) # (!\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~2_combout\);

-- Location: LCFF_X26_Y18_N29
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(1));

-- Location: LCCOMB_X25_Y18_N8
\ALU_op|OutputSelector|MUX_LO|Y[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ = (\OP_number|uut4|q~regout\ & (\ALU_op|OutputSelector|MUX_LO|Y[1]~41_combout\)) # (!\OP_number|uut4|q~regout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_LO|Y[1]~41_combout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(1),
	combout => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\);

-- Location: LCCOMB_X24_Y17_N24
\ALU_op|OutputSelector|MUX_LO|Y[3]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\ = (\FPU_SW_8~combout\ & (((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)))) # (!\FPU_SW_8~combout\ & (((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\);

-- Location: LCCOMB_X23_Y17_N22
\ALU_op|OutputSelector|MUX_LO|Y[3]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\ = (\OP_number|uut3|q~regout\ & (\ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\ & (!\OP_number|uut1|q~regout\ & !\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~32_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\);

-- Location: LCCOMB_X23_Y17_N0
\ALU_op|OutputSelector|MUX_LO|Y[3]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\ = (\OP_number|uut4|q~regout\ & ((\FPU_SW_8~combout\) # ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\) # (\ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\);

-- Location: LCCOMB_X23_Y17_N28
\ALU_op|OutputSelector|MUX_LO|Y[3]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\) # (((!\OP_number|uut3|q~regout\ & !\OP_number|uut2|q~regout\)) # (!\OP_number|uut4|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~97_combout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\);

-- Location: LCCOMB_X24_Y18_N22
\ALU_op|OutputSelector|MUX_LO|Y[3]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~70_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & ((\A_number|uut8|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & 
-- (\ALU_op|OutputSelector|MUX_LO|Y[3]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~102_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~70_combout\);

-- Location: LCCOMB_X24_Y18_N20
\ALU_op|OutputSelector|MUX_LO|Y[3]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~71_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~70_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux3~73_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\ & !\ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~73_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~70_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~19_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~38_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~71_combout\);

-- Location: LCCOMB_X23_Y18_N30
\ALU_op|OutputSelector|MUX_LO|Y[3]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~72_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~71_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(3) & (\ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(3),
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~71_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~72_combout\);

-- Location: LCCOMB_X23_Y18_N4
\ALU_op|OutputSelector|MUX_LO|Y[3]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\ = (!\ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\) # (!\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~68_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~101_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\);

-- Location: LCCOMB_X27_Y14_N4
\ALU_op|OutputSelector|MUX_LO|Y[3]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ = (\OP_number|uut3|q~regout\ & (!\OP_number|uut2|q~regout\ & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\);

-- Location: LCCOMB_X25_Y12_N26
\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~1_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~9_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~11_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\);

-- Location: LCCOMB_X24_Y12_N12
\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\) # 
-- ((\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\);

-- Location: LCCOMB_X27_Y14_N2
\ALU_op|OutputSelector|MUX_LO|Y[3]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ & (((\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\);

-- Location: LCCOMB_X27_Y14_N14
\ALU_op|OutputSelector|MUX_LO|Y[3]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\ = (\OP_number|uut2|q~regout\ & (((!\ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\)))) # (!\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\) # 
-- ((!\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\);

-- Location: LCCOMB_X26_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~1_combout\);

-- Location: LCCOMB_X25_Y14_N26
\ALU_op|FPUUnit|mul_component|Mux3~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~64_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~1_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~14_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~64_combout\);

-- Location: LCCOMB_X25_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~46_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~46_combout\);

-- Location: LCCOMB_X25_Y14_N20
\ALU_op|FPUUnit|mul_component|Mux3~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~63_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~46_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~47_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~46_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~63_combout\);

-- Location: LCCOMB_X26_Y14_N20
\ALU_op|FPUUnit|mul_component|Mux3~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~65_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~63_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~64_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~63_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~65_combout\);

-- Location: LCCOMB_X27_Y14_N8
\ALU_op|OutputSelector|MUX_LO|Y[3]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~65_combout\ & \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\ & 
-- ((!\ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~65_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\);

-- Location: LCCOMB_X27_Y14_N16
\ALU_op|OutputSelector|MUX_LO|Y[3]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\);

-- Location: LCCOMB_X24_Y12_N24
\ALU_op|OutputSelector|MUX_LO|Y[3]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\) # 
-- (\ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~25_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~3_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\);

-- Location: LCCOMB_X27_Y14_N22
\ALU_op|OutputSelector|MUX_LO|Y[3]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~57_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~62_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~57_combout\);

-- Location: LCCOMB_X27_Y14_N12
\ALU_op|OutputSelector|MUX_LO|Y[3]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~58_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~57_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[3]~57_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~22_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~22_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~57_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~58_combout\);

-- Location: LCCOMB_X27_Y14_N10
\ALU_op|OutputSelector|MUX_LO|Y[3]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[3]~61_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~58_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~52_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~52_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~60_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~58_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[3]~61_combout\);

-- Location: LCCOMB_X23_Y18_N12
\ALU_op|OutputSelector|MUX_LO|Y[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y\(3) = (\ALU_op|OutputSelector|MUX_LO|Y[3]~72_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~67_combout\) # ((!\ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~72_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\ & \ALU_op|OutputSelector|MUX_LO|Y[3]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~67_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~72_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~61_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y\(3));

-- Location: LCCOMB_X29_Y17_N28
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\ = (\OP_number|uut2|q~regout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\) # (\A_number|uut3|q~regout\)))) # (!\OP_number|uut2|q~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\ & (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datad => \A_number|uut3|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y17_N12
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\OP_number|uut1|q~regout\) # ((!\OP_number|uut3|q~regout\) # 
-- (!\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N13
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N0
\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut3|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\A_number|uut3|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:2:stage_i|q~regout\,
	datac => \A_number|uut3|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\);

-- Location: LCCOMB_X27_Y17_N2
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\OP_number|uut1|q~regout\) # ((!\OP_number|uut3|q~regout\) # 
-- (!\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N3
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N18
\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut2|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\A_number|uut2|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:1:stage_i|q~regout\,
	datac => \A_number|uut2|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\);

-- Location: LCCOMB_X30_Y17_N6
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\) # (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\ & 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[1]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_0:1:stage_i|c~combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|Cout~1_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X31_Y17_N14
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ $ (\OP_number|uut1|q~regout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X29_Y17_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\ & 
-- (\B_number|uut3|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~0_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~1_combout\);

-- Location: LCCOMB_X29_Y18_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~1_combout\ & ((!\OP_number|uut3|q~regout\) # (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~1_combout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~2_combout\);

-- Location: LCFF_X29_Y18_N23
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(2));

-- Location: LCCOMB_X23_Y18_N28
\ALU_op|OutputSelector|MUX_LO|Y[2]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ = (\OP_number|uut4|q~regout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~53_combout\)) # (!\OP_number|uut4|q~regout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[2]~53_combout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(2),
	combout => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\);

-- Location: LCCOMB_X23_Y16_N2
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[16]~13_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y17_N28
\ALU_op|FPUUnit|selector|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux31~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\)) # 
-- (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|selector|Mux31~2_combout\);

-- Location: LCCOMB_X26_Y14_N24
\ALU_op|FPUUnit|mul_component|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~0_combout\);

-- Location: LCCOMB_X25_Y14_N0
\ALU_op|FPUUnit|mul_component|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~0_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~1_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~2_combout\);

-- Location: LCCOMB_X25_Y14_N2
\ALU_op|FPUUnit|mul_component|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~6_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~2_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~5_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~6_combout\);

-- Location: LCCOMB_X23_Y13_N20
\ALU_op|FPUUnit|mul_component|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~13_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~13_combout\);

-- Location: LCCOMB_X25_Y13_N12
\ALU_op|FPUUnit|mul_component|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~14_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~14_combout\);

-- Location: LCCOMB_X25_Y13_N10
\ALU_op|FPUUnit|mul_component|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~15_combout\ = (\ALU_op|FPUUnit|mul_component|Mux3~13_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~13_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~15_combout\);

-- Location: LCCOMB_X24_Y13_N24
\ALU_op|FPUUnit|mul_component|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~19_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~15_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~18_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~15_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~19_combout\);

-- Location: LCCOMB_X25_Y12_N8
\ALU_op|FPUUnit|mul_component|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~7_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~7_combout\);

-- Location: LCCOMB_X25_Y15_N12
\ALU_op|FPUUnit|mul_component|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~8_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~8_combout\);

-- Location: LCCOMB_X25_Y15_N30
\ALU_op|FPUUnit|mul_component|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~9_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~7_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~7_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~8_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~9_combout\);

-- Location: LCCOMB_X24_Y15_N16
\ALU_op|FPUUnit|mul_component|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~9_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~9_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~0_combout\);

-- Location: LCCOMB_X23_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux6~1_combout\ = (\ALU_op|FPUUnit|mul_component|Mux6~0_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & \ALU_op|FPUUnit|mul_component|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~19_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux6~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux6~1_combout\);

-- Location: LCCOMB_X27_Y14_N28
\ALU_op|FPUUnit|mul_component|Mux3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~20_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(4),
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~20_combout\);

-- Location: LCCOMB_X23_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~20_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~21_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux22~0_combout\);

-- Location: LCCOMB_X23_Y14_N18
\ALU_op|FPUUnit|mul_component|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux22~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~19_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux22~2_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux22~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~19_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux22~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux22~3_combout\);

-- Location: LCCOMB_X23_Y14_N24
\ALU_op|FPUUnit|selector|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux31~0_combout\ = (\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux6~1_combout\)))) # (!\FPU_SW_8~combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux6~1_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux22~3_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux31~0_combout\);

-- Location: LCCOMB_X23_Y14_N2
\ALU_op|FPUUnit|selector|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux31~1_combout\ = (\ALU_op|FPUUnit|selector|Mux31~0_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~29_combout\) # ((!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\)))) # (!\ALU_op|FPUUnit|selector|Mux31~0_combout\ & 
-- (((\ALU_op|FPUUnit|mul_component|Mux3~6_combout\ & \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~29_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~6_combout\,
	datac => \ALU_op|FPUUnit|selector|Mux31~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux31~1_combout\);

-- Location: LCCOMB_X23_Y14_N8
\ALU_op|FPUUnit|selector|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux31~3_combout\ = (\OP_number|uut3|q~regout\ & (((\ALU_op|FPUUnit|selector|Mux31~1_combout\)))) # (!\OP_number|uut3|q~regout\ & (\FPU_SW_8~combout\ & (\ALU_op|FPUUnit|selector|Mux31~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \ALU_op|FPUUnit|selector|Mux31~2_combout\,
	datad => \ALU_op|FPUUnit|selector|Mux31~1_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux31~3_combout\);

-- Location: LCCOMB_X29_Y18_N16
\ALU_op|OutputSelector|MUX_HI|Y[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\ = (!\OP_number|uut1|q~regout\ & (\OP_number|uut3|q~regout\ $ (\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\);

-- Location: LCCOMB_X27_Y15_N0
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~6_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & ((\A_number|uut5|q~regout\))) # (!\OP_number|uut1|q~regout\ & (\A_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datab => \A_number|uut5|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~6_combout\);

-- Location: LCCOMB_X27_Y15_N14
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~6_combout\) # ((!\B_number|uut1|q~_Duplicate_1_regout\ & \A_number|uut4|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~6_combout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \A_number|uut4|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\);

-- Location: LCCOMB_X27_Y18_N22
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\ & 
-- !\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\);

-- Location: LCCOMB_X27_Y15_N12
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~2_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut3|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\A_number|uut1|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut3|q~regout\,
	datab => \A_number|uut1|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~2_combout\);

-- Location: LCCOMB_X27_Y15_N18
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~2_combout\) # ((\A_number|uut2|q~regout\ & !\B_number|uut1|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \A_number|uut2|q~regout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~2_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\);

-- Location: LCCOMB_X27_Y18_N12
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\ = (\OP_number|uut1|q~regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\)))) # 
-- (!\OP_number|uut1|q~regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~0_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[4]~2_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[1]~3_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\);

-- Location: LCCOMB_X27_Y18_N30
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\ = (!\B_number|uut3|q~_Duplicate_1_regout\ & ((\B_number|uut2|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\))) # 
-- (!\B_number|uut2|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut3|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[3]~7_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~0_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\);

-- Location: LCCOMB_X27_Y15_N28
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~0_combout\ = (\B_number|uut1|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut4|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\A_number|uut2|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut1|q~_Duplicate_1_regout\,
	datab => \A_number|uut4|q~regout\,
	datac => \A_number|uut2|q~regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~0_combout\);

-- Location: LCCOMB_X27_Y15_N30
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~0_combout\) # ((!\B_number|uut1|q~_Duplicate_1_regout\ & \A_number|uut3|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~0_combout\,
	datac => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \A_number|uut3|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\);

-- Location: LCCOMB_X27_Y15_N22
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~4_combout\)) # (!\B_number|uut2|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~4_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[2]~1_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\);

-- Location: LCCOMB_X27_Y19_N20
\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[4]~3_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\);

-- Location: LCCOMB_X27_Y19_N30
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~2_combout\ = (\OP_number|uut1|q~regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\) # (\ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\)))) # 
-- (!\OP_number|uut1|q~regout\ & (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~1_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:0:stage_i|Aout[3]~2_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~2_combout\);

-- Location: LCCOMB_X27_Y19_N4
\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~2_combout\)) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~2_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[2]~5_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\);

-- Location: LCCOMB_X27_Y19_N10
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~4_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (((\ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\ & \OP_number|uut1|q~regout\)))) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[0]~1_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit2:1:stage_i|Aout[2]~3_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~4_combout\);

-- Location: LCCOMB_X26_Y18_N4
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~4_combout\)) # 
-- (!\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (((\OP_number|uut1|q~regout\ & \A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~4_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\);

-- Location: LCCOMB_X25_Y18_N26
\ALU_op|OutputSelector|MUX_LO|Y[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[0]~17_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\) # ((\ALU_op|FPUUnit|selector|Mux31~3_combout\ & 
-- \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\ALU_op|FPUUnit|selector|Mux31~3_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \ALU_op|FPUUnit|selector|Mux31~3_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[0]~8_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[0]~17_combout\);

-- Location: LCCOMB_X27_Y17_N14
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[0]~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[0]~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\);

-- Location: LCCOMB_X26_Y17_N6
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\) # ((\A_number|uut1|q~regout\)))) # (!\OP_number|uut2|q~regout\ & 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \A_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~dataout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\);

-- Location: LCCOMB_X26_Y17_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\ & 
-- (\B_number|uut1|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut1|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~1_combout\);

-- Location: LCCOMB_X26_Y18_N24
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~1_combout\ & ((!\OP_number|uut2|q~regout\) # (!\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~2_combout\);

-- Location: LCFF_X26_Y18_N25
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(0));

-- Location: LCCOMB_X25_Y18_N0
\ALU_op|OutputSelector|MUX_LO|Y[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ = (\OP_number|uut4|q~regout\ & (\ALU_op|OutputSelector|MUX_LO|Y[0]~17_combout\)) # (!\OP_number|uut4|q~regout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_LO|Y[0]~17_combout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(0),
	combout => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\);

-- Location: LCCOMB_X4_Y18_N20
\convert_7_segment_1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux13~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y\(3) & (\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y\(3) & (!\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux13~0_combout\);

-- Location: LCCOMB_X4_Y18_N10
\convert_7_segment_1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux12~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(3))) # (!\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(3) $ (\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux12~0_combout\);

-- Location: LCCOMB_X4_Y18_N0
\convert_7_segment_1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux11~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y\(3) & (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y\(3) & (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ & !\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux11~0_combout\);

-- Location: LCCOMB_X4_Y18_N22
\convert_7_segment_1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux10~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ & \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_LO|Y\(3) & (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux10~0_combout\);

-- Location: LCCOMB_X4_Y18_N8
\convert_7_segment_1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux9~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y\(3) & ((\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y\(3))) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux9~0_combout\);

-- Location: LCCOMB_X4_Y18_N6
\convert_7_segment_1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux8~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(3) $ (((\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\))))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ & ((!\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux8~0_combout\);

-- Location: LCCOMB_X4_Y18_N12
\convert_7_segment_1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux7~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y\(3)) # (\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\) # (\ALU_op|OutputSelector|MUX_LO|Y\(3) $ (\ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[1]~42_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(3),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[2]~54_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[0]~18_combout\,
	combout => \convert_7_segment_1|Mux7~0_combout\);

-- Location: LCCOMB_X26_Y18_N22
\ALU_op|OutputSelector|MUX_LO|Y[7]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[7]~94_combout\ = (\ALU_op|FPUUnit|selector|Mux24~1_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\) # ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & \A_number|uut8|q~regout\)))) # 
-- (!\ALU_op|FPUUnit|selector|Mux24~1_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & \A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|selector|Mux24~1_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[7]~94_combout\);

-- Location: LCCOMB_X29_Y17_N4
\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut8|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut8|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT7\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\);

-- Location: LCCOMB_X27_Y17_N26
\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut7|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\A_number|uut7|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:6:stage_i|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \A_number|uut7|q~regout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\);

-- Location: LCCOMB_X29_Y17_N0
\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut6|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut6|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut6|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT5\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\);

-- Location: LCCOMB_X29_Y17_N20
\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut5|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut5|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut5|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT4\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\);

-- Location: LCCOMB_X29_Y17_N26
\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut4|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut4|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut4|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT3\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\);

-- Location: LCCOMB_X29_Y17_N18
\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut3|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut3|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT2\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\);

-- Location: LCCOMB_X30_Y17_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[2]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[2]~2_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y17_N10
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ $ (\OP_number|uut1|q~regout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\ $ (\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[3]~3_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[3]~2_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y17_N16
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[4]~4_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[4]~3_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X31_Y17_N20
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ $ (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X31_Y17_N12
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X31_Y17_N13
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y17_N10
\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\A_number|uut6|q~regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut6|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \A_number|uut6|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:5:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\);

-- Location: LCCOMB_X30_Y17_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ $ (\OP_number|uut1|q~regout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\ $ (\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[5]~4_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[5]~5_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y17_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ $ (\OP_number|uut1|q~regout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ $ (\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X31_Y17_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ $ (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\);

-- Location: LCCOMB_X29_Y16_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\ & ((\B_number|uut8|q~_Duplicate_1_regout\) # 
-- ((!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & 
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~0_combout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~1_combout\);

-- Location: LCCOMB_X29_Y16_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~1_combout\ & ((!\OP_number|uut3|q~regout\) # (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut3|q~regout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~1_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~2_combout\);

-- Location: LCFF_X29_Y16_N13
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(7));

-- Location: LCCOMB_X26_Y18_N8
\ALU_op|OutputSelector|MUX_LO|Y[7]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ = (\OP_number|uut4|q~regout\ & (\ALU_op|OutputSelector|MUX_LO|Y[7]~94_combout\)) # (!\OP_number|uut4|q~regout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut4|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[7]~94_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(7),
	combout => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\);

-- Location: LCCOMB_X26_Y15_N14
\ALU_op|FPUUnit|mul_component|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux0~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y15_N10
\ALU_op|FPUUnit|mul_component|Mux3~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~57_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~57_combout\);

-- Location: LCCOMB_X25_Y15_N0
\ALU_op|FPUUnit|mul_component|Mux3~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~77_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~57_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux0~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~57_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~77_combout\);

-- Location: LCCOMB_X24_Y16_N26
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\);

-- Location: LCCOMB_X24_Y16_N18
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[18]~16_combout\,
	datab => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_1|Out1[18]~1_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y16_N6
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\)) 
-- # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[19]~9_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\);

-- Location: LCCOMB_X22_Y16_N22
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~5_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (((\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit0|Aout[21]~7_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~5_combout\);

-- Location: LCCOMB_X22_Y16_N18
\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\ = (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~5_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ & !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit2:3:stage_i|Aout[19]~5_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\);

-- Location: LCCOMB_X24_Y16_N2
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\) # 
-- (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))) # (!\ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out1[19]~2_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[19]~18_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y16_N2
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\ $ (\ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\ $ 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ $ (\ALU_op|FPUUnit|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_1|Out1[20]~3_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[20]~15_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y17_N0
\ALU_op|OutputSelector|MUX_LO|Y[4]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~79_combout\ = (\OP_number|uut2|q~regout\ & ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~79_combout\);

-- Location: LCCOMB_X24_Y17_N30
\ALU_op|OutputSelector|MUX_LO|Y[4]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[4]~78_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\ & 
-- (((\ALU_op|OutputSelector|MUX_LO|Y[4]~79_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[4]~78_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[4]~79_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~28_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\);

-- Location: LCCOMB_X24_Y18_N10
\ALU_op|OutputSelector|MUX_LO|Y[4]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~81_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~77_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~67_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~67_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~77_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[4]~80_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~81_combout\);

-- Location: LCCOMB_X23_Y18_N14
\ALU_op|OutputSelector|MUX_LO|Y[4]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~82_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[4]~81_combout\ & !\OP_number|uut1|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|OutputSelector|MUX_LO|Y[4]~81_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~82_combout\);

-- Location: LCCOMB_X26_Y14_N16
\ALU_op|FPUUnit|mul_component|Mux3~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~76_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~64_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~75_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~64_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~76_combout\);

-- Location: LCCOMB_X27_Y14_N24
\ALU_op|OutputSelector|MUX_LO|Y[4]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~76_combout\ & \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\ & 
-- ((!\ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~76_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~100_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~59_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\);

-- Location: LCCOMB_X26_Y14_N22
\ALU_op|FPUUnit|mul_component|Mux3~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~74_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~21_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~3_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~21_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~74_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ALU_op|OutputSelector|MUX_LO|Y[4]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|Mux3~20_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~74_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~20_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\);

-- Location: LCCOMB_X27_Y14_N18
\ALU_op|OutputSelector|MUX_LO|Y[4]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~74_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\)) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5)))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datad => \ALU_op|OutputSelector|MUX_LO|Y[4]~73_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~74_combout\);

-- Location: LCCOMB_X27_Y14_N30
\ALU_op|OutputSelector|MUX_LO|Y[4]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[4]~76_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~74_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~62_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~62_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~99_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[4]~75_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[4]~74_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[4]~76_combout\);

-- Location: LCCOMB_X23_Y18_N26
\ALU_op|OutputSelector|MUX_LO|Y[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y\(4) = (\ALU_op|OutputSelector|MUX_LO|Y[4]~87_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[4]~82_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[4]~87_combout\ & 
-- (\ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[4]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[4]~87_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~69_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[4]~82_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[4]~76_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y\(4));

-- Location: LCCOMB_X24_Y18_N4
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\ = (\A_number|uut8|q~regout\ & (\OP_number|uut1|q~regout\ & ((\B_number|uut3|q~_Duplicate_1_regout\) # (!\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datac => \B_number|uut3|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\);

-- Location: LCCOMB_X25_Y18_N22
\ALU_op|OutputSelector|MUX_LO|Y[5]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[5]~88_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[5]~88_combout\);

-- Location: LCCOMB_X29_Y18_N28
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\ & (((\B_number|uut6|q~_Duplicate_1_regout\)) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\))) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\ & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & 
-- ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~0_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \B_number|uut6|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~1_combout\);

-- Location: LCCOMB_X29_Y18_N20
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~1_combout\ & ((!\OP_number|uut2|q~regout\) # (!\OP_number|uut3|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~1_combout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~2_combout\);

-- Location: LCFF_X29_Y18_N21
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(5));

-- Location: LCCOMB_X25_Y14_N24
\ALU_op|FPUUnit|mul_component|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux17~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~21_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~21_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~3_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux17~0_combout\);

-- Location: LCCOMB_X23_Y13_N22
\ALU_op|FPUUnit|mul_component|Mux3~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~23_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~23_combout\);

-- Location: LCCOMB_X23_Y13_N8
\ALU_op|FPUUnit|mul_component|Mux3~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~71_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~71_combout\);

-- Location: LCCOMB_X23_Y13_N26
\ALU_op|FPUUnit|mul_component|Mux3~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~89_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~71_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~23_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~71_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~89_combout\);

-- Location: LCCOMB_X26_Y13_N18
\ALU_op|FPUUnit|mul_component|Mux3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~54_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~54_combout\);

-- Location: LCCOMB_X26_Y13_N26
\ALU_op|FPUUnit|mul_component|Mux3~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~81_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~81_combout\);

-- Location: LCCOMB_X26_Y13_N20
\ALU_op|FPUUnit|mul_component|Mux3~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~82_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~54_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~54_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~81_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~82_combout\);

-- Location: LCCOMB_X24_Y13_N16
\ALU_op|FPUUnit|mul_component|Mux3~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~90_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~82_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~89_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~82_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~90_combout\);

-- Location: LCCOMB_X24_Y15_N22
\ALU_op|FPUUnit|mul_component|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux17~2_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~90_combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux17~1_combout\) # ((\ALU_op|FPUUnit|mul_component|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux17~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux17~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~90_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux17~2_combout\);

-- Location: LCCOMB_X24_Y15_N28
\ALU_op|FPUUnit|selector|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux26~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & (((\FPU_SW_8~combout\)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\ & ((\FPU_SW_8~combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux1~1_combout\)) # (!\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|mul_component|Mux17~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux1~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux17~2_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux26~0_combout\);

-- Location: LCCOMB_X25_Y12_N30
\ALU_op|FPUUnit|mul_component|Mux3~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~78_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~78_combout\);

-- Location: LCCOMB_X24_Y12_N2
\ALU_op|FPUUnit|mul_component|Mux3~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~59_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~59_combout\);

-- Location: LCCOMB_X24_Y12_N22
\ALU_op|FPUUnit|mul_component|Mux3~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~79_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~59_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~78_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~59_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~79_combout\);

-- Location: LCCOMB_X24_Y15_N18
\ALU_op|FPUUnit|mul_component|Mux3~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~92_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~79_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~91_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~79_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~92_combout\);

-- Location: LCCOMB_X24_Y15_N12
\ALU_op|FPUUnit|selector|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux26~1_combout\ = (\ALU_op|FPUUnit|selector|Mux26~0_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~92_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\)))) # (!\ALU_op|FPUUnit|selector|Mux26~0_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~86_combout\ & (\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~86_combout\,
	datab => \ALU_op|FPUUnit|selector|Mux26~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~92_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux26~1_combout\);

-- Location: LCCOMB_X25_Y18_N12
\ALU_op|OutputSelector|MUX_LO|Y[5]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[5]~89_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\ & ((\OP_number|uut3|q~regout\ & ((\ALU_op|FPUUnit|selector|Mux26~1_combout\))) # (!\OP_number|uut3|q~regout\ & (\ALU_op|FPUUnit|selector|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|selector|Mux26~2_combout\,
	datab => \ALU_op|FPUUnit|selector|Mux26~1_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[5]~89_combout\);

-- Location: LCCOMB_X25_Y18_N2
\ALU_op|OutputSelector|MUX_LO|Y[5]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ = (\OP_number|uut4|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[5]~88_combout\) # ((\ALU_op|OutputSelector|MUX_LO|Y[5]~89_combout\)))) # (!\OP_number|uut4|q~regout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut4|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[5]~88_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(5),
	datad => \ALU_op|OutputSelector|MUX_LO|Y[5]~89_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\);

-- Location: LCCOMB_X29_Y17_N2
\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut7|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut7|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut7|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\);

-- Location: LCCOMB_X27_Y17_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ = \OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[6]~6_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[6]~5_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y17_N14
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\ = (\OP_number|uut2|q~regout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\) # (\A_number|uut7|q~regout\)))) # (!\OP_number|uut2|q~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\ & (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT6\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\);

-- Location: LCCOMB_X26_Y17_N22
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~1_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\ & 
-- (\B_number|uut7|q~_Duplicate_1_regout\)) # (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\))))) # 
-- (!\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\ & (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut7|q~_Duplicate_1_regout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[4]~1_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~0_combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~1_combout\);

-- Location: LCCOMB_X26_Y18_N0
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~2_combout\ = (\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~1_combout\ & ((!\OP_number|uut3|q~regout\) # (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut2|q~regout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~1_combout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~2_combout\);

-- Location: LCFF_X26_Y18_N1
\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(6));

-- Location: LCCOMB_X27_Y19_N0
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\ = (\B_number|uut2|q~_Duplicate_1_regout\ & ((\OP_number|uut1|q~regout\ & ((\A_number|uut8|q~regout\))) # (!\OP_number|uut1|q~regout\ & 
-- (\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~5_combout\,
	datab => \A_number|uut8|q~regout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\);

-- Location: LCCOMB_X25_Y17_N2
\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~8_combout\) # ((!\B_number|uut1|q~_Duplicate_1_regout\ & \A_number|uut7|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~8_combout\,
	datab => \B_number|uut1|q~_Duplicate_1_regout\,
	datad => \A_number|uut7|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\);

-- Location: LCCOMB_X27_Y19_N26
\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\ & !\B_number|uut2|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[6]~9_combout\,
	datad => \B_number|uut2|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\);

-- Location: LCCOMB_X26_Y18_N10
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~7_combout\ = (\B_number|uut3|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\ & (!\OP_number|uut1|q~regout\))) # (!\B_number|uut3|q~_Duplicate_1_regout\ & 
-- (((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~8_combout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[6]~7_combout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~7_combout\);

-- Location: LCCOMB_X25_Y18_N28
\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\ = (\OP_number|uut1|q~regout\ & \A_number|uut8|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OP_number|uut1|q~regout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\);

-- Location: LCCOMB_X27_Y18_N4
\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\ = (!\B_number|uut2|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\) # ((!\B_number|uut1|q~_Duplicate_1_regout\ & \A_number|uut6|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit0|Aout[5]~5_combout\,
	datab => \B_number|uut1|q~_Duplicate_1_regout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \A_number|uut6|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\);

-- Location: LCCOMB_X27_Y18_N8
\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\ = (!\B_number|uut3|q~_Duplicate_1_regout\ & ((\ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\ & 
-- \B_number|uut2|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit1:1:stage_i|Aout[5]~8_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit1:0:stage_i|Aout[5]~3_combout\,
	datac => \B_number|uut2|q~_Duplicate_1_regout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\);

-- Location: LCCOMB_X26_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\ & (\B_number|uut3|q~_Duplicate_1_regout\ & 
-- !\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[4]~6_combout\,
	datab => \B_number|uut3|q~_Duplicate_1_regout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit2:2:stage_i|Aout[5]~7_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\);

-- Location: LCCOMB_X25_Y18_N10
\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\) # 
-- ((\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\ & \B_number|uut3|q~_Duplicate_1_regout\)))) # (!\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & (\ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit3:6:stage_i|Aout[4]~0_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~5_combout\,
	datad => \B_number|uut3|q~_Duplicate_1_regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\);

-- Location: LCCOMB_X24_Y18_N16
\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~6_combout\ = (\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\) # ((\B_number|uut6|q~_Duplicate_1_regout\ & (\ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\ & 
-- !\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut6|q~_Duplicate_1_regout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~9_combout\,
	datac => \ALU_op|ShiftUnit|shift_loop_bit5:30:stage_i|Aout[5]~6_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~6_combout\);

-- Location: LCCOMB_X25_Y18_N20
\ALU_op|OutputSelector|MUX_LO|Y[6]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[6]~91_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~6_combout\) # ((\ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\ & 
-- \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~5_combout\,
	datab => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~7_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ShiftUnit|shift_loop_bit5:31:stage_i|Aout[6]~6_combout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[6]~91_combout\);

-- Location: LCCOMB_X26_Y18_N12
\ALU_op|OutputSelector|MUX_LO|Y[6]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\ = (\OP_number|uut4|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[6]~92_combout\) # ((\ALU_op|OutputSelector|MUX_LO|Y[6]~91_combout\)))) # (!\OP_number|uut4|q~regout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[6]~92_combout\,
	datab => \ALU_op|ArithmeticUnit|arithmetic_selector_component|LO\(6),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[6]~91_combout\,
	datad => \OP_number|uut4|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\);

-- Location: LCCOMB_X23_Y18_N8
\convert_7_segment_1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux6~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(4) & (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(4) $ (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux6~0_combout\);

-- Location: LCCOMB_X23_Y18_N2
\convert_7_segment_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux5~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y\(4) & (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y\(4) & 
-- ((\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(4) $ (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux5~0_combout\);

-- Location: LCCOMB_X23_Y18_N0
\convert_7_segment_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux4~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y\(4))))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y\(4) & (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & !\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y18_N18
\convert_7_segment_1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux3~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y\(4) & \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(4) $ (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux3~0_combout\);

-- Location: LCCOMB_X23_Y18_N16
\convert_7_segment_1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux2~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ & (\ALU_op|OutputSelector|MUX_LO|Y\(4)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\ & (!\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux2~0_combout\);

-- Location: LCCOMB_X23_Y18_N22
\convert_7_segment_1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux1~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y\(4) & (\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ $ (((\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\))))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y\(4) & (((\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ & !\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux1~0_combout\);

-- Location: LCCOMB_X23_Y18_N20
\convert_7_segment_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_1|Mux0~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y\(4) & ((\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\) # (\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_LO|Y\(4) & ((\ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\) # (\ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\ $ (\ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[7]~95_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y\(4),
	datac => \ALU_op|OutputSelector|MUX_LO|Y[5]~90_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[6]~93_combout\,
	combout => \convert_7_segment_1|Mux0~0_combout\);

-- Location: LCCOMB_X23_Y17_N16
\ALU_op|OutputSelector|MUX_HI|Y[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ = (\FPU_SW_8~combout\ & (\OP_number|uut4|q~regout\ & ((\OP_number|uut2|q~regout\) # (\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\);

-- Location: LCCOMB_X21_Y17_N10
\ALU_op|OutputSelector|MUX_HI|Y[1]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~37_combout\ & ((!\OP_number|uut1|q~regout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~37_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\);

-- Location: LCCOMB_X20_Y17_N20
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\ $ 
-- (((!\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\) # (!\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y17_N6
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\);

-- Location: LCCOMB_X23_Y17_N30
\ALU_op|OutputSelector|MUX_HI|Y[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ = ((\FPU_SW_8~combout\ & \OP_number|uut3|q~regout\)) # (!\OP_number|uut4|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\);

-- Location: LCCOMB_X23_Y15_N0
\ALU_op|OutputSelector|MUX_HI|Y[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ = (\OP_number|uut3|q~regout\ & (!\OP_number|uut2|q~regout\ & \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\);

-- Location: LCCOMB_X23_Y15_N30
\ALU_op|OutputSelector|MUX_HI|Y[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ = ((!\OP_number|uut2|q~regout\ & !\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\)) # (!\OP_number|uut3|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\);

-- Location: LCCOMB_X23_Y15_N22
\ALU_op|OutputSelector|MUX_HI|Y[1]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ = (\OP_number|uut3|q~regout\ & ((\OP_number|uut2|q~regout\) # ((\ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[3]~26_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|process_0~2_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\);

-- Location: LCCOMB_X23_Y14_N28
\ALU_op|OutputSelector|MUX_HI|Y[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~22_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[0]~21_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[0]~21_combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9) & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[0]~21_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~22_combout\);

-- Location: LCCOMB_X23_Y14_N30
\ALU_op|OutputSelector|MUX_HI|Y[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[0]~22_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[0]~22_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\);

-- Location: LCCOMB_X23_Y14_N12
\ALU_op|OutputSelector|MUX_HI|Y[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~25_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~29_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~19_combout\))))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~29_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~19_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[0]~24_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~25_combout\);

-- Location: LCCOMB_X23_Y17_N14
\ALU_op|OutputSelector|MUX_HI|Y[0]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~82_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[0]~25_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut3|q~regout\) # (\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~25_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~82_combout\);

-- Location: LCCOMB_X29_Y17_N6
\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\B_number|uut8|q~_Duplicate_1_regout\)) # (!\OP_number|uut1|q~regout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\))))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \B_number|uut8|q~_Duplicate_1_regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\);

-- Location: LCCOMB_X31_Y17_N18
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X31_Y17_N19
\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y17_N8
\ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ = (\OP_number|uut1|q~regout\ & (\A_number|uut8|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|LO_dff|N_dffs:7:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\);

-- Location: LCCOMB_X30_Y17_N2
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[7]~7_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[7]~6_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X31_Y17_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\ $ (\OP_number|uut1|q~regout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\);

-- Location: LCCOMB_X29_Y18_N2
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT8\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\);

-- Location: LCFF_X29_Y18_N3
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(0));

-- Location: LCCOMB_X22_Y17_N8
\ALU_op|OutputSelector|MUX_HI|Y[0]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(0)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[0]~82_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(0),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\);

-- Location: LCCOMB_X20_Y17_N28
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y17_N22
\ALU_op|FPUUnit|add_component|stage_7|Y[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_7|Y[1]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\))) # 
-- (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_7|Y[1]~0_combout\);

-- Location: LCCOMB_X20_Y17_N8
\ALU_op|OutputSelector|MUX_HI|Y[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~18_combout\ = (\OP_number|uut2|q~regout\ & (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ $ (!\ALU_op|FPUUnit|add_component|stage_7|Y[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \ALU_op|FPUUnit|add_component|stage_7|Y[1]~0_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~18_combout\);

-- Location: LCCOMB_X21_Y17_N28
\ALU_op|OutputSelector|MUX_HI|Y[0]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~29_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[0]~18_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~0_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[0]~28_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[0]~18_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~29_combout\);

-- Location: LCCOMB_X21_Y17_N26
\ALU_op|OutputSelector|MUX_HI|Y[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[0]~29_combout\ & ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\) # (!\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~29_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\);

-- Location: LCCOMB_X20_Y17_N2
\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((!\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\))) # (!\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y17_N26
\ALU_op|OutputSelector|MUX_HI|Y[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\ = (\OP_number|uut2|q~regout\ & (!\ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- !\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \ALU_op|FPUUnit|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\);

-- Location: LCCOMB_X24_Y14_N30
\ALU_op|FPUUnit|mul_component|Mux3~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~51_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10)))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	combout => \ALU_op|FPUUnit|mul_component|Mux3~51_combout\);

-- Location: LCCOMB_X25_Y14_N4
\ALU_op|FPUUnit|mul_component|Mux3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~48_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\) # (\ALU_op|FPUUnit|mul_component|Mux3~46_combout\)))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~47_combout\ & (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~47_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~46_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~48_combout\);

-- Location: LCCOMB_X25_Y14_N10
\ALU_op|FPUUnit|mul_component|Mux3~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~49_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~48_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~30_combout\)) # 
-- (!\ALU_op|FPUUnit|mul_component|Mux3~48_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~31_combout\))))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~48_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~30_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~31_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~49_combout\);

-- Location: LCCOMB_X24_Y14_N26
\ALU_op|OutputSelector|MUX_HI|Y[2]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~40_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ 
-- & (\ALU_op|FPUUnit|mul_component|Mux3~51_combout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~51_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~49_combout\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~40_combout\);

-- Location: LCCOMB_X24_Y14_N12
\ALU_op|OutputSelector|MUX_HI|Y[2]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~41_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[2]~40_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\) # ((!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[2]~40_combout\ & (((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11) & \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[2]~40_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~41_combout\);

-- Location: LCCOMB_X23_Y14_N16
\ALU_op|OutputSelector|MUX_HI|Y[2]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[2]~41_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[2]~41_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\);

-- Location: LCCOMB_X26_Y13_N4
\ALU_op|FPUUnit|mul_component|Mux3~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~55_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~53_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~53_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~54_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~55_combout\);

-- Location: LCCOMB_X24_Y13_N18
\ALU_op|FPUUnit|mul_component|Mux3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~56_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~39_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~55_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~39_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~56_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ALU_op|OutputSelector|MUX_HI|Y[2]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~43_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~61_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~56_combout\))))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~61_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~42_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~56_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~43_combout\);

-- Location: LCCOMB_X23_Y17_N18
\ALU_op|OutputSelector|MUX_HI|Y[2]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~84_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[2]~43_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut3|q~regout\) # (\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[2]~43_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~84_combout\);

-- Location: LCCOMB_X23_Y17_N24
\ALU_op|OutputSelector|MUX_HI|Y[2]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & (((!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ 
-- & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(2))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[2]~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(2),
	datab => \ALU_op|OutputSelector|MUX_HI|Y[2]~84_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\);

-- Location: LCCOMB_X19_Y17_N28
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ = \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\);

-- Location: LCCOMB_X20_Y17_N30
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & 
-- (\ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\))) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\ & (((\ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\ & 
-- \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\)) # (!\ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~0_combout\,
	datab => \ALU_op|FloatinPointConvert|stage_1|Y[0]~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|Y[0]~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X20_Y17_N14
\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X20_Y17_N18
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ $ 
-- (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y17_N24
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ & 
-- !\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y17_N16
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y17_N16
\ALU_op|OutputSelector|MUX_HI|Y[2]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~45_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~44_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~45_combout\);

-- Location: LCCOMB_X21_Y17_N24
\ALU_op|OutputSelector|MUX_HI|Y[2]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[2]~45_combout\ & ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\) # (!\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[2]~45_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\);

-- Location: LCCOMB_X26_Y14_N2
\ALU_op|OutputSelector|MUX_HI|Y[3]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ 
-- & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~65_combout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~56_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\);

-- Location: LCCOMB_X26_Y14_N12
\ALU_op|OutputSelector|MUX_HI|Y[3]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~48_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~0_combout\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~55_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~47_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~48_combout\);

-- Location: LCCOMB_X23_Y14_N6
\ALU_op|OutputSelector|MUX_HI|Y[3]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~50_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[3]~48_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_HI|Y[3]~49_combout\) # ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[3]~49_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~81_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~23_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~48_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~50_combout\);

-- Location: LCCOMB_X23_Y13_N24
\ALU_op|FPUUnit|mul_component|Mux3~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~43_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~43_combout\);

-- Location: LCCOMB_X24_Y13_N8
\ALU_op|FPUUnit|mul_component|Mux3~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~69_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~43_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~68_combout\,
	datab => \ALU_op|FPUUnit|mul_component|Mux3~43_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~69_combout\);

-- Location: LCCOMB_X24_Y12_N0
\ALU_op|FPUUnit|mul_component|Mux3~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~27_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & ((\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[2]~17_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~27_combout\);

-- Location: LCCOMB_X24_Y12_N20
\ALU_op|FPUUnit|mul_component|Mux3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~60_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & (\ALU_op|FPUUnit|mul_component|Mux3~27_combout\)) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\ & 
-- ((\ALU_op|FPUUnit|mul_component|Mux3~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_1|Y[1]~12_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~27_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~59_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~60_combout\);

-- Location: LCCOMB_X24_Y13_N30
\ALU_op|FPUUnit|mul_component|Mux3~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|Mux3~70_combout\ = (\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & ((\ALU_op|FPUUnit|mul_component|Mux3~60_combout\))) # (!\ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|Mux3~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|mul_component|Mux3~69_combout\,
	datac => \ALU_op|FPUUnit|mul_component|Mux3~60_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_1|Y[0]~24_combout\,
	combout => \ALU_op|FPUUnit|mul_component|Mux3~70_combout\);

-- Location: LCCOMB_X23_Y13_N10
\ALU_op|OutputSelector|MUX_HI|Y[3]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~51_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[3]~50_combout\ & (((\ALU_op|FPUUnit|mul_component|Mux3~70_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[3]~50_combout\ 
-- & (\ALU_op|FPUUnit|mul_component|Mux3~73_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux3~73_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[3]~50_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[1]~20_combout\,
	datad => \ALU_op|FPUUnit|mul_component|Mux3~70_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~51_combout\);

-- Location: LCCOMB_X23_Y17_N20
\ALU_op|OutputSelector|MUX_HI|Y[3]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~85_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[3]~51_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut3|q~regout\) # (\OP_number|uut2|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut3|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[3]~51_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut2|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~85_combout\);

-- Location: LCCOMB_X23_Y17_N6
\ALU_op|OutputSelector|MUX_HI|Y[3]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~52_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & (((!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ 
-- & (\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(3))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[3]~85_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(3),
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[3]~85_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~52_combout\);

-- Location: LCCOMB_X23_Y17_N10
\ALU_op|OutputSelector|MUX_HI|Y[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\ = (\FPU_SW_8~combout\ & (\OP_number|uut4|q~regout\ & (\OP_number|uut2|q~regout\ $ (\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut4|q~regout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\);

-- Location: LCCOMB_X20_Y17_N10
\ALU_op|OutputSelector|MUX_HI|Y[3]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~53_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[3]~52_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[3]~52_combout\ 
-- & (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[3]~52_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~53_combout\);

-- Location: LCCOMB_X21_Y17_N30
\ALU_op|OutputSelector|MUX_HI|Y[3]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[3]~53_combout\ & ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\) # (!\OP_number|uut1|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~53_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\);

-- Location: LCCOMB_X21_Y17_N0
\convert_7_segment_2|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux13~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ $ (!\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ $ (!\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux13~0_combout\);

-- Location: LCCOMB_X21_Y17_N22
\convert_7_segment_2|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux12~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & 
-- (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ $ 
-- (\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux12~0_combout\);

-- Location: LCCOMB_X21_Y17_N4
\convert_7_segment_2|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux11~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & !\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux11~0_combout\);

-- Location: LCCOMB_X21_Y17_N18
\convert_7_segment_2|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux10~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ $ (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux10~0_combout\);

-- Location: LCCOMB_X21_Y17_N20
\convert_7_segment_2|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux9~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & ((!\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & ((!\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux9~0_combout\);

-- Location: LCCOMB_X21_Y17_N2
\convert_7_segment_2|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux8~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\ $ (((\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\))))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux8~0_combout\);

-- Location: LCCOMB_X21_Y17_N12
\convert_7_segment_2|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux7~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\) # (\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\ $ (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\) # (\ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\ $ (\ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~38_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[0]~30_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[2]~46_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[3]~54_combout\,
	combout => \convert_7_segment_2|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y17_N18
\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ = (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\ $ (\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\);

-- Location: LCCOMB_X19_Y17_N20
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ & ((\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & !\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\ & 
-- ((!\ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\) # (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \ALU_op|FloatinPointConvert|stage_1|process_0~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\);

-- Location: LCCOMB_X19_Y17_N10
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ & 
-- (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y17_N22
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ = (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ & 
-- !\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\);

-- Location: LCCOMB_X23_Y17_N2
\ALU_op|OutputSelector|MUX_HI|Y[6]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~88_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[6]~76_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut2|q~regout\) # (\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~76_combout\,
	datab => \OP_number|uut2|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~88_combout\);

-- Location: LCCOMB_X30_Y18_N14
\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut8|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut8|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\);

-- Location: LCCOMB_X29_Y18_N4
\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- (\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\)) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\A_number|uut8|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:6:stage_i|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \A_number|uut8|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\);

-- Location: LCCOMB_X29_Y18_N6
\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & ((\B_number|uut8|q~_Duplicate_1_regout\))) # (!\OP_number|uut1|q~regout\ & 
-- (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\)))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (((\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT13\,
	datad => \B_number|uut8|q~_Duplicate_1_regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\);

-- Location: LCCOMB_X29_Y16_N18
\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ = (\OP_number|uut1|q~regout\ & (\B_number|uut8|q~_Duplicate_1_regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT11\,
	datad => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\);

-- Location: LCCOMB_X29_Y16_N24
\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ = (\OP_number|uut1|q~regout\ & (\B_number|uut8|q~_Duplicate_1_regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT9\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\);

-- Location: LCCOMB_X30_Y17_N20
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[8]~8_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[8]~7_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y17_N14
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ $ (\OP_number|uut1|q~regout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\ $ (\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[9]~9_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[9]~8_combout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X29_Y16_N2
\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\ = (\OP_number|uut1|q~regout\ & (\B_number|uut8|q~_Duplicate_1_regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT10\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\);

-- Location: LCCOMB_X30_Y17_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[10]~10_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	datad => \ALU_op|ArithmeticUnit|mux_bits_B|Y[10]~9_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y17_N8
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ = \OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\);

-- Location: LCCOMB_X31_Y17_N2
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X31_Y17_N3
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y18_N16
\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \A_number|uut8|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:3:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\);

-- Location: LCCOMB_X30_Y17_N22
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[11]~11_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_B|Y[11]~10_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y18_N26
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ $ (\OP_number|uut1|q~regout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y18_N24
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y18_N25
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y18_N8
\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ = (\OP_number|uut1|q~regout\ & (\A_number|uut8|q~regout\)) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:4:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\);

-- Location: LCCOMB_X30_Y18_N0
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\) # 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ $ (\OP_number|uut1|q~regout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & 
-- (\ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\ $ (\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_B|Y[12]~11_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_A|Y[12]~12_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y18_N30
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ = \OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y18_N22
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~0_combout\ = (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ & (((\OP_number|uut1|q~regout\) # (!\OP_number|uut3|q~regout\)) # 
-- (!\OP_number|uut2|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut2|q~regout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y18_N23
\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~0_combout\,
	ena => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y18_N20
\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ = (\OP_number|uut1|q~regout\ & (((\A_number|uut8|q~regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\A_number|uut8|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \A_number|uut8|q~regout\,
	datad => \ALU_op|ArithmeticUnit|mac_component|HI_dff|N_dffs:5:stage_i|q~regout\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\);

-- Location: LCCOMB_X30_Y18_N12
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[13]~12_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[13]~13_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y18_N2
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ = \OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y18_N16
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT14\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\);

-- Location: LCFF_X30_Y18_N17
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(6));

-- Location: LCCOMB_X23_Y17_N12
\ALU_op|OutputSelector|MUX_HI|Y[6]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~77_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & (((!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ 
-- & ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(6)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[6]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[6]~88_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(6),
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~77_combout\);

-- Location: LCCOMB_X19_Y17_N12
\ALU_op|OutputSelector|MUX_HI|Y[6]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~78_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[6]~77_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[6]~71_combout\) # ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[6]~77_combout\ 
-- & (((!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~71_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[6]~77_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~78_combout\);

-- Location: LCCOMB_X19_Y18_N12
\ALU_op|OutputSelector|MUX_HI|Y[6]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[6]~78_combout\ & ((!\OP_number|uut1|q~regout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[6]~78_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ALU_op|OutputSelector|MUX_HI|Y[4]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~86_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[4]~59_combout\ & (!\OP_number|uut1|q~regout\ & ((\OP_number|uut2|q~regout\) # (\OP_number|uut3|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[4]~59_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \OP_number|uut2|q~regout\,
	datad => \OP_number|uut3|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~86_combout\);

-- Location: LCCOMB_X29_Y18_N12
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT12\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\);

-- Location: LCFF_X29_Y18_N13
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(4));

-- Location: LCCOMB_X23_Y17_N8
\ALU_op|OutputSelector|MUX_HI|Y[4]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~60_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\)) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & 
-- ((\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(4)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[4]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[1]~27_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[4]~86_combout\,
	datad => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(4),
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~60_combout\);

-- Location: LCCOMB_X19_Y17_N4
\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & 
-- (((\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & !\A_number|uut4|q~regout\)) # (!\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\))) # 
-- (!\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\ & (!\A_number|uut4|q~regout\ & 
-- !\ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FloatinPointConvert|stage_7|shift_loop_bit5:31:stage_i|Aout[21]~2_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datac => \A_number|uut4|q~regout\,
	datad => \ALU_op|FloatinPointConvert|stage_2|process_0~1_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y17_N24
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ $ (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X19_Y17_N30
\ALU_op|OutputSelector|MUX_HI|Y[4]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~61_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[4]~60_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\) # ((!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[4]~60_combout\ 
-- & (((\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~60_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~61_combout\);

-- Location: LCCOMB_X19_Y17_N0
\ALU_op|OutputSelector|MUX_HI|Y[4]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[4]~61_combout\ & ((!\OP_number|uut1|q~regout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~61_combout\,
	datac => \OP_number|uut1|q~regout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\);

-- Location: LCCOMB_X22_Y16_N26
\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = \ALU_op|FPUUnit|add_component|SUBorADD~combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ $ 
-- (((\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_2|shift_loop_bit5:31:stage_i|Aout[15]~6_combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: LCCOMB_X24_Y16_N14
\ALU_op|FPUUnit|add_component|stage_5|shift_loop_bit0|Aout[15]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|stage_5|shift_loop_bit0|Aout[15]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\)) # (!\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|add_component|stage_5|shift_loop_bit0|Aout[15]~0_combout\);

-- Location: LCCOMB_X25_Y16_N8
\ALU_op|FPUUnit|selector|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux16~0_combout\ = (\OP_number|uut3|q~regout\ & ((\ALU_op|FPUUnit|mul_component|Mux7~4_combout\) # ((\FPU_SW_8~combout\)))) # (!\OP_number|uut3|q~regout\ & (((!\FPU_SW_8~combout\ & 
-- \ALU_op|FPUUnit|add_component|stage_5|shift_loop_bit0|Aout[15]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|Mux7~4_combout\,
	datab => \OP_number|uut3|q~regout\,
	datac => \FPU_SW_8~combout\,
	datad => \ALU_op|FPUUnit|add_component|stage_5|shift_loop_bit0|Aout[15]~0_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux16~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\ALU_op|FPUUnit|mul_component|SUM[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\ = \A_number|uut8|q~regout\ $ (\B_number|uut8|q~_Duplicate_1_regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datac => \B_number|uut8|q~_Duplicate_1_regout\,
	combout => \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\ALU_op|FPUUnit|add_component|SUM[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\ = (\ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\ALU_op|FPUUnit|add_component|SUBorADD~combout\ & 
-- (\ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\ $ (\ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|add_component|stage_3|stage_0:23:stage_i|c~0_combout\,
	datab => \ALU_op|FPUUnit|add_component|stage_3|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	datac => \ALU_op|FPUUnit|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \ALU_op|FPUUnit|add_component|SUBorADD~combout\,
	combout => \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\);

-- Location: LCCOMB_X25_Y16_N6
\ALU_op|FPUUnit|add_component|SUM[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|add_component|SUM[31]~1_combout\ = (\ALU_op|FPUUnit|add_component|SUM[31]~0_combout\ & (\A_number|uut8|q~regout\)) # (!\ALU_op|FPUUnit|add_component|SUM[31]~0_combout\ & ((\B_number|uut8|q~_Duplicate_1_regout\ $ 
-- (\OP_number|uut1|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \A_number|uut8|q~regout\,
	datab => \B_number|uut8|q~_Duplicate_1_regout\,
	datac => \ALU_op|FPUUnit|add_component|SUM[31]~0_combout\,
	datad => \OP_number|uut1|q~regout\,
	combout => \ALU_op|FPUUnit|add_component|SUM[31]~1_combout\);

-- Location: LCCOMB_X25_Y16_N2
\ALU_op|FPUUnit|selector|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|selector|Mux16~1_combout\ = (\FPU_SW_8~combout\ & ((\ALU_op|FPUUnit|selector|Mux16~0_combout\ & (\ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\)) # (!\ALU_op|FPUUnit|selector|Mux16~0_combout\ & 
-- ((\ALU_op|FPUUnit|add_component|SUM[31]~1_combout\))))) # (!\FPU_SW_8~combout\ & (\ALU_op|FPUUnit|selector|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FPU_SW_8~combout\,
	datab => \ALU_op|FPUUnit|selector|Mux16~0_combout\,
	datac => \ALU_op|FPUUnit|mul_component|SUM[31]~0_combout\,
	datad => \ALU_op|FPUUnit|add_component|SUM[31]~1_combout\,
	combout => \ALU_op|FPUUnit|selector|Mux16~1_combout\);

-- Location: LCCOMB_X30_Y18_N8
\ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\ = (\OP_number|uut1|q~regout\ & (((\B_number|uut8|q~_Duplicate_1_regout\)))) # (!\OP_number|uut1|q~regout\ & ((\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & 
-- ((\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\))) # (!\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & (\B_number|uut8|q~_Duplicate_1_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \B_number|uut8|q~_Duplicate_1_regout\,
	datad => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\,
	combout => \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\);

-- Location: LCCOMB_X30_Y18_N28
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ = (\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\) # 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\)))) # (!\ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\ & (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ & 
-- (\OP_number|uut1|q~regout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut1|q~regout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[14]~13_combout\,
	datac => \ALU_op|ArithmeticUnit|mux_bits_A|Y[14]~14_combout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X30_Y18_N18
\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\ $ (\ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\ $ (\OP_number|uut1|q~regout\ $ 
-- (\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mux_bits_A|Y[15]~15_combout\,
	datab => \ALU_op|ArithmeticUnit|mux_bits_B|Y[15]~14_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	combout => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y18_N10
\ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~0_combout\ = (\ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\ & ((\OP_number|uut1|q~regout\ & (\ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\)) # 
-- (!\OP_number|uut1|q~regout\ & ((\ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|ArithmeticUnit|mul_component|Mult0|auto_generated|mac_out2~DATAOUT15\,
	datab => \ALU_op|OutputSelector|MUX_LO|Y[3]~16_combout\,
	datac => \OP_number|uut1|q~regout\,
	datad => \ALU_op|ArithmeticUnit|add_sub_component|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	combout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~0_combout\);

-- Location: LCFF_X30_Y18_N11
\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALU_op|ArithmeticUnit|arithmetic_selector_component|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(7));

-- Location: LCCOMB_X26_Y18_N6
\ALU_op|OutputSelector|MUX_HI|Y[7]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ = (\OP_number|uut4|q~regout\ & (\ALU_op|FPUUnit|selector|Mux16~1_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\)))) # (!\OP_number|uut4|q~regout\ & 
-- (((\ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OP_number|uut4|q~regout\,
	datab => \ALU_op|FPUUnit|selector|Mux16~1_combout\,
	datac => \ALU_op|ArithmeticUnit|arithmetic_selector_component|HI\(7),
	datad => \ALU_op|OutputSelector|MUX_HI|Y[7]~16_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\);

-- Location: LCCOMB_X19_Y17_N26
\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ = (!\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & 
-- (!\ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ & (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ $ 
-- (\ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\,
	datac => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datad => \ALU_op|FPUUnit|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	combout => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\);

-- Location: LCCOMB_X19_Y17_N8
\ALU_op|OutputSelector|MUX_HI|Y[5]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~69_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[5]~68_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[5]~68_combout\ 
-- & (\ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[5]~68_combout\,
	datab => \ALU_op|FPUUnit|mul_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~0_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[3]~39_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[1]~19_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~69_combout\);

-- Location: LCCOMB_X19_Y17_N2
\ALU_op|OutputSelector|MUX_HI|Y[5]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[5]~69_combout\ & ((!\OP_number|uut1|q~regout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[1]~26_combout\,
	datab => \OP_number|uut1|q~regout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[5]~69_combout\,
	combout => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\);

-- Location: LCCOMB_X19_Y18_N10
\convert_7_segment_2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux6~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ $ (!\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ $ (!\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux6~0_combout\);

-- Location: LCCOMB_X19_Y18_N0
\convert_7_segment_2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux5~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & 
-- (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ $ 
-- (\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux5~0_combout\);

-- Location: LCCOMB_X19_Y18_N22
\convert_7_segment_2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux4~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ & \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux4~0_combout\);

-- Location: LCCOMB_X19_Y18_N28
\convert_7_segment_2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux3~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ & 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ $ (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y18_N26
\convert_7_segment_2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux2~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ & (((\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & !\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\)))) # (!\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\ & 
-- ((\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & ((!\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\))) # (!\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y18_N24
\convert_7_segment_2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux1~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & (\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\ $ (((\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\) # (!\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\))))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & (!\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y18_N6
\convert_7_segment_2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \convert_7_segment_2|Mux0~0_combout\ = (\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\) # (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ $ (\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\)))) # 
-- (!\ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\ & ((\ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\) # (\ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\ $ (\ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_op|OutputSelector|MUX_HI|Y[6]~79_combout\,
	datab => \ALU_op|OutputSelector|MUX_HI|Y[4]~62_combout\,
	datac => \ALU_op|OutputSelector|MUX_HI|Y[7]~80_combout\,
	datad => \ALU_op|OutputSelector|MUX_HI|Y[5]~70_combout\,
	combout => \convert_7_segment_2|Mux0~0_combout\);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(0));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(1));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(2));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(3));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(4));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(5));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|ALT_INV_Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_1(6));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(0));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(1));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(2));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(3));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(4));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(5));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LO_2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_1|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LO_2(6));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(0));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(1));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(2));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(3));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(4));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(5));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|ALT_INV_Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_1(6));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(0));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(1));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(2));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(3));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(4));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(5));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HI_2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \convert_7_segment_2|ALT_INV_Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HI_2(6));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(0));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(1));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(2));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(3));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(4));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\STATUS[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_STATUS(5));
END structure;


