================================================================================ 
Commit: b8dfc293b772b0103778fafdcbcd417ecf02f03d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 15 13:17:35 2018 -0700 
-------------------------------------------------------------------------------- 
[PATCH] [CFL-H62_CNP_H][HLK][RS4]:-USB Exposed Port System Test

Add RP21 for CFL-H TBT.

Hsd-es-id: 1605294143
Original commit date: Thu Jun 14 21:30:51 2018 +0800
Change-Id: Ibaa4301745f747e11b8b089e1553a8c32d931f5b
Original commit hash: 81d7e6f3e38e02a38d133e8e030f0df08fba491c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl

================================================================================ 
Commit: 986f8ac1583078936dcffbae347d6bff84048e8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 15 13:17:32 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to 144.10 and FSP/RC version to 7.x.35.42

Fri Jun 15 10:44:57 2018 +0800
Original commit date: Fri Jun 15 10:44:57 2018 +0800
Change-Id: I6908a2326d5667519ee2c15bdc0459758bc3049b
Original commit hash: 159124fa7b400ed3deb2f0e77a0183c1cb7b65c4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9e83d329196d5ff1add6b7a84aa4f52132576ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Jun 15 13:17:30 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Klocwork issue

Hsd-es-id: 1506125505, 1506125821
Original commit date: Tue Jun 12 10:44:50 2018 +0800
Change-Id: I86d69d5460378752812196a25b1c039b1b932356
Original commit hash: a7749a1c661adfbc53258c26902c99b59f8f1dc8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaLib.c

================================================================================ 
Commit: a0d65a90510f8ca8d43b1fb2d2346eba16b78d89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:23:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 407869ee6342c8a68171146188d9daa4d489f9e8
Original commit date: Fri Jun 8 19:08:52 2018 -0700
Change-Id: Ifc3ff57f677e8e7d92a9fc9859904e44fe36c5c9
Update BIOS version to 144.09 and FSP/RC version to 7.x.35.41
Fri Jun 8 19:08:52 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 50919903baffa5342aaabee56ae026f9b6844edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:23:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ae4dfecf8646f4148ebef10a06cdc9fe71dd5394
Original commit date: Fri Jun 8 12:29:00 2018 -0700
Change-Id: Ic1f2742635cc3769431a53c8275e3c03e921ce5e
[[CFL-H62-CNP][Audio][I2S]]:Observing red cross mark in audio icon and YB for Realtec HW codec in device manager for I2S codec
Revert "[WHL] Add additional resources for INT34C2 device."
This reverts commit 882420213b81a14049cf98ad4995f211ed1c57a4.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl

================================================================================ 
Commit: 919a77796dd8f21ebf4548110ecaa3b253580f5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:23:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0124883da065678e77f78c9e501f4aaf31cfe818
Original commit date: Mon Jun 4 01:44:43 2018 -0700
Change-Id: I10c7fcdec171074e9aa3a09b90c251b376fc1ed4
CannonLakeSiliconPkg: [1506118882][CFL-S][MRC]Frequency limitation should be applied to 2DPC U-DIMM Configurations with Mixed Part Numbers
As Per CFL EDS, CFL-S will only support 2667 for 2DPC memory configurations if both DIMMs within a channel have the same DIMM Part Number
Solution:
During SPD Processing, if MRC detects a 2DPC Mixed U-DIMM configuration and the frequency is set to 2667, then MRC will reduce the frequency requested to 2400.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSpdData.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 20950f294194c62f3317207d550a7e51253cc6ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:23:24 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d39bfa734bbb6b638a19cd439cbca3701db68a06
Original commit date: Fri Jun 1 01:27:18 2018 -0700
Change-Id: I7a5a527f24a4cdad7212afd432f5999731652289
CannonLakeSiliconPkg: [1305742149][CFL][MRC] - Limit MRC values for CMDEQ, CMDDS and CMDSR training
Due to system failures related to CMD Drive Strength, Tx Eqalization and Slew Rate training steps new information has been provided from design to limit CMD EQ to 1 and EV SIV measurements recommend the following changes to be made to CMD Parameter sweep ranges:
Set the following CMD parameter sweep ranges: CMDEQ[0,1], CMDDS[-6,7], CMDSR[2,8].

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: fc0de1ba06e3cbc6ce65d0cac6ad293970098b66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:17:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bd03746370f53319ee0fa41b69040fbd5aa32001
Original commit date: Thu May 10 16:14:27 2018 +0300
Change-Id: Ifac2fea5408ffa4deffccfe9869bc376c8ac845b
CannonLakeSiliconPkg:[CFL][MRC] - margine training optimization for ver 0_1_7_67
Issue:
[CFL][MRC] - margine training optimization for ver 0_1_7_67
Root
Cause:
Bug fixes
Change:
1. [CFL H_S][MRC] - WR ODT initial value should be set to 80ohm instead 240ohm for 1R:1R also for 2400,
2. [CFL][MRC] - MrcEarlyWrDsEqTraining should do optimization for margin training instead of power training,
3. [CFL][MRC] - Early Read Timing Centering RX vref to be in a byte resolution instead of channel,

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c

================================================================================ 
Commit: 03a880e9feb5114558a6f6a78f0c0f15b7353c94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:17:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 84f2eda29b07a2e69f1dbe2aff0901812d3d8e04
Original commit date: Wed Jun 6 09:53:41 2018 -0700
Change-Id: I7f005669dc76630053b73a96fd61a6894177b0be
[WHL-U42-ULT-2 ]:Onboard audio speaker not working in HDA configuration
Revert "[WHL-U]Update verb table to enable DMIC connected to codec"
This reverts commit 6152f31bf21d0dce5bb0342d7911d8d195b4d99f.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: 29744a15a049bf91b1da24292e0a894d6b4b2a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:17:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2929e6e120eeffc71a983717b08ec2a22bb07c54
Original commit date: Thu May 24 15:47:58 2018 +0800
Change-Id: I9588df3d5b659515721402c8123f461c7d7a837f
[WHL-U42] GPIO B9 is not programmed as native 1 mode by PCH RC as expected
 we can't reproduce that GPIO B9 is not programmed as native 1 mode so remove the current workaround.
 The workaround is only programming GPIO B9 as native 1 mode in platform code only when TBT is enabled.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 2b07923cebd7bb847fd0420cbb9e4ef8d6db7278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 15:17:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 14714f8af2a10c1187cf0130d071ac00b6fb97de
Original commit date: Thu May 24 09:29:56 2018 +0200
Change-Id: I5d6e18bc8c41b00e438c17402ed6a3dd03cabed3
Audio noise on HDA codec (ALC700)
Move HDA codec initialization after CPL reset
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: af1bd0541c54b174584fb26f235c03cca3049fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 12 14:35:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e3863d5c1f6b0aa4cdad0a1d9a65236f2b75035e
Original commit date: Tue Jun 5 08:38:36 2018 -0700
Change-Id: I90f063fefb598a367b8653a5588e2bfd370efa0b
CNP-LP D1 Chipsetinit Version 7

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioDx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioDx.c

================================================================================ 
Commit: 7644b05b529d29f6e051fd41f13bed300ea29c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:44 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to 144.8

Wed Jun 6 21:49:43 2018 +0800
Original commit date: Wed Jun 6 21:49:43 2018 +0800
Change-Id: I8e93e05eebdf5bf22f36a5be6e7672218c699661
Original commit hash: dff9da15c00dfea17494c0c0c3f4808050ad1e0a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 47bab1c5a6489c33b8d4018333286c6e964a809e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:41 2018 -0700 
-------------------------------------------------------------------------------- 
[RCR][WHL][TBT][AR +RTD3][TR+ RTD3][SL1]Host Router context not needed to save in S5 flow in BIOS as per TBT BIOS guide
Original commit date: Wed Jun 6 21:22:15 2018 +0800
Change-Id: I4edab45f246cdbfe26b52ff4eb2f3fd62410d36a
Original commit hash: 35204fd0d90bcc7d8cc0f4ef01f299ab8061a5a1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: 15bd84843a320441e9a0d39c83b4d8a44d2cf25e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:39 2018 -0700 
-------------------------------------------------------------------------------- 
QS RC1 WHL-U42 BIOS - CPU can't reach Multi Core turbo frequencies.

The VR override values for WHL U 4+2 and 2+2 were switched.Fixing that in this review.
Original commit date: Mon Jun 4 11:29:36 2018 -0700
Change-Id: Id11c10353437ba98e2866a978edaa57766e39a7f
Original commit hash: 7ce7a1d2dc563bff47063207356fe6a28dcf8ef4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 6c7119307808dc032d29cc88769870550a5ec176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:37 2018 -0700 
-------------------------------------------------------------------------------- 
Wake from Sx via TBT is not working for the 1st time (works in subsequent cycles).

Default ownership of Slot1 Wake GPIO pin is ACPI. So no need to change the GPIO ownership to Driver.
Tracker-link: <http link to related tracker>
Attestation-link: <link to attestation statement>
Original commit date: Fri Jun 1 01:51:50 2018 +0530
Change-Id: I4d69b674fdd7afdc7c1ff6bb212eeb9c8e595452
Original commit hash: 1278908dfbedba4fd42f3d112c1e3dde4956e83f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl

================================================================================ 
Commit: 6482cadbeafec7589ab94f14ecd8f6cfe0d477ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS

Tue Jun 5 18:39:04 2018 -0700
Original commit date: Tue Jun 5 18:39:04 2018 -0700
Original commit hash: 649952937969c0ceee2d76c0e975fd4674b444ee

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 1dc44e574f503a454be40e076efb41fc95001c3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to 144.7

Tue Jun 5 18:03:28 2018 -0700
Original commit date: Tue Jun 5 18:03:28 2018 -0700
Change-Id: I2ead6a779dc62a48d4395ce1648fe8a1039987d2
Original commit hash: c027dd35f6023ef3041f44f621121e5fc3150a1d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e9d21eadfc9600709ff27a72d3bff9da789f5c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:29 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-H62_CNP][CFL-H-uSFF][S&S][Corp/Cons][PM]:Live kernal dump is observed during S3 ,S4 and WR cycle (Pointing to UcmUcsi_IMAGE_ACPI.sys)

Merge from KBL CL#510493.
Add setup option to enable/disable retry mechanism of read/write from UCSI to EC through ACPI to avoid timeout before EC goes out of burst mode.
Default is disabled.
Impacted Platform: All CFL/CNL/WHL platform.
Original commit date: Tue Jun 5 14:27:59 2018 +0800
Change-Id: Ie26fa95d8fd15c5af9e2a1893203eec82e784a97
Original commit hash: 3dba9365f6e9239d5878c15f6cb47b0446eb27ca

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/EC/Asl/EC.ASL
CannonLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
CannonLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: ce9d36a4e10025a5ee378326ee54881f777a313b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:26 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to 144.6

Fri Jun 1 14:06:19 2018 -0700
Original commit date: Fri Jun 1 14:06:19 2018 -0700
Change-Id: I064985452eac100c151ae6b5c96fee2eb555b6e0
Original commit hash: 453729dff024f0302a20ff4b9649f1608e8a83fc

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 277c571f99ecc0db0d8af49bef2f21eacfe93c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 16:03:24 2018 -0700 
-------------------------------------------------------------------------------- 
Update CFL U0 with Patch 0x96
Original commit date: Fri Jun 1 14:04:52 2018 -0700
Change-Id: I8c67ae70e8475f44203e967d333501a44fab0784
Original commit hash: d7766fb34b23c31d9778a7eeaa96776324805f10

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 6d873526edfaf7b03667c07d0d9661f2ae8ba0dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:52 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CNL D0 Patch 0x2A

Update CNL D0 with Patch 0x2A

Original commit date: Wed Apr 18 12:24:34 2018 -0700
Change-Id: Id56bc223e04f2d3c049cb57ef22ca09e67f5c61d
Original commit hash: bd8fccd757ccc79d3068b8f811d0ba286a498b7c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: fca16f0687b607ea2f883e51f79d2f1011f3d253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:50 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to v144.5
Original commit date: Wed May 30 12:44:54 2018 -0700
Change-Id: I57be2a2421fd4ecf395c949da85aeea2f4be4f0f
Original commit hash: 226b01e034175793d96d866d947d5581509c38ac

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0d694fce9e9bb099e71217b5797c326c402d1a8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:48 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate WHL W0 Patch 0x98

Update WHL W0 with Patch 0x98
Original commit date: Wed May 30 14:33:30 2018 -0700
Change-Id: Idba1f88b017d3483235b8e696365edbfad45f0d6
Original commit hash: e7f166dd903a5e834ca3b6a8d77597e68ed5ef68

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ed23d2ad63230769894471242b778d5fd0fed41d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:44 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-U42]TBT3 Daisy Chain Devices not enumerating when connected during  S4 state.

Slot 1 Reset GPIO should not be asserted for S3/S4 resume in Premem Phase.
Tracker-link: <http link to related tracker>
Attestation-link: <link to attestation statement>
Original commit date: Wed May 30 18:45:08 2018 +0530
Change-Id: I0a11c189beecf8c3f04462e43ede21572f617e80
Original commit hash: 5b751b9c0b032f920ea57e24e3585b7c211ea8a1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: 4e9e9e7e4c335fa34c9c4bc27ef12d80dc160d87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:42 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed May 30 11:36:52 2018 -0700
Original commit date: Wed May 30 11:36:52 2018 -0700
Original commit hash: 7e271b9be638003f056812d6444d7773d39c9676

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 90490c8bbec53278fa6ee2ea77367c04755cdba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:40 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS version to v144.4
Original commit date: Wed May 30 12:08:24 2018 +0800
Change-Id: I545ae5865d5a809c7851deb8d61e0b770a2a8609
Original commit hash: 9e07ac15c857888599facd7fc4b30407fa9e3457

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 80451970f1b63085063221505e65529ccb442a75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:38 2018 -0700 
-------------------------------------------------------------------------------- 
SiliconPkg/MemoryInit: Fix backward compatibility issue

CNL RC 7.x.33.50 review found one incompatible change and
old structure fields should be deprecated instead of removed.
Original commit date: Tue May 22 16:20:40 2018 +0800
Change-Id: I25fc2ff970f20e7d632347b42f849f216cb91cbf
Original commit hash: 461c380e32d0379eda37e47e0df63cb6479d06f6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: c9da4d437a9b0181832a3cbcd759bfc9a4cf439f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:36 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue May 29 11:41:11 2018 -0700
Original commit date: Tue May 29 11:41:11 2018 -0700
Original commit hash: 42d30ccdfb4a0c5934ae72b9e0e9cd2484df1aba

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 76abee7d266e974c43b4e9b70f78012a2ab26d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:34 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Update SMBIOS Type 1 table for WhiskeyLake

Detect WhiskeyLake and update related string in SMBIOS Type 1.

Original commit date: Mon May 14 19:05:28 2018 +0800
Change-Id: I34c11e17ca5403e598aee71350cf32cef97eaa05
Original commit hash: 974ef9f65b1fde42d5463b1803bb6a8648b7f39f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
CannonLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h

================================================================================ 
Commit: dee81b87406b177c3d00c0264c537090960cb683 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon May 28 11:35:30 2018 -0700
Original commit date: Mon May 28 11:35:30 2018 -0700
Original commit hash: 4b7203601f81ea81ea4f3807663dd15d37185ae1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3259b2f3ed63ba8843a8bd5b8126b75f71ef6825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:30 2018 -0700 
-------------------------------------------------------------------------------- 
Fix the TBT ASSERT issue when make system go to Sx

[WHL_U42-DDR4][ULT 1.1] [S&S][PM] :Observed Hung @ PC:B505 during S5 cycles with Debug BIOS
Original commit date: Tue May 22 14:05:03 2018 +0800
Change-Id: I61271f8d7b70befaa16aa89d1a4f56bef95e4628
Original commit hash: 1e74be0464f65e6b5542c1fddcedd94abfaa3b96

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: 9b2066f378b07824f22b27cff3d77e6a3abb9f8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun May 27 12:06:32 2018 -0700
Original commit date: Sun May 27 12:06:32 2018 -0700
Original commit hash: 51ef4d3a65ba9ac0c704eb2bda635f9f24bfcd00

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 627b55e3124c865fdced1340fd0d34c909df03f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun May 27 11:35:03 2018 -0700
Original commit date: Sun May 27 11:35:03 2018 -0700
Original commit hash: ad4a9c595aefa6958eebbb91964ac8102e893d95

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d46ff6462ba80b955e0ed28c6d58168372579d07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat May 26 11:35:10 2018 -0700
Original commit date: Sat May 26 11:35:10 2018 -0700
Original commit hash: 6e7b12808aabd210800f65396840afd5e6bd4e95

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9142054c612c45dee2ac982ea0ff908785da3d66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:21 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Update platform sample code for RC Review

Update platform sample code for RC review 7.x.33.5x
Original commit date: Wed May 23 17:58:40 2018 +0800
Change-Id: I3e77e1eecba94ddf1f3d30f4f5162fe2572b0852
Original commit hash: c25016a8c51139eec8b716505b5df1e9cc166de9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c

================================================================================ 
Commit: a659c94dd3b8d47f587c54f0227d5d5164eb5592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:19 2018 -0700 
-------------------------------------------------------------------------------- 
CFLH82: Adding DevId support for CFL-H 82

need devid supported
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Wed May 23 14:39:55 2018 -0700
Change-Id: I6d86dd11a2e03675e9b1c7aa26334e8cf564b6df
Original commit hash: 32ef735235706e7c86a0c00d2992667e392ebb13

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h

================================================================================ 
Commit: 91e9330f2eaf78904e31cea068f34b0b1f9e6a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:17 2018 -0700 
-------------------------------------------------------------------------------- 
Fix logic to de-reference the VR override tables in Powerlimits.c

Also added break to the loops.
Tracker-link: https://hsdes.intel.com/appstore/article/#/1505958738
Attestation-link: <CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx>
Original commit date: Wed May 16 13:09:06 2018 -0700
Change-Id: Id5abcffce0ffbfc3860193455c0d5a76fbd36cb4
Original commit hash: 91fb0c2cad8c05bbbbb815d15eb3089db03fb07f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 59a111eef8ed9b3a691ecac3cf892c45a657d2ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri May 25 11:35:09 2018 -0700
Original commit date: Fri May 25 11:35:09 2018 -0700
Original commit hash: 4262487a4df841fba2ebf9409d6b34891f6a84a3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2fa75e9221f0116860692b738ba31f533eef8e4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu May 24 11:35:16 2018 -0700
Original commit date: Thu May 24 11:35:16 2018 -0700
Original commit hash: 5081fd11fc5ed806d342db3c3550227a33b3f9ce

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 62feb388b2a7b87c37b663a5569f68517898b88b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed May 23 11:34:48 2018 -0700
Original commit date: Wed May 23 11:34:48 2018 -0700
Original commit hash: 6c6c7d9d81432a280ca9b726ab96ac88f1e1ed70

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 18d487fde6c79ea4de9e4a8223854764f4feca33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue May 22 11:34:42 2018 -0700
Original commit date: Tue May 22 11:34:42 2018 -0700
Original commit hash: 78ca886157217a18aa540559590fd15005469446

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 122619a097c7479d1b24045a1e5bd64186a1e953 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:05 2018 -0700 
-------------------------------------------------------------------------------- 
Update CPU Doxygen for RC review 7.x.33.5x
Original commit date: Tue May 22 18:20:04 2018 +0800
Change-Id: I7de4ad6ea6b2dd87c1fb0c5e533c9d9a0dc0c099
Original commit hash: 0565c5600e5955bceaf8b4e54b9f94d89daa3941

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c

================================================================================ 
Commit: 84119979e1ea925d771881d438385ed831db56be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon May 21 11:34:57 2018 -0700
Original commit date: Mon May 21 11:34:57 2018 -0700
Original commit hash: 98d568e805d920c8a39a4bdd65a0ee21385abba9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a79ae75a58bbccd2c0b8fc908d57d1c518ac5851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:56:01 2018 -0700 
-------------------------------------------------------------------------------- 
CFL TBT BIOS applies deprecated TBT W/A need to merge from KBL code.
Original commit date: Fri May 18 15:57:50 2018 +0530
Change-Id: I38f43ae7991e5baa7eb8eb6676bffcb1e9b790c6
Original commit hash: 700bd6b243f7029ff72fd874ce384d2609d24b83

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.h

================================================================================ 
Commit: 71f05e0250d9d9c324ce0ba29741be7b5aaf3314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:55:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun May 20 12:06:23 2018 -0700
Original commit date: Sun May 20 12:06:23 2018 -0700
Original commit hash: ed1a3d45e7b064ef4005e76dd7267983d900337f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 841d56b7465b6f5ebfee41e66c798a7e015d7dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:55:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun May 20 11:34:58 2018 -0700
Original commit date: Sun May 20 11:34:58 2018 -0700
Original commit hash: 6300042ebf3f0e4265e20bba37ac9ee34afdf3ca

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d4a74bf4231c10803a654d170b6761a036f5b7d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:55:54 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat May 19 11:34:38 2018 -0700
Original commit date: Sat May 19 11:34:38 2018 -0700
Original commit hash: 4b0f836846b05e08f125646181b929baa93a8df4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 293e8b01557d47a69b230da54286741490ee9e8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 7 15:55:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri May 18 11:35:01 2018 -0700
Original commit date: Fri May 18 11:35:01 2018 -0700
Original commit hash: f7aafd119a0875142e8ec39c74619e73536f9b8a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec
