// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Composer(	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  input          clock,	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  input          reset,	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  input  [35:0]  io_reset_vector,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_in_bits_s0_pc_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_in_bits_s0_pc_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_in_bits_s0_pc_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_in_bits_s0_pc_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [10:0]  io_in_bits_folded_hist_1_hist_17_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [10:0]  io_in_bits_folded_hist_1_hist_16_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_in_bits_folded_hist_1_hist_15_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_1_hist_14_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_in_bits_folded_hist_1_hist_9_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_1_hist_8_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_in_bits_folded_hist_1_hist_7_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_in_bits_folded_hist_1_hist_5_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_1_hist_4_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_1_hist_3_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [10:0]  io_in_bits_folded_hist_1_hist_1_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_3_hist_14_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [8:0]   io_in_bits_folded_hist_3_hist_13_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_in_bits_folded_hist_3_hist_12_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_3_hist_11_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [8:0]   io_in_bits_folded_hist_3_hist_10_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [8:0]   io_in_bits_folded_hist_3_hist_6_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_3_hist_4_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_3_hist_3_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_in_bits_folded_hist_3_hist_2_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_pc_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_pc_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_pc_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_pc_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_0_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_0_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_0_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_0_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_0_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_0_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_0_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_0_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_0_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_0_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_0_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_1_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_1_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_1_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_1_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_1_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_1_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_1_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_1_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_1_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_1_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_1_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_2_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_2_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_2_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_2_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_2_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_2_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_2_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_2_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_2_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_2_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_2_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_3_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_3_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_3_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s1_full_pred_3_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s1_full_pred_3_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_fallThroughErr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s1_full_pred_3_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_pc_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_pc_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_pc_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_pc_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_0_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_0_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_0_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_0_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_0_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_0_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_0_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_0_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_0_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_0_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_0_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_1_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_1_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_1_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_1_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_1_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_1_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_1_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_1_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_1_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_1_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_1_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_2_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_2_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_2_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_2_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_2_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_2_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_2_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_2_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_2_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_2_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_2_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_3_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_3_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_3_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s2_full_pred_3_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s2_full_pred_3_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_fallThroughErr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s2_full_pred_3_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_pc_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_pc_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_pc_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_pc_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_0_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_0_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_0_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_fallThroughErr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_0_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_1_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_1_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_1_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_fallThroughErr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_1_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_2_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_2_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_2_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_fallThroughErr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_2_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_slot_valids_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_slot_valids_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_3_targets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_3_targets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s3_full_pred_3_offsets_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_s3_full_pred_3_offsets_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_s3_full_pred_3_fallThroughAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_fallThroughErr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_is_br_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_s3_full_pred_3_hit,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [222:0] io_out_last_stage_meta,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_last_stage_spec_info_ssp,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [1:0]   io_out_last_stage_spec_info_sctr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_spec_info_TOSW_flag,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [4:0]   io_out_last_stage_spec_info_TOSW_value,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_spec_info_TOSR_flag,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [4:0]   io_out_last_stage_spec_info_TOSR_value,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_spec_info_NOS_flag,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [4:0]   io_out_last_stage_spec_info_NOS_value,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [40:0]  io_out_last_stage_spec_info_topAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_last_stage_ftb_entry_brSlots_0_offset,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [11:0]  io_out_last_stage_ftb_entry_brSlots_0_lower,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [1:0]   io_out_last_stage_ftb_entry_brSlots_0_tarStat,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_brSlots_0_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_brSlots_0_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_last_stage_ftb_entry_tailSlot_offset,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [19:0]  io_out_last_stage_ftb_entry_tailSlot_lower,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [1:0]   io_out_last_stage_ftb_entry_tailSlot_tarStat,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_tailSlot_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_tailSlot_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [3:0]   io_out_last_stage_ftb_entry_pftAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_carry,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_isCall,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_isRet,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_isJalr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_last_may_be_rvi_call,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_always_taken_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_out_last_stage_ftb_entry_always_taken_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_ctrl_ubtb_enable,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_ctrl_btb_enable,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_ctrl_tage_enable,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_ctrl_sc_enable,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_ctrl_ras_enable,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s0_fire_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s0_fire_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s0_fire_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s0_fire_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s1_fire_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s1_fire_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s1_fire_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s1_fire_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s2_fire_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s2_fire_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s2_fire_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s2_fire_3,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s3_fire_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_s3_redirect_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output         io_s1_ready,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_update_bits_pc,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [10:0]  io_update_bits_spec_info_folded_hist_hist_17_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [10:0]  io_update_bits_spec_info_folded_hist_hist_16_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_15_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_14_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [8:0]   io_update_bits_spec_info_folded_hist_hist_13_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_update_bits_spec_info_folded_hist_hist_12_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_11_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [8:0]   io_update_bits_spec_info_folded_hist_hist_10_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_9_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_8_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_7_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [8:0]   io_update_bits_spec_info_folded_hist_hist_6_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_5_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_4_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_3_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_2_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [10:0]  io_update_bits_spec_info_folded_hist_hist_1_folded_hist,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_update_bits_ftb_entry_brSlots_0_offset,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [11:0]  io_update_bits_ftb_entry_brSlots_0_lower,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [1:0]   io_update_bits_ftb_entry_brSlots_0_tarStat,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_brSlots_0_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_brSlots_0_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_update_bits_ftb_entry_tailSlot_offset,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [19:0]  io_update_bits_ftb_entry_tailSlot_lower,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [1:0]   io_update_bits_ftb_entry_tailSlot_tarStat,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_tailSlot_sharing,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_tailSlot_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_update_bits_ftb_entry_pftAddr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_carry,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_isCall,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_isRet,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_isJalr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_last_may_be_rvi_call,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_always_taken_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_ftb_entry_always_taken_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_cfi_idx_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_update_bits_cfi_idx_bits,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_br_taken_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_br_taken_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_jmp_taken,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_mispred_mask_0,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_mispred_mask_1,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_mispred_mask_2,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_update_bits_old_entry,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [222:0] io_update_bits_meta,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_update_bits_full_target,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_valid,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_level,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [40:0]  io_redirect_bits_cfiUpdate_pc,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_cfiUpdate_pd_isRVC,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_cfiUpdate_pd_isCall,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_cfiUpdate_pd_isRet,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [3:0]   io_redirect_bits_cfiUpdate_ssp,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [1:0]   io_redirect_bits_cfiUpdate_sctr,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_cfiUpdate_TOSW_flag,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [4:0]   io_redirect_bits_cfiUpdate_TOSW_value,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_cfiUpdate_TOSR_flag,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [4:0]   io_redirect_bits_cfiUpdate_TOSR_value,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input          io_redirect_bits_cfiUpdate_NOS_flag,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  input  [4:0]   io_redirect_bits_cfiUpdate_NOS_value,	// @[src/main/scala/xiangshan/frontend/BPU.scala:172:14]
  output [5:0]   io_perf_0_value,	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
  output [5:0]   io_perf_1_value,	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
  output [5:0]   io_perf_2_value,	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
  output [5:0]   io_perf_3_value,	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
  output [5:0]   io_perf_4_value,	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
  output [5:0]   io_perf_5_value,	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
  output [5:0]   io_perf_6_value	// @[src/main/scala/utils/PerfCounterUtils.scala:321:40]
);

  wire         _ras_io_ctrl_delay_io_out_ras_enable;	// @[utility/src/main/scala/utility/Hold.scala:100:23]
  wire         _ftb_io_ctrl_delay_io_out_btb_enable;	// @[utility/src/main/scala/utility/Hold.scala:100:23]
  wire         _tage_io_ctrl_delay_io_out_tage_enable;	// @[utility/src/main/scala/utility/Hold.scala:100:23]
  wire         _tage_io_ctrl_delay_io_out_sc_enable;	// @[utility/src/main/scala/utility/Hold.scala:100:23]
  wire         _ubtb_io_ctrl_delay_io_out_ubtb_enable;	// @[utility/src/main/scala/utility/Hold.scala:100:23]
  wire         _ittage_io_out_s2_full_pred_0_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_0_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_0_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_0_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_0_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_0_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_0_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_0_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_0_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_0_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_0_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_0_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_1_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_1_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_1_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_1_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_1_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_1_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_1_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_1_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_1_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_1_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_1_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_1_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_2_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_2_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_2_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_2_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_2_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_2_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_is_jalr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_is_call;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_is_ret;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_last_may_be_rvi_call;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_2_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_3_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_3_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_3_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_3_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s2_full_pred_3_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s2_full_pred_3_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s2_full_pred_3_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_0_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_0_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_0_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_0_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_0_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_1_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_1_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_1_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_1_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_1_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_2_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_2_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_2_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_2_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_is_jalr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_is_call;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_is_ret;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_2_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_3_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_3_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_3_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s3_full_pred_3_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_s3_full_pred_3_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [40:0]  _ittage_io_out_s3_full_pred_3_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_s3_full_pred_3_hit;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [222:0] _ittage_io_out_last_stage_meta;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_valid;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_last_stage_ftb_entry_brSlots_0_offset;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [11:0]  _ittage_io_out_last_stage_ftb_entry_brSlots_0_lower;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [1:0]   _ittage_io_out_last_stage_ftb_entry_brSlots_0_tarStat;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_brSlots_0_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_brSlots_0_valid;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_last_stage_ftb_entry_tailSlot_offset;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [19:0]  _ittage_io_out_last_stage_ftb_entry_tailSlot_lower;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [1:0]   _ittage_io_out_last_stage_ftb_entry_tailSlot_tarStat;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_tailSlot_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_tailSlot_valid;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [3:0]   _ittage_io_out_last_stage_ftb_entry_pftAddr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_carry;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_isCall;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_isRet;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_isJalr;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_last_may_be_rvi_call;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_always_taken_0;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire         _ittage_io_out_last_stage_ftb_entry_always_taken_1;	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
  wire [222:0] _ras_io_out_last_stage_meta;	// @[src/main/scala/xiangshan/Parameters.scala:132:23]
  wire         _tage_io_out_s2_full_pred_0_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_0_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_1_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_1_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_2_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_2_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_3_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s2_full_pred_3_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_0_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_0_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_1_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_1_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_2_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_2_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_3_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_out_s3_full_pred_3_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire [222:0] _tage_io_out_last_stage_meta;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire         _tage_io_s1_ready;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire [5:0]   _tage_io_perf_0_value;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire [5:0]   _tage_io_perf_1_value;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire [5:0]   _tage_io_perf_2_value;	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
  wire [222:0] _ubtb_io_out_last_stage_meta;	// @[src/main/scala/xiangshan/Parameters.scala:129:23]
  wire [5:0]   _ubtb_io_perf_0_value;	// @[src/main/scala/xiangshan/Parameters.scala:129:23]
  wire [5:0]   _ubtb_io_perf_1_value;	// @[src/main/scala/xiangshan/Parameters.scala:129:23]
  wire         _ftb_io_out_s2_full_pred_0_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_0_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_0_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_0_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_0_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_0_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_0_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_0_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_0_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_0_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_0_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_0_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_1_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_1_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_1_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_1_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_1_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_1_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_1_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_1_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_1_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_1_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_1_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_1_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_2_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_2_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_2_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_2_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_2_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_2_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_is_jalr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_is_call;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_is_ret;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_last_may_be_rvi_call;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_2_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_3_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_3_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_3_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_3_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s2_full_pred_3_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s2_full_pred_3_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s2_full_pred_3_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_0_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_0_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_0_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_0_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_0_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_1_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_1_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_1_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_1_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_1_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_2_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_2_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_2_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_2_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_is_jalr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_is_call;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_is_ret;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_2_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_br_taken_mask_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_br_taken_mask_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_slot_valids_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_slot_valids_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_3_targets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_3_targets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_3_jalr_target;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s3_full_pred_3_offsets_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_s3_full_pred_3_offsets_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [40:0]  _ftb_io_out_s3_full_pred_3_fallThroughAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_fallThroughErr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_is_br_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_s3_full_pred_3_hit;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [222:0] _ftb_io_out_last_stage_meta;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_valid;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_last_stage_ftb_entry_brSlots_0_offset;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [11:0]  _ftb_io_out_last_stage_ftb_entry_brSlots_0_lower;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [1:0]   _ftb_io_out_last_stage_ftb_entry_brSlots_0_tarStat;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_brSlots_0_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_brSlots_0_valid;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_last_stage_ftb_entry_tailSlot_offset;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [19:0]  _ftb_io_out_last_stage_ftb_entry_tailSlot_lower;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [1:0]   _ftb_io_out_last_stage_ftb_entry_tailSlot_tarStat;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_tailSlot_sharing;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_tailSlot_valid;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [3:0]   _ftb_io_out_last_stage_ftb_entry_pftAddr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_carry;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_isCall;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_isRet;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_isJalr;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_last_may_be_rvi_call;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_always_taken_0;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_out_last_stage_ftb_entry_always_taken_1;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire         _ftb_io_s1_ready;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [5:0]   _ftb_io_perf_0_value;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  wire [5:0]   _ftb_io_perf_1_value;	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
  reg  [5:0]   io_perf_0_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_0_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  reg  [5:0]   io_perf_1_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_1_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  reg  [5:0]   io_perf_2_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_2_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  reg  [5:0]   io_perf_3_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_3_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  reg  [5:0]   io_perf_4_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_4_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  reg  [5:0]   io_perf_5_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_5_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  reg  [5:0]   io_perf_6_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35]
  reg  [5:0]   io_perf_6_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27]
  always @(posedge clock) begin	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
    io_perf_0_value_REG <= _ubtb_io_perf_0_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:129:23]
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
    io_perf_1_value_REG <= _ubtb_io_perf_1_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:129:23]
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
    io_perf_2_value_REG <= _tage_io_perf_0_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:131:24]
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
    io_perf_3_value_REG <= _tage_io_perf_1_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:131:24]
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
    io_perf_4_value_REG <= _tage_io_perf_2_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:131:24]
    io_perf_4_value_REG_1 <= io_perf_4_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
    io_perf_5_value_REG <= _ftb_io_perf_0_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:128:23]
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
    io_perf_6_value_REG <= _ftb_io_perf_1_value;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/Parameters.scala:128:23]
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:18];	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
    initial begin	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        for (logic [4:0] i = 5'h0; i < 5'h13; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        end	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_0_value_REG = _RANDOM[5'hF][19:14];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_0_value_REG_1 = _RANDOM[5'hF][25:20];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_1_value_REG = _RANDOM[5'hF][31:26];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_1_value_REG_1 = _RANDOM[5'h10][5:0];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_2_value_REG = _RANDOM[5'h10][11:6];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_2_value_REG_1 = _RANDOM[5'h10][17:12];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_3_value_REG = _RANDOM[5'h10][23:18];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_3_value_REG_1 = _RANDOM[5'h10][29:24];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_4_value_REG = {_RANDOM[5'h10][31:30], _RANDOM[5'h11][3:0]};	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_4_value_REG_1 = _RANDOM[5'h11][9:4];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_5_value_REG = _RANDOM[5'h11][15:10];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_5_value_REG_1 = _RANDOM[5'h11][21:16];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_6_value_REG = _RANDOM[5'h11][27:22];	// @[src/main/scala/utils/PerfCounterUtils.scala:325:35, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
        io_perf_6_value_REG_1 = {_RANDOM[5'h11][31:28], _RANDOM[5'h12][1:0]};	// @[src/main/scala/utils/PerfCounterUtils.scala:325:{27,35}, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/xiangshan/frontend/Composer.scala:26:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FTB ftb (	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .clock                                               (clock),
    .reset                                               (reset),
    .io_reset_vector                                     (io_reset_vector),
    .io_in_bits_s0_pc_0                                  (io_in_bits_s0_pc_0),
    .io_in_bits_s0_pc_1                                  (io_in_bits_s0_pc_1),
    .io_in_bits_s0_pc_2                                  (io_in_bits_s0_pc_2),
    .io_in_bits_s0_pc_3                                  (io_in_bits_s0_pc_3),
    .io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0
      (_tage_io_out_s2_full_pred_0_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1
      (_tage_io_out_s2_full_pred_0_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0
      (_tage_io_out_s2_full_pred_1_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1
      (_tage_io_out_s2_full_pred_1_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0
      (_tage_io_out_s2_full_pred_2_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1
      (_tage_io_out_s2_full_pred_2_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0
      (_tage_io_out_s2_full_pred_3_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1
      (_tage_io_out_s2_full_pred_3_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0
      (_tage_io_out_s3_full_pred_0_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1
      (_tage_io_out_s3_full_pred_0_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0
      (_tage_io_out_s3_full_pred_1_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1
      (_tage_io_out_s3_full_pred_1_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0
      (_tage_io_out_s3_full_pred_2_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1
      (_tage_io_out_s3_full_pred_2_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0
      (_tage_io_out_s3_full_pred_3_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1
      (_tage_io_out_s3_full_pred_3_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .io_out_s2_full_pred_0_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_0_br_taken_mask_0),
    .io_out_s2_full_pred_0_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_0_br_taken_mask_1),
    .io_out_s2_full_pred_0_slot_valids_0
      (_ftb_io_out_s2_full_pred_0_slot_valids_0),
    .io_out_s2_full_pred_0_slot_valids_1
      (_ftb_io_out_s2_full_pred_0_slot_valids_1),
    .io_out_s2_full_pred_0_targets_0
      (_ftb_io_out_s2_full_pred_0_targets_0),
    .io_out_s2_full_pred_0_targets_1
      (_ftb_io_out_s2_full_pred_0_targets_1),
    .io_out_s2_full_pred_0_jalr_target
      (_ftb_io_out_s2_full_pred_0_jalr_target),
    .io_out_s2_full_pred_0_offsets_0
      (_ftb_io_out_s2_full_pred_0_offsets_0),
    .io_out_s2_full_pred_0_offsets_1
      (_ftb_io_out_s2_full_pred_0_offsets_1),
    .io_out_s2_full_pred_0_fallThroughAddr
      (_ftb_io_out_s2_full_pred_0_fallThroughAddr),
    .io_out_s2_full_pred_0_is_br_sharing
      (_ftb_io_out_s2_full_pred_0_is_br_sharing),
    .io_out_s2_full_pred_0_hit                           (_ftb_io_out_s2_full_pred_0_hit),
    .io_out_s2_full_pred_1_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_1_br_taken_mask_0),
    .io_out_s2_full_pred_1_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_1_br_taken_mask_1),
    .io_out_s2_full_pred_1_slot_valids_0
      (_ftb_io_out_s2_full_pred_1_slot_valids_0),
    .io_out_s2_full_pred_1_slot_valids_1
      (_ftb_io_out_s2_full_pred_1_slot_valids_1),
    .io_out_s2_full_pred_1_targets_0
      (_ftb_io_out_s2_full_pred_1_targets_0),
    .io_out_s2_full_pred_1_targets_1
      (_ftb_io_out_s2_full_pred_1_targets_1),
    .io_out_s2_full_pred_1_jalr_target
      (_ftb_io_out_s2_full_pred_1_jalr_target),
    .io_out_s2_full_pred_1_offsets_0
      (_ftb_io_out_s2_full_pred_1_offsets_0),
    .io_out_s2_full_pred_1_offsets_1
      (_ftb_io_out_s2_full_pred_1_offsets_1),
    .io_out_s2_full_pred_1_fallThroughAddr
      (_ftb_io_out_s2_full_pred_1_fallThroughAddr),
    .io_out_s2_full_pred_1_is_br_sharing
      (_ftb_io_out_s2_full_pred_1_is_br_sharing),
    .io_out_s2_full_pred_1_hit                           (_ftb_io_out_s2_full_pred_1_hit),
    .io_out_s2_full_pred_2_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_2_br_taken_mask_0),
    .io_out_s2_full_pred_2_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_2_br_taken_mask_1),
    .io_out_s2_full_pred_2_slot_valids_0
      (_ftb_io_out_s2_full_pred_2_slot_valids_0),
    .io_out_s2_full_pred_2_slot_valids_1
      (_ftb_io_out_s2_full_pred_2_slot_valids_1),
    .io_out_s2_full_pred_2_targets_0
      (_ftb_io_out_s2_full_pred_2_targets_0),
    .io_out_s2_full_pred_2_targets_1
      (_ftb_io_out_s2_full_pred_2_targets_1),
    .io_out_s2_full_pred_2_jalr_target
      (_ftb_io_out_s2_full_pred_2_jalr_target),
    .io_out_s2_full_pred_2_offsets_0
      (_ftb_io_out_s2_full_pred_2_offsets_0),
    .io_out_s2_full_pred_2_offsets_1
      (_ftb_io_out_s2_full_pred_2_offsets_1),
    .io_out_s2_full_pred_2_fallThroughAddr
      (_ftb_io_out_s2_full_pred_2_fallThroughAddr),
    .io_out_s2_full_pred_2_is_jalr
      (_ftb_io_out_s2_full_pred_2_is_jalr),
    .io_out_s2_full_pred_2_is_call
      (_ftb_io_out_s2_full_pred_2_is_call),
    .io_out_s2_full_pred_2_is_ret
      (_ftb_io_out_s2_full_pred_2_is_ret),
    .io_out_s2_full_pred_2_last_may_be_rvi_call
      (_ftb_io_out_s2_full_pred_2_last_may_be_rvi_call),
    .io_out_s2_full_pred_2_is_br_sharing
      (_ftb_io_out_s2_full_pred_2_is_br_sharing),
    .io_out_s2_full_pred_2_hit                           (_ftb_io_out_s2_full_pred_2_hit),
    .io_out_s2_full_pred_3_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_3_br_taken_mask_0),
    .io_out_s2_full_pred_3_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_3_br_taken_mask_1),
    .io_out_s2_full_pred_3_slot_valids_0
      (_ftb_io_out_s2_full_pred_3_slot_valids_0),
    .io_out_s2_full_pred_3_slot_valids_1
      (_ftb_io_out_s2_full_pred_3_slot_valids_1),
    .io_out_s2_full_pred_3_targets_0
      (_ftb_io_out_s2_full_pred_3_targets_0),
    .io_out_s2_full_pred_3_targets_1
      (_ftb_io_out_s2_full_pred_3_targets_1),
    .io_out_s2_full_pred_3_jalr_target
      (_ftb_io_out_s2_full_pred_3_jalr_target),
    .io_out_s2_full_pred_3_offsets_0
      (_ftb_io_out_s2_full_pred_3_offsets_0),
    .io_out_s2_full_pred_3_offsets_1
      (_ftb_io_out_s2_full_pred_3_offsets_1),
    .io_out_s2_full_pred_3_fallThroughAddr
      (_ftb_io_out_s2_full_pred_3_fallThroughAddr),
    .io_out_s2_full_pred_3_fallThroughErr
      (_ftb_io_out_s2_full_pred_3_fallThroughErr),
    .io_out_s2_full_pred_3_is_br_sharing
      (_ftb_io_out_s2_full_pred_3_is_br_sharing),
    .io_out_s2_full_pred_3_hit                           (_ftb_io_out_s2_full_pred_3_hit),
    .io_out_s3_full_pred_0_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_0_br_taken_mask_0),
    .io_out_s3_full_pred_0_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_0_br_taken_mask_1),
    .io_out_s3_full_pred_0_slot_valids_0
      (_ftb_io_out_s3_full_pred_0_slot_valids_0),
    .io_out_s3_full_pred_0_slot_valids_1
      (_ftb_io_out_s3_full_pred_0_slot_valids_1),
    .io_out_s3_full_pred_0_targets_0
      (_ftb_io_out_s3_full_pred_0_targets_0),
    .io_out_s3_full_pred_0_targets_1
      (_ftb_io_out_s3_full_pred_0_targets_1),
    .io_out_s3_full_pred_0_jalr_target
      (_ftb_io_out_s3_full_pred_0_jalr_target),
    .io_out_s3_full_pred_0_fallThroughAddr
      (_ftb_io_out_s3_full_pred_0_fallThroughAddr),
    .io_out_s3_full_pred_0_fallThroughErr
      (_ftb_io_out_s3_full_pred_0_fallThroughErr),
    .io_out_s3_full_pred_0_is_br_sharing
      (_ftb_io_out_s3_full_pred_0_is_br_sharing),
    .io_out_s3_full_pred_0_hit                           (_ftb_io_out_s3_full_pred_0_hit),
    .io_out_s3_full_pred_1_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_1_br_taken_mask_0),
    .io_out_s3_full_pred_1_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_1_br_taken_mask_1),
    .io_out_s3_full_pred_1_slot_valids_0
      (_ftb_io_out_s3_full_pred_1_slot_valids_0),
    .io_out_s3_full_pred_1_slot_valids_1
      (_ftb_io_out_s3_full_pred_1_slot_valids_1),
    .io_out_s3_full_pred_1_targets_0
      (_ftb_io_out_s3_full_pred_1_targets_0),
    .io_out_s3_full_pred_1_targets_1
      (_ftb_io_out_s3_full_pred_1_targets_1),
    .io_out_s3_full_pred_1_jalr_target
      (_ftb_io_out_s3_full_pred_1_jalr_target),
    .io_out_s3_full_pred_1_fallThroughAddr
      (_ftb_io_out_s3_full_pred_1_fallThroughAddr),
    .io_out_s3_full_pred_1_fallThroughErr
      (_ftb_io_out_s3_full_pred_1_fallThroughErr),
    .io_out_s3_full_pred_1_is_br_sharing
      (_ftb_io_out_s3_full_pred_1_is_br_sharing),
    .io_out_s3_full_pred_1_hit                           (_ftb_io_out_s3_full_pred_1_hit),
    .io_out_s3_full_pred_2_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_2_br_taken_mask_0),
    .io_out_s3_full_pred_2_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_2_br_taken_mask_1),
    .io_out_s3_full_pred_2_slot_valids_0
      (_ftb_io_out_s3_full_pred_2_slot_valids_0),
    .io_out_s3_full_pred_2_slot_valids_1
      (_ftb_io_out_s3_full_pred_2_slot_valids_1),
    .io_out_s3_full_pred_2_targets_0
      (_ftb_io_out_s3_full_pred_2_targets_0),
    .io_out_s3_full_pred_2_targets_1
      (_ftb_io_out_s3_full_pred_2_targets_1),
    .io_out_s3_full_pred_2_jalr_target
      (_ftb_io_out_s3_full_pred_2_jalr_target),
    .io_out_s3_full_pred_2_fallThroughAddr
      (_ftb_io_out_s3_full_pred_2_fallThroughAddr),
    .io_out_s3_full_pred_2_fallThroughErr
      (_ftb_io_out_s3_full_pred_2_fallThroughErr),
    .io_out_s3_full_pred_2_is_jalr
      (_ftb_io_out_s3_full_pred_2_is_jalr),
    .io_out_s3_full_pred_2_is_call
      (_ftb_io_out_s3_full_pred_2_is_call),
    .io_out_s3_full_pred_2_is_ret
      (_ftb_io_out_s3_full_pred_2_is_ret),
    .io_out_s3_full_pred_2_is_br_sharing
      (_ftb_io_out_s3_full_pred_2_is_br_sharing),
    .io_out_s3_full_pred_2_hit                           (_ftb_io_out_s3_full_pred_2_hit),
    .io_out_s3_full_pred_3_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_3_br_taken_mask_0),
    .io_out_s3_full_pred_3_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_3_br_taken_mask_1),
    .io_out_s3_full_pred_3_slot_valids_0
      (_ftb_io_out_s3_full_pred_3_slot_valids_0),
    .io_out_s3_full_pred_3_slot_valids_1
      (_ftb_io_out_s3_full_pred_3_slot_valids_1),
    .io_out_s3_full_pred_3_targets_0
      (_ftb_io_out_s3_full_pred_3_targets_0),
    .io_out_s3_full_pred_3_targets_1
      (_ftb_io_out_s3_full_pred_3_targets_1),
    .io_out_s3_full_pred_3_jalr_target
      (_ftb_io_out_s3_full_pred_3_jalr_target),
    .io_out_s3_full_pred_3_offsets_0
      (_ftb_io_out_s3_full_pred_3_offsets_0),
    .io_out_s3_full_pred_3_offsets_1
      (_ftb_io_out_s3_full_pred_3_offsets_1),
    .io_out_s3_full_pred_3_fallThroughAddr
      (_ftb_io_out_s3_full_pred_3_fallThroughAddr),
    .io_out_s3_full_pred_3_fallThroughErr
      (_ftb_io_out_s3_full_pred_3_fallThroughErr),
    .io_out_s3_full_pred_3_is_br_sharing
      (_ftb_io_out_s3_full_pred_3_is_br_sharing),
    .io_out_s3_full_pred_3_hit                           (_ftb_io_out_s3_full_pred_3_hit),
    .io_out_last_stage_meta                              (_ftb_io_out_last_stage_meta),
    .io_out_last_stage_ftb_entry_valid
      (_ftb_io_out_last_stage_ftb_entry_valid),
    .io_out_last_stage_ftb_entry_brSlots_0_offset
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_offset),
    .io_out_last_stage_ftb_entry_brSlots_0_lower
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_lower),
    .io_out_last_stage_ftb_entry_brSlots_0_tarStat
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_tarStat),
    .io_out_last_stage_ftb_entry_brSlots_0_sharing
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_sharing),
    .io_out_last_stage_ftb_entry_brSlots_0_valid
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_valid),
    .io_out_last_stage_ftb_entry_tailSlot_offset
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_offset),
    .io_out_last_stage_ftb_entry_tailSlot_lower
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_lower),
    .io_out_last_stage_ftb_entry_tailSlot_tarStat
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_tarStat),
    .io_out_last_stage_ftb_entry_tailSlot_sharing
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_sharing),
    .io_out_last_stage_ftb_entry_tailSlot_valid
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_valid),
    .io_out_last_stage_ftb_entry_pftAddr
      (_ftb_io_out_last_stage_ftb_entry_pftAddr),
    .io_out_last_stage_ftb_entry_carry
      (_ftb_io_out_last_stage_ftb_entry_carry),
    .io_out_last_stage_ftb_entry_isCall
      (_ftb_io_out_last_stage_ftb_entry_isCall),
    .io_out_last_stage_ftb_entry_isRet
      (_ftb_io_out_last_stage_ftb_entry_isRet),
    .io_out_last_stage_ftb_entry_isJalr
      (_ftb_io_out_last_stage_ftb_entry_isJalr),
    .io_out_last_stage_ftb_entry_last_may_be_rvi_call
      (_ftb_io_out_last_stage_ftb_entry_last_may_be_rvi_call),
    .io_out_last_stage_ftb_entry_always_taken_0
      (_ftb_io_out_last_stage_ftb_entry_always_taken_0),
    .io_out_last_stage_ftb_entry_always_taken_1
      (_ftb_io_out_last_stage_ftb_entry_always_taken_1),
    .io_ctrl_btb_enable
      (_ftb_io_ctrl_delay_io_out_btb_enable),	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .io_s0_fire_0                                        (io_s0_fire_0),
    .io_s0_fire_1                                        (io_s0_fire_1),
    .io_s0_fire_2                                        (io_s0_fire_2),
    .io_s0_fire_3                                        (io_s0_fire_3),
    .io_s1_fire_0                                        (io_s1_fire_0),
    .io_s1_fire_1                                        (io_s1_fire_1),
    .io_s1_fire_2                                        (io_s1_fire_2),
    .io_s1_fire_3                                        (io_s1_fire_3),
    .io_s2_fire_0                                        (io_s2_fire_0),
    .io_s2_fire_1                                        (io_s2_fire_1),
    .io_s2_fire_2                                        (io_s2_fire_2),
    .io_s2_fire_3                                        (io_s2_fire_3),
    .io_s1_ready                                         (_ftb_io_s1_ready),
    .io_update_valid                                     (io_update_valid),
    .io_update_bits_pc                                   (io_update_bits_pc),
    .io_update_bits_ftb_entry_valid                      (io_update_bits_ftb_entry_valid),
    .io_update_bits_ftb_entry_brSlots_0_offset
      (io_update_bits_ftb_entry_brSlots_0_offset),
    .io_update_bits_ftb_entry_brSlots_0_lower
      (io_update_bits_ftb_entry_brSlots_0_lower),
    .io_update_bits_ftb_entry_brSlots_0_tarStat
      (io_update_bits_ftb_entry_brSlots_0_tarStat),
    .io_update_bits_ftb_entry_brSlots_0_sharing
      (io_update_bits_ftb_entry_brSlots_0_sharing),
    .io_update_bits_ftb_entry_brSlots_0_valid
      (io_update_bits_ftb_entry_brSlots_0_valid),
    .io_update_bits_ftb_entry_tailSlot_offset
      (io_update_bits_ftb_entry_tailSlot_offset),
    .io_update_bits_ftb_entry_tailSlot_lower
      (io_update_bits_ftb_entry_tailSlot_lower),
    .io_update_bits_ftb_entry_tailSlot_tarStat
      (io_update_bits_ftb_entry_tailSlot_tarStat),
    .io_update_bits_ftb_entry_tailSlot_sharing
      (io_update_bits_ftb_entry_tailSlot_sharing),
    .io_update_bits_ftb_entry_tailSlot_valid
      (io_update_bits_ftb_entry_tailSlot_valid),
    .io_update_bits_ftb_entry_pftAddr
      (io_update_bits_ftb_entry_pftAddr),
    .io_update_bits_ftb_entry_carry                      (io_update_bits_ftb_entry_carry),
    .io_update_bits_ftb_entry_isCall
      (io_update_bits_ftb_entry_isCall),
    .io_update_bits_ftb_entry_isRet                      (io_update_bits_ftb_entry_isRet),
    .io_update_bits_ftb_entry_isJalr
      (io_update_bits_ftb_entry_isJalr),
    .io_update_bits_ftb_entry_last_may_be_rvi_call
      (io_update_bits_ftb_entry_last_may_be_rvi_call),
    .io_update_bits_ftb_entry_always_taken_0
      (io_update_bits_ftb_entry_always_taken_0),
    .io_update_bits_ftb_entry_always_taken_1
      (io_update_bits_ftb_entry_always_taken_1),
    .io_update_bits_old_entry                            (io_update_bits_old_entry),
    .io_update_bits_meta
      ({126'h0, io_update_bits_meta[222:126]}),	// @[src/main/scala/xiangshan/frontend/Composer.scala:77:27, :78:31]
    .io_perf_0_value                                     (_ftb_io_perf_0_value),
    .io_perf_1_value                                     (_ftb_io_perf_1_value)
  );
  FauFTB ubtb (	// @[src/main/scala/xiangshan/Parameters.scala:129:23]
    .clock                                      (clock),
    .reset                                      (reset),
    .io_reset_vector                            (io_reset_vector),
    .io_in_bits_s0_pc_0                         (io_in_bits_s0_pc_0),
    .io_in_bits_s0_pc_1                         (io_in_bits_s0_pc_1),
    .io_in_bits_s0_pc_2                         (io_in_bits_s0_pc_2),
    .io_in_bits_s0_pc_3                         (io_in_bits_s0_pc_3),
    .io_out_s1_pc_0                             (io_out_s1_pc_0),
    .io_out_s1_pc_1                             (io_out_s1_pc_1),
    .io_out_s1_pc_2                             (io_out_s1_pc_2),
    .io_out_s1_pc_3                             (io_out_s1_pc_3),
    .io_out_s1_full_pred_0_br_taken_mask_0      (io_out_s1_full_pred_0_br_taken_mask_0),
    .io_out_s1_full_pred_0_br_taken_mask_1      (io_out_s1_full_pred_0_br_taken_mask_1),
    .io_out_s1_full_pred_0_slot_valids_0        (io_out_s1_full_pred_0_slot_valids_0),
    .io_out_s1_full_pred_0_slot_valids_1        (io_out_s1_full_pred_0_slot_valids_1),
    .io_out_s1_full_pred_0_targets_0            (io_out_s1_full_pred_0_targets_0),
    .io_out_s1_full_pred_0_targets_1            (io_out_s1_full_pred_0_targets_1),
    .io_out_s1_full_pred_0_offsets_0            (io_out_s1_full_pred_0_offsets_0),
    .io_out_s1_full_pred_0_offsets_1            (io_out_s1_full_pred_0_offsets_1),
    .io_out_s1_full_pred_0_fallThroughAddr      (io_out_s1_full_pred_0_fallThroughAddr),
    .io_out_s1_full_pred_0_is_br_sharing        (io_out_s1_full_pred_0_is_br_sharing),
    .io_out_s1_full_pred_0_hit                  (io_out_s1_full_pred_0_hit),
    .io_out_s1_full_pred_1_br_taken_mask_0      (io_out_s1_full_pred_1_br_taken_mask_0),
    .io_out_s1_full_pred_1_br_taken_mask_1      (io_out_s1_full_pred_1_br_taken_mask_1),
    .io_out_s1_full_pred_1_slot_valids_0        (io_out_s1_full_pred_1_slot_valids_0),
    .io_out_s1_full_pred_1_slot_valids_1        (io_out_s1_full_pred_1_slot_valids_1),
    .io_out_s1_full_pred_1_targets_0            (io_out_s1_full_pred_1_targets_0),
    .io_out_s1_full_pred_1_targets_1            (io_out_s1_full_pred_1_targets_1),
    .io_out_s1_full_pred_1_offsets_0            (io_out_s1_full_pred_1_offsets_0),
    .io_out_s1_full_pred_1_offsets_1            (io_out_s1_full_pred_1_offsets_1),
    .io_out_s1_full_pred_1_fallThroughAddr      (io_out_s1_full_pred_1_fallThroughAddr),
    .io_out_s1_full_pred_1_is_br_sharing        (io_out_s1_full_pred_1_is_br_sharing),
    .io_out_s1_full_pred_1_hit                  (io_out_s1_full_pred_1_hit),
    .io_out_s1_full_pred_2_br_taken_mask_0      (io_out_s1_full_pred_2_br_taken_mask_0),
    .io_out_s1_full_pred_2_br_taken_mask_1      (io_out_s1_full_pred_2_br_taken_mask_1),
    .io_out_s1_full_pred_2_slot_valids_0        (io_out_s1_full_pred_2_slot_valids_0),
    .io_out_s1_full_pred_2_slot_valids_1        (io_out_s1_full_pred_2_slot_valids_1),
    .io_out_s1_full_pred_2_targets_0            (io_out_s1_full_pred_2_targets_0),
    .io_out_s1_full_pred_2_targets_1            (io_out_s1_full_pred_2_targets_1),
    .io_out_s1_full_pred_2_offsets_0            (io_out_s1_full_pred_2_offsets_0),
    .io_out_s1_full_pred_2_offsets_1            (io_out_s1_full_pred_2_offsets_1),
    .io_out_s1_full_pred_2_fallThroughAddr      (io_out_s1_full_pred_2_fallThroughAddr),
    .io_out_s1_full_pred_2_is_br_sharing        (io_out_s1_full_pred_2_is_br_sharing),
    .io_out_s1_full_pred_2_hit                  (io_out_s1_full_pred_2_hit),
    .io_out_s1_full_pred_3_br_taken_mask_0      (io_out_s1_full_pred_3_br_taken_mask_0),
    .io_out_s1_full_pred_3_br_taken_mask_1      (io_out_s1_full_pred_3_br_taken_mask_1),
    .io_out_s1_full_pred_3_slot_valids_0        (io_out_s1_full_pred_3_slot_valids_0),
    .io_out_s1_full_pred_3_slot_valids_1        (io_out_s1_full_pred_3_slot_valids_1),
    .io_out_s1_full_pred_3_targets_0            (io_out_s1_full_pred_3_targets_0),
    .io_out_s1_full_pred_3_targets_1            (io_out_s1_full_pred_3_targets_1),
    .io_out_s1_full_pred_3_offsets_0            (io_out_s1_full_pred_3_offsets_0),
    .io_out_s1_full_pred_3_offsets_1            (io_out_s1_full_pred_3_offsets_1),
    .io_out_s1_full_pred_3_fallThroughAddr      (io_out_s1_full_pred_3_fallThroughAddr),
    .io_out_s1_full_pred_3_fallThroughErr       (io_out_s1_full_pred_3_fallThroughErr),
    .io_out_s1_full_pred_3_is_br_sharing        (io_out_s1_full_pred_3_is_br_sharing),
    .io_out_s1_full_pred_3_hit                  (io_out_s1_full_pred_3_hit),
    .io_out_last_stage_meta                     (_ubtb_io_out_last_stage_meta),
    .io_ctrl_ubtb_enable                        (_ubtb_io_ctrl_delay_io_out_ubtb_enable),	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .io_s0_fire_0                               (io_s0_fire_0),
    .io_s0_fire_1                               (io_s0_fire_1),
    .io_s0_fire_2                               (io_s0_fire_2),
    .io_s0_fire_3                               (io_s0_fire_3),
    .io_s1_fire_0                               (io_s1_fire_0),
    .io_s2_fire_0                               (io_s2_fire_0),
    .io_update_valid                            (io_update_valid),
    .io_update_bits_pc                          (io_update_bits_pc),
    .io_update_bits_ftb_entry_brSlots_0_offset
      (io_update_bits_ftb_entry_brSlots_0_offset),
    .io_update_bits_ftb_entry_brSlots_0_lower
      (io_update_bits_ftb_entry_brSlots_0_lower),
    .io_update_bits_ftb_entry_brSlots_0_tarStat
      (io_update_bits_ftb_entry_brSlots_0_tarStat),
    .io_update_bits_ftb_entry_brSlots_0_valid
      (io_update_bits_ftb_entry_brSlots_0_valid),
    .io_update_bits_ftb_entry_tailSlot_offset
      (io_update_bits_ftb_entry_tailSlot_offset),
    .io_update_bits_ftb_entry_tailSlot_lower    (io_update_bits_ftb_entry_tailSlot_lower),
    .io_update_bits_ftb_entry_tailSlot_tarStat
      (io_update_bits_ftb_entry_tailSlot_tarStat),
    .io_update_bits_ftb_entry_tailSlot_sharing
      (io_update_bits_ftb_entry_tailSlot_sharing),
    .io_update_bits_ftb_entry_tailSlot_valid    (io_update_bits_ftb_entry_tailSlot_valid),
    .io_update_bits_ftb_entry_pftAddr           (io_update_bits_ftb_entry_pftAddr),
    .io_update_bits_ftb_entry_carry             (io_update_bits_ftb_entry_carry),
    .io_update_bits_ftb_entry_always_taken_0    (io_update_bits_ftb_entry_always_taken_0),
    .io_update_bits_ftb_entry_always_taken_1    (io_update_bits_ftb_entry_always_taken_1),
    .io_update_bits_br_taken_mask_0             (io_update_bits_br_taken_mask_0),
    .io_update_bits_br_taken_mask_1             (io_update_bits_br_taken_mask_1),
    .io_update_bits_meta                        ({217'h0, io_update_bits_meta[222:217]}),	// @[src/main/scala/xiangshan/frontend/Composer.scala:77:27, :78:31]
    .io_perf_0_value                            (_ubtb_io_perf_0_value),
    .io_perf_1_value                            (_ubtb_io_perf_1_value)
  );
  Tage_SC tage (	// @[src/main/scala/xiangshan/Parameters.scala:131:24]
    .clock                                                    (clock),
    .reset                                                    (reset),
    .io_reset_vector                                          (io_reset_vector),
    .io_in_bits_s0_pc_0                                       (io_in_bits_s0_pc_0),
    .io_in_bits_s0_pc_1                                       (io_in_bits_s0_pc_1),
    .io_in_bits_s0_pc_3                                       (io_in_bits_s0_pc_3),
    .io_in_bits_folded_hist_1_hist_17_folded_hist
      (io_in_bits_folded_hist_1_hist_17_folded_hist),
    .io_in_bits_folded_hist_1_hist_16_folded_hist
      (io_in_bits_folded_hist_1_hist_16_folded_hist),
    .io_in_bits_folded_hist_1_hist_15_folded_hist
      (io_in_bits_folded_hist_1_hist_15_folded_hist),
    .io_in_bits_folded_hist_1_hist_14_folded_hist
      (io_in_bits_folded_hist_1_hist_14_folded_hist),
    .io_in_bits_folded_hist_1_hist_9_folded_hist
      (io_in_bits_folded_hist_1_hist_9_folded_hist),
    .io_in_bits_folded_hist_1_hist_8_folded_hist
      (io_in_bits_folded_hist_1_hist_8_folded_hist),
    .io_in_bits_folded_hist_1_hist_7_folded_hist
      (io_in_bits_folded_hist_1_hist_7_folded_hist),
    .io_in_bits_folded_hist_1_hist_5_folded_hist
      (io_in_bits_folded_hist_1_hist_5_folded_hist),
    .io_in_bits_folded_hist_1_hist_4_folded_hist
      (io_in_bits_folded_hist_1_hist_4_folded_hist),
    .io_in_bits_folded_hist_1_hist_3_folded_hist
      (io_in_bits_folded_hist_1_hist_3_folded_hist),
    .io_in_bits_folded_hist_1_hist_1_folded_hist
      (io_in_bits_folded_hist_1_hist_1_folded_hist),
    .io_in_bits_folded_hist_3_hist_12_folded_hist
      (io_in_bits_folded_hist_3_hist_12_folded_hist),
    .io_in_bits_folded_hist_3_hist_11_folded_hist
      (io_in_bits_folded_hist_3_hist_11_folded_hist),
    .io_in_bits_folded_hist_3_hist_2_folded_hist
      (io_in_bits_folded_hist_3_hist_2_folded_hist),
    .io_out_s2_full_pred_0_br_taken_mask_0
      (_tage_io_out_s2_full_pred_0_br_taken_mask_0),
    .io_out_s2_full_pred_0_br_taken_mask_1
      (_tage_io_out_s2_full_pred_0_br_taken_mask_1),
    .io_out_s2_full_pred_1_br_taken_mask_0
      (_tage_io_out_s2_full_pred_1_br_taken_mask_0),
    .io_out_s2_full_pred_1_br_taken_mask_1
      (_tage_io_out_s2_full_pred_1_br_taken_mask_1),
    .io_out_s2_full_pred_2_br_taken_mask_0
      (_tage_io_out_s2_full_pred_2_br_taken_mask_0),
    .io_out_s2_full_pred_2_br_taken_mask_1
      (_tage_io_out_s2_full_pred_2_br_taken_mask_1),
    .io_out_s2_full_pred_3_br_taken_mask_0
      (_tage_io_out_s2_full_pred_3_br_taken_mask_0),
    .io_out_s2_full_pred_3_br_taken_mask_1
      (_tage_io_out_s2_full_pred_3_br_taken_mask_1),
    .io_out_s3_full_pred_0_br_taken_mask_0
      (_tage_io_out_s3_full_pred_0_br_taken_mask_0),
    .io_out_s3_full_pred_0_br_taken_mask_1
      (_tage_io_out_s3_full_pred_0_br_taken_mask_1),
    .io_out_s3_full_pred_1_br_taken_mask_0
      (_tage_io_out_s3_full_pred_1_br_taken_mask_0),
    .io_out_s3_full_pred_1_br_taken_mask_1
      (_tage_io_out_s3_full_pred_1_br_taken_mask_1),
    .io_out_s3_full_pred_2_br_taken_mask_0
      (_tage_io_out_s3_full_pred_2_br_taken_mask_0),
    .io_out_s3_full_pred_2_br_taken_mask_1
      (_tage_io_out_s3_full_pred_2_br_taken_mask_1),
    .io_out_s3_full_pred_3_br_taken_mask_0
      (_tage_io_out_s3_full_pred_3_br_taken_mask_0),
    .io_out_s3_full_pred_3_br_taken_mask_1
      (_tage_io_out_s3_full_pred_3_br_taken_mask_1),
    .io_out_last_stage_meta
      (_tage_io_out_last_stage_meta),
    .io_ctrl_tage_enable
      (_tage_io_ctrl_delay_io_out_tage_enable),	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .io_ctrl_sc_enable
      (_tage_io_ctrl_delay_io_out_sc_enable),	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .io_s0_fire_0                                             (io_s0_fire_0),
    .io_s0_fire_1                                             (io_s0_fire_1),
    .io_s0_fire_3                                             (io_s0_fire_3),
    .io_s1_fire_0                                             (io_s1_fire_0),
    .io_s1_fire_1                                             (io_s1_fire_1),
    .io_s1_fire_2                                             (io_s1_fire_2),
    .io_s1_fire_3                                             (io_s1_fire_3),
    .io_s2_fire_0                                             (io_s2_fire_0),
    .io_s2_fire_1                                             (io_s2_fire_1),
    .io_s2_fire_2                                             (io_s2_fire_2),
    .io_s2_fire_3                                             (io_s2_fire_3),
    .io_s1_ready                                              (_tage_io_s1_ready),
    .io_update_valid                                          (io_update_valid),
    .io_update_bits_pc                                        (io_update_bits_pc),
    .io_update_bits_spec_info_folded_hist_hist_17_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_17_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_16_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_16_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_15_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_15_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_14_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_14_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_12_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_12_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_11_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_11_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_9_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_9_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_8_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_8_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_7_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_7_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_5_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_5_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_4_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_4_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_3_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_3_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_2_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_2_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_1_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_1_folded_hist),
    .io_update_bits_ftb_entry_brSlots_0_valid
      (io_update_bits_ftb_entry_brSlots_0_valid),
    .io_update_bits_ftb_entry_tailSlot_sharing
      (io_update_bits_ftb_entry_tailSlot_sharing),
    .io_update_bits_ftb_entry_tailSlot_valid
      (io_update_bits_ftb_entry_tailSlot_valid),
    .io_update_bits_ftb_entry_always_taken_0
      (io_update_bits_ftb_entry_always_taken_0),
    .io_update_bits_ftb_entry_always_taken_1
      (io_update_bits_ftb_entry_always_taken_1),
    .io_update_bits_br_taken_mask_0
      (io_update_bits_br_taken_mask_0),
    .io_update_bits_br_taken_mask_1
      (io_update_bits_br_taken_mask_1),
    .io_update_bits_mispred_mask_0
      (io_update_bits_mispred_mask_0),
    .io_update_bits_mispred_mask_1
      (io_update_bits_mispred_mask_1),
    .io_update_bits_meta
      ({129'h0, io_update_bits_meta[222:129]}),	// @[src/main/scala/xiangshan/frontend/Composer.scala:77:27, :78:31]
    .io_perf_0_value                                          (_tage_io_perf_0_value),
    .io_perf_1_value                                          (_tage_io_perf_1_value),
    .io_perf_2_value                                          (_tage_io_perf_2_value)
  );
  RAS ras (	// @[src/main/scala/xiangshan/Parameters.scala:132:23]
    .clock                                                          (clock),
    .reset                                                          (reset),
    .io_reset_vector                                                (io_reset_vector),
    .io_in_bits_s0_pc_0                                             (io_in_bits_s0_pc_0),
    .io_in_bits_s0_pc_1                                             (io_in_bits_s0_pc_1),
    .io_in_bits_s0_pc_2                                             (io_in_bits_s0_pc_2),
    .io_in_bits_s0_pc_3                                             (io_in_bits_s0_pc_3),
    .io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_0_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_0_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0
      (_ittage_io_out_s2_full_pred_0_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1
      (_ittage_io_out_s2_full_pred_0_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_targets_0
      (_ittage_io_out_s2_full_pred_0_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_targets_1
      (_ittage_io_out_s2_full_pred_0_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_jalr_target
      (_ittage_io_out_s2_full_pred_0_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_offsets_0
      (_ittage_io_out_s2_full_pred_0_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_offsets_1
      (_ittage_io_out_s2_full_pred_0_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr
      (_ittage_io_out_s2_full_pred_0_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing
      (_ittage_io_out_s2_full_pred_0_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_0_hit
      (_ittage_io_out_s2_full_pred_0_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_1_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_1_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0
      (_ittage_io_out_s2_full_pred_1_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1
      (_ittage_io_out_s2_full_pred_1_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_targets_0
      (_ittage_io_out_s2_full_pred_1_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_targets_1
      (_ittage_io_out_s2_full_pred_1_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_jalr_target
      (_ittage_io_out_s2_full_pred_1_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_offsets_0
      (_ittage_io_out_s2_full_pred_1_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_offsets_1
      (_ittage_io_out_s2_full_pred_1_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr
      (_ittage_io_out_s2_full_pred_1_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing
      (_ittage_io_out_s2_full_pred_1_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_1_hit
      (_ittage_io_out_s2_full_pred_1_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_2_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_2_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0
      (_ittage_io_out_s2_full_pred_2_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1
      (_ittage_io_out_s2_full_pred_2_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_targets_0
      (_ittage_io_out_s2_full_pred_2_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_targets_1
      (_ittage_io_out_s2_full_pred_2_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_jalr_target
      (_ittage_io_out_s2_full_pred_2_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_offsets_0
      (_ittage_io_out_s2_full_pred_2_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_offsets_1
      (_ittage_io_out_s2_full_pred_2_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr
      (_ittage_io_out_s2_full_pred_2_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_jalr
      (_ittage_io_out_s2_full_pred_2_is_jalr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_call
      (_ittage_io_out_s2_full_pred_2_is_call),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_ret
      (_ittage_io_out_s2_full_pred_2_is_ret),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call
      (_ittage_io_out_s2_full_pred_2_last_may_be_rvi_call),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing
      (_ittage_io_out_s2_full_pred_2_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_2_hit
      (_ittage_io_out_s2_full_pred_2_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_3_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_3_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0
      (_ittage_io_out_s2_full_pred_3_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1
      (_ittage_io_out_s2_full_pred_3_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_targets_0
      (_ittage_io_out_s2_full_pred_3_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_targets_1
      (_ittage_io_out_s2_full_pred_3_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_jalr_target
      (_ittage_io_out_s2_full_pred_3_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_offsets_0
      (_ittage_io_out_s2_full_pred_3_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_offsets_1
      (_ittage_io_out_s2_full_pred_3_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr
      (_ittage_io_out_s2_full_pred_3_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr
      (_ittage_io_out_s2_full_pred_3_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing
      (_ittage_io_out_s2_full_pred_3_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s2_full_pred_3_hit
      (_ittage_io_out_s2_full_pred_3_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_0_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_0_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0
      (_ittage_io_out_s3_full_pred_0_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1
      (_ittage_io_out_s3_full_pred_0_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_targets_0
      (_ittage_io_out_s3_full_pred_0_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_targets_1
      (_ittage_io_out_s3_full_pred_0_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_jalr_target
      (_ittage_io_out_s3_full_pred_0_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr
      (_ittage_io_out_s3_full_pred_0_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr
      (_ittage_io_out_s3_full_pred_0_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing
      (_ittage_io_out_s3_full_pred_0_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_0_hit
      (_ittage_io_out_s3_full_pred_0_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_1_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_1_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0
      (_ittage_io_out_s3_full_pred_1_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1
      (_ittage_io_out_s3_full_pred_1_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_targets_0
      (_ittage_io_out_s3_full_pred_1_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_targets_1
      (_ittage_io_out_s3_full_pred_1_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_jalr_target
      (_ittage_io_out_s3_full_pred_1_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr
      (_ittage_io_out_s3_full_pred_1_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr
      (_ittage_io_out_s3_full_pred_1_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing
      (_ittage_io_out_s3_full_pred_1_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_1_hit
      (_ittage_io_out_s3_full_pred_1_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_2_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_2_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0
      (_ittage_io_out_s3_full_pred_2_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1
      (_ittage_io_out_s3_full_pred_2_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_targets_0
      (_ittage_io_out_s3_full_pred_2_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_targets_1
      (_ittage_io_out_s3_full_pred_2_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_jalr_target
      (_ittage_io_out_s3_full_pred_2_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr
      (_ittage_io_out_s3_full_pred_2_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr
      (_ittage_io_out_s3_full_pred_2_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_jalr
      (_ittage_io_out_s3_full_pred_2_is_jalr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_call
      (_ittage_io_out_s3_full_pred_2_is_call),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_ret
      (_ittage_io_out_s3_full_pred_2_is_ret),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing
      (_ittage_io_out_s3_full_pred_2_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_2_hit
      (_ittage_io_out_s3_full_pred_2_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_3_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_3_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0
      (_ittage_io_out_s3_full_pred_3_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1
      (_ittage_io_out_s3_full_pred_3_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_targets_0
      (_ittage_io_out_s3_full_pred_3_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_targets_1
      (_ittage_io_out_s3_full_pred_3_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_jalr_target
      (_ittage_io_out_s3_full_pred_3_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_offsets_0
      (_ittage_io_out_s3_full_pred_3_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_offsets_1
      (_ittage_io_out_s3_full_pred_3_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr
      (_ittage_io_out_s3_full_pred_3_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr
      (_ittage_io_out_s3_full_pred_3_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing
      (_ittage_io_out_s3_full_pred_3_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_s3_full_pred_3_hit
      (_ittage_io_out_s3_full_pred_3_hit),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_valid
      (_ittage_io_out_last_stage_ftb_entry_valid),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_offset),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_lower),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_tarStat),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_valid),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_offset),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_lower),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_tarStat),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_valid),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr
      (_ittage_io_out_last_stage_ftb_entry_pftAddr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_carry
      (_ittage_io_out_last_stage_ftb_entry_carry),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_isCall
      (_ittage_io_out_last_stage_ftb_entry_isCall),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_isRet
      (_ittage_io_out_last_stage_ftb_entry_isRet),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr
      (_ittage_io_out_last_stage_ftb_entry_isJalr),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call
      (_ittage_io_out_last_stage_ftb_entry_last_may_be_rvi_call),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0
      (_ittage_io_out_last_stage_ftb_entry_always_taken_0),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1
      (_ittage_io_out_last_stage_ftb_entry_always_taken_1),	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .io_out_s2_pc_0                                                 (io_out_s2_pc_0),
    .io_out_s2_pc_1                                                 (io_out_s2_pc_1),
    .io_out_s2_pc_2                                                 (io_out_s2_pc_2),
    .io_out_s2_pc_3                                                 (io_out_s2_pc_3),
    .io_out_s2_full_pred_0_br_taken_mask_0
      (io_out_s2_full_pred_0_br_taken_mask_0),
    .io_out_s2_full_pred_0_br_taken_mask_1
      (io_out_s2_full_pred_0_br_taken_mask_1),
    .io_out_s2_full_pred_0_slot_valids_0
      (io_out_s2_full_pred_0_slot_valids_0),
    .io_out_s2_full_pred_0_slot_valids_1
      (io_out_s2_full_pred_0_slot_valids_1),
    .io_out_s2_full_pred_0_targets_0
      (io_out_s2_full_pred_0_targets_0),
    .io_out_s2_full_pred_0_targets_1
      (io_out_s2_full_pred_0_targets_1),
    .io_out_s2_full_pred_0_offsets_0
      (io_out_s2_full_pred_0_offsets_0),
    .io_out_s2_full_pred_0_offsets_1
      (io_out_s2_full_pred_0_offsets_1),
    .io_out_s2_full_pred_0_fallThroughAddr
      (io_out_s2_full_pred_0_fallThroughAddr),
    .io_out_s2_full_pred_0_is_br_sharing
      (io_out_s2_full_pred_0_is_br_sharing),
    .io_out_s2_full_pred_0_hit
      (io_out_s2_full_pred_0_hit),
    .io_out_s2_full_pred_1_br_taken_mask_0
      (io_out_s2_full_pred_1_br_taken_mask_0),
    .io_out_s2_full_pred_1_br_taken_mask_1
      (io_out_s2_full_pred_1_br_taken_mask_1),
    .io_out_s2_full_pred_1_slot_valids_0
      (io_out_s2_full_pred_1_slot_valids_0),
    .io_out_s2_full_pred_1_slot_valids_1
      (io_out_s2_full_pred_1_slot_valids_1),
    .io_out_s2_full_pred_1_targets_0
      (io_out_s2_full_pred_1_targets_0),
    .io_out_s2_full_pred_1_targets_1
      (io_out_s2_full_pred_1_targets_1),
    .io_out_s2_full_pred_1_offsets_0
      (io_out_s2_full_pred_1_offsets_0),
    .io_out_s2_full_pred_1_offsets_1
      (io_out_s2_full_pred_1_offsets_1),
    .io_out_s2_full_pred_1_fallThroughAddr
      (io_out_s2_full_pred_1_fallThroughAddr),
    .io_out_s2_full_pred_1_is_br_sharing
      (io_out_s2_full_pred_1_is_br_sharing),
    .io_out_s2_full_pred_1_hit
      (io_out_s2_full_pred_1_hit),
    .io_out_s2_full_pred_2_br_taken_mask_0
      (io_out_s2_full_pred_2_br_taken_mask_0),
    .io_out_s2_full_pred_2_br_taken_mask_1
      (io_out_s2_full_pred_2_br_taken_mask_1),
    .io_out_s2_full_pred_2_slot_valids_0
      (io_out_s2_full_pred_2_slot_valids_0),
    .io_out_s2_full_pred_2_slot_valids_1
      (io_out_s2_full_pred_2_slot_valids_1),
    .io_out_s2_full_pred_2_targets_0
      (io_out_s2_full_pred_2_targets_0),
    .io_out_s2_full_pred_2_targets_1
      (io_out_s2_full_pred_2_targets_1),
    .io_out_s2_full_pred_2_offsets_0
      (io_out_s2_full_pred_2_offsets_0),
    .io_out_s2_full_pred_2_offsets_1
      (io_out_s2_full_pred_2_offsets_1),
    .io_out_s2_full_pred_2_fallThroughAddr
      (io_out_s2_full_pred_2_fallThroughAddr),
    .io_out_s2_full_pred_2_is_br_sharing
      (io_out_s2_full_pred_2_is_br_sharing),
    .io_out_s2_full_pred_2_hit
      (io_out_s2_full_pred_2_hit),
    .io_out_s2_full_pred_3_br_taken_mask_0
      (io_out_s2_full_pred_3_br_taken_mask_0),
    .io_out_s2_full_pred_3_br_taken_mask_1
      (io_out_s2_full_pred_3_br_taken_mask_1),
    .io_out_s2_full_pred_3_slot_valids_0
      (io_out_s2_full_pred_3_slot_valids_0),
    .io_out_s2_full_pred_3_slot_valids_1
      (io_out_s2_full_pred_3_slot_valids_1),
    .io_out_s2_full_pred_3_targets_0
      (io_out_s2_full_pred_3_targets_0),
    .io_out_s2_full_pred_3_targets_1
      (io_out_s2_full_pred_3_targets_1),
    .io_out_s2_full_pred_3_offsets_0
      (io_out_s2_full_pred_3_offsets_0),
    .io_out_s2_full_pred_3_offsets_1
      (io_out_s2_full_pred_3_offsets_1),
    .io_out_s2_full_pred_3_fallThroughAddr
      (io_out_s2_full_pred_3_fallThroughAddr),
    .io_out_s2_full_pred_3_fallThroughErr
      (io_out_s2_full_pred_3_fallThroughErr),
    .io_out_s2_full_pred_3_is_br_sharing
      (io_out_s2_full_pred_3_is_br_sharing),
    .io_out_s2_full_pred_3_hit
      (io_out_s2_full_pred_3_hit),
    .io_out_s3_pc_0                                                 (io_out_s3_pc_0),
    .io_out_s3_pc_1                                                 (io_out_s3_pc_1),
    .io_out_s3_pc_2                                                 (io_out_s3_pc_2),
    .io_out_s3_pc_3                                                 (io_out_s3_pc_3),
    .io_out_s3_full_pred_0_br_taken_mask_0
      (io_out_s3_full_pred_0_br_taken_mask_0),
    .io_out_s3_full_pred_0_br_taken_mask_1
      (io_out_s3_full_pred_0_br_taken_mask_1),
    .io_out_s3_full_pred_0_slot_valids_0
      (io_out_s3_full_pred_0_slot_valids_0),
    .io_out_s3_full_pred_0_slot_valids_1
      (io_out_s3_full_pred_0_slot_valids_1),
    .io_out_s3_full_pred_0_targets_0
      (io_out_s3_full_pred_0_targets_0),
    .io_out_s3_full_pred_0_targets_1
      (io_out_s3_full_pred_0_targets_1),
    .io_out_s3_full_pred_0_fallThroughAddr
      (io_out_s3_full_pred_0_fallThroughAddr),
    .io_out_s3_full_pred_0_fallThroughErr
      (io_out_s3_full_pred_0_fallThroughErr),
    .io_out_s3_full_pred_0_is_br_sharing
      (io_out_s3_full_pred_0_is_br_sharing),
    .io_out_s3_full_pred_0_hit
      (io_out_s3_full_pred_0_hit),
    .io_out_s3_full_pred_1_br_taken_mask_0
      (io_out_s3_full_pred_1_br_taken_mask_0),
    .io_out_s3_full_pred_1_br_taken_mask_1
      (io_out_s3_full_pred_1_br_taken_mask_1),
    .io_out_s3_full_pred_1_slot_valids_0
      (io_out_s3_full_pred_1_slot_valids_0),
    .io_out_s3_full_pred_1_slot_valids_1
      (io_out_s3_full_pred_1_slot_valids_1),
    .io_out_s3_full_pred_1_targets_0
      (io_out_s3_full_pred_1_targets_0),
    .io_out_s3_full_pred_1_targets_1
      (io_out_s3_full_pred_1_targets_1),
    .io_out_s3_full_pred_1_fallThroughAddr
      (io_out_s3_full_pred_1_fallThroughAddr),
    .io_out_s3_full_pred_1_fallThroughErr
      (io_out_s3_full_pred_1_fallThroughErr),
    .io_out_s3_full_pred_1_is_br_sharing
      (io_out_s3_full_pred_1_is_br_sharing),
    .io_out_s3_full_pred_1_hit
      (io_out_s3_full_pred_1_hit),
    .io_out_s3_full_pred_2_br_taken_mask_0
      (io_out_s3_full_pred_2_br_taken_mask_0),
    .io_out_s3_full_pred_2_br_taken_mask_1
      (io_out_s3_full_pred_2_br_taken_mask_1),
    .io_out_s3_full_pred_2_slot_valids_0
      (io_out_s3_full_pred_2_slot_valids_0),
    .io_out_s3_full_pred_2_slot_valids_1
      (io_out_s3_full_pred_2_slot_valids_1),
    .io_out_s3_full_pred_2_targets_0
      (io_out_s3_full_pred_2_targets_0),
    .io_out_s3_full_pred_2_targets_1
      (io_out_s3_full_pred_2_targets_1),
    .io_out_s3_full_pred_2_fallThroughAddr
      (io_out_s3_full_pred_2_fallThroughAddr),
    .io_out_s3_full_pred_2_fallThroughErr
      (io_out_s3_full_pred_2_fallThroughErr),
    .io_out_s3_full_pred_2_is_br_sharing
      (io_out_s3_full_pred_2_is_br_sharing),
    .io_out_s3_full_pred_2_hit
      (io_out_s3_full_pred_2_hit),
    .io_out_s3_full_pred_3_br_taken_mask_0
      (io_out_s3_full_pred_3_br_taken_mask_0),
    .io_out_s3_full_pred_3_br_taken_mask_1
      (io_out_s3_full_pred_3_br_taken_mask_1),
    .io_out_s3_full_pred_3_slot_valids_0
      (io_out_s3_full_pred_3_slot_valids_0),
    .io_out_s3_full_pred_3_slot_valids_1
      (io_out_s3_full_pred_3_slot_valids_1),
    .io_out_s3_full_pred_3_targets_0
      (io_out_s3_full_pred_3_targets_0),
    .io_out_s3_full_pred_3_targets_1
      (io_out_s3_full_pred_3_targets_1),
    .io_out_s3_full_pred_3_offsets_0
      (io_out_s3_full_pred_3_offsets_0),
    .io_out_s3_full_pred_3_offsets_1
      (io_out_s3_full_pred_3_offsets_1),
    .io_out_s3_full_pred_3_fallThroughAddr
      (io_out_s3_full_pred_3_fallThroughAddr),
    .io_out_s3_full_pred_3_fallThroughErr
      (io_out_s3_full_pred_3_fallThroughErr),
    .io_out_s3_full_pred_3_is_br_sharing
      (io_out_s3_full_pred_3_is_br_sharing),
    .io_out_s3_full_pred_3_hit
      (io_out_s3_full_pred_3_hit),
    .io_out_last_stage_meta
      (_ras_io_out_last_stage_meta),
    .io_out_last_stage_spec_info_ssp
      (io_out_last_stage_spec_info_ssp),
    .io_out_last_stage_spec_info_sctr
      (io_out_last_stage_spec_info_sctr),
    .io_out_last_stage_spec_info_TOSW_flag
      (io_out_last_stage_spec_info_TOSW_flag),
    .io_out_last_stage_spec_info_TOSW_value
      (io_out_last_stage_spec_info_TOSW_value),
    .io_out_last_stage_spec_info_TOSR_flag
      (io_out_last_stage_spec_info_TOSR_flag),
    .io_out_last_stage_spec_info_TOSR_value
      (io_out_last_stage_spec_info_TOSR_value),
    .io_out_last_stage_spec_info_NOS_flag
      (io_out_last_stage_spec_info_NOS_flag),
    .io_out_last_stage_spec_info_NOS_value
      (io_out_last_stage_spec_info_NOS_value),
    .io_out_last_stage_spec_info_topAddr
      (io_out_last_stage_spec_info_topAddr),
    .io_out_last_stage_ftb_entry_valid
      (io_out_last_stage_ftb_entry_valid),
    .io_out_last_stage_ftb_entry_brSlots_0_offset
      (io_out_last_stage_ftb_entry_brSlots_0_offset),
    .io_out_last_stage_ftb_entry_brSlots_0_lower
      (io_out_last_stage_ftb_entry_brSlots_0_lower),
    .io_out_last_stage_ftb_entry_brSlots_0_tarStat
      (io_out_last_stage_ftb_entry_brSlots_0_tarStat),
    .io_out_last_stage_ftb_entry_brSlots_0_sharing
      (io_out_last_stage_ftb_entry_brSlots_0_sharing),
    .io_out_last_stage_ftb_entry_brSlots_0_valid
      (io_out_last_stage_ftb_entry_brSlots_0_valid),
    .io_out_last_stage_ftb_entry_tailSlot_offset
      (io_out_last_stage_ftb_entry_tailSlot_offset),
    .io_out_last_stage_ftb_entry_tailSlot_lower
      (io_out_last_stage_ftb_entry_tailSlot_lower),
    .io_out_last_stage_ftb_entry_tailSlot_tarStat
      (io_out_last_stage_ftb_entry_tailSlot_tarStat),
    .io_out_last_stage_ftb_entry_tailSlot_sharing
      (io_out_last_stage_ftb_entry_tailSlot_sharing),
    .io_out_last_stage_ftb_entry_tailSlot_valid
      (io_out_last_stage_ftb_entry_tailSlot_valid),
    .io_out_last_stage_ftb_entry_pftAddr
      (io_out_last_stage_ftb_entry_pftAddr),
    .io_out_last_stage_ftb_entry_carry
      (io_out_last_stage_ftb_entry_carry),
    .io_out_last_stage_ftb_entry_isCall
      (io_out_last_stage_ftb_entry_isCall),
    .io_out_last_stage_ftb_entry_isRet
      (io_out_last_stage_ftb_entry_isRet),
    .io_out_last_stage_ftb_entry_isJalr
      (io_out_last_stage_ftb_entry_isJalr),
    .io_out_last_stage_ftb_entry_last_may_be_rvi_call
      (io_out_last_stage_ftb_entry_last_may_be_rvi_call),
    .io_out_last_stage_ftb_entry_always_taken_0
      (io_out_last_stage_ftb_entry_always_taken_0),
    .io_out_last_stage_ftb_entry_always_taken_1
      (io_out_last_stage_ftb_entry_always_taken_1),
    .io_ctrl_ras_enable
      (_ras_io_ctrl_delay_io_out_ras_enable),	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .io_s0_fire_0                                                   (io_s0_fire_0),
    .io_s0_fire_1                                                   (io_s0_fire_1),
    .io_s0_fire_2                                                   (io_s0_fire_2),
    .io_s0_fire_3                                                   (io_s0_fire_3),
    .io_s1_fire_0                                                   (io_s1_fire_0),
    .io_s1_fire_1                                                   (io_s1_fire_1),
    .io_s1_fire_2                                                   (io_s1_fire_2),
    .io_s1_fire_3                                                   (io_s1_fire_3),
    .io_s2_fire_0                                                   (io_s2_fire_0),
    .io_s2_fire_1                                                   (io_s2_fire_1),
    .io_s2_fire_2                                                   (io_s2_fire_2),
    .io_s2_fire_3                                                   (io_s2_fire_3),
    .io_s3_fire_2                                                   (io_s3_fire_2),
    .io_s3_redirect_2                                               (io_s3_redirect_2),
    .io_update_valid                                                (io_update_valid),
    .io_update_bits_ftb_entry_tailSlot_offset
      (io_update_bits_ftb_entry_tailSlot_offset),
    .io_update_bits_ftb_entry_tailSlot_valid
      (io_update_bits_ftb_entry_tailSlot_valid),
    .io_update_bits_ftb_entry_isCall
      (io_update_bits_ftb_entry_isCall),
    .io_update_bits_ftb_entry_isRet
      (io_update_bits_ftb_entry_isRet),
    .io_update_bits_cfi_idx_valid
      (io_update_bits_cfi_idx_valid),
    .io_update_bits_cfi_idx_bits
      (io_update_bits_cfi_idx_bits),
    .io_update_bits_jmp_taken
      (io_update_bits_jmp_taken),
    .io_update_bits_meta                                            (io_update_bits_meta),
    .io_redirect_valid                                              (io_redirect_valid),
    .io_redirect_bits_level
      (io_redirect_bits_level),
    .io_redirect_bits_cfiUpdate_pc
      (io_redirect_bits_cfiUpdate_pc),
    .io_redirect_bits_cfiUpdate_pd_isRVC
      (io_redirect_bits_cfiUpdate_pd_isRVC),
    .io_redirect_bits_cfiUpdate_pd_isCall
      (io_redirect_bits_cfiUpdate_pd_isCall),
    .io_redirect_bits_cfiUpdate_pd_isRet
      (io_redirect_bits_cfiUpdate_pd_isRet),
    .io_redirect_bits_cfiUpdate_ssp
      (io_redirect_bits_cfiUpdate_ssp),
    .io_redirect_bits_cfiUpdate_sctr
      (io_redirect_bits_cfiUpdate_sctr),
    .io_redirect_bits_cfiUpdate_TOSW_flag
      (io_redirect_bits_cfiUpdate_TOSW_flag),
    .io_redirect_bits_cfiUpdate_TOSW_value
      (io_redirect_bits_cfiUpdate_TOSW_value),
    .io_redirect_bits_cfiUpdate_TOSR_flag
      (io_redirect_bits_cfiUpdate_TOSR_flag),
    .io_redirect_bits_cfiUpdate_TOSR_value
      (io_redirect_bits_cfiUpdate_TOSR_value),
    .io_redirect_bits_cfiUpdate_NOS_flag
      (io_redirect_bits_cfiUpdate_NOS_flag),
    .io_redirect_bits_cfiUpdate_NOS_value
      (io_redirect_bits_cfiUpdate_NOS_value)
  );
  ITTage ittage (	// @[src/main/scala/xiangshan/Parameters.scala:133:26]
    .clock                                                          (clock),
    .reset                                                          (reset),
    .io_in_bits_s0_pc_3                                             (io_in_bits_s0_pc_3),
    .io_in_bits_folded_hist_3_hist_14_folded_hist
      (io_in_bits_folded_hist_3_hist_14_folded_hist),
    .io_in_bits_folded_hist_3_hist_13_folded_hist
      (io_in_bits_folded_hist_3_hist_13_folded_hist),
    .io_in_bits_folded_hist_3_hist_12_folded_hist
      (io_in_bits_folded_hist_3_hist_12_folded_hist),
    .io_in_bits_folded_hist_3_hist_10_folded_hist
      (io_in_bits_folded_hist_3_hist_10_folded_hist),
    .io_in_bits_folded_hist_3_hist_6_folded_hist
      (io_in_bits_folded_hist_3_hist_6_folded_hist),
    .io_in_bits_folded_hist_3_hist_4_folded_hist
      (io_in_bits_folded_hist_3_hist_4_folded_hist),
    .io_in_bits_folded_hist_3_hist_3_folded_hist
      (io_in_bits_folded_hist_3_hist_3_folded_hist),
    .io_in_bits_folded_hist_3_hist_2_folded_hist
      (io_in_bits_folded_hist_3_hist_2_folded_hist),
    .io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_0_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_0_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0
      (_ftb_io_out_s2_full_pred_0_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1
      (_ftb_io_out_s2_full_pred_0_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_targets_0
      (_ftb_io_out_s2_full_pred_0_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_targets_1
      (_ftb_io_out_s2_full_pred_0_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_jalr_target
      (_ftb_io_out_s2_full_pred_0_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_offsets_0
      (_ftb_io_out_s2_full_pred_0_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_offsets_1
      (_ftb_io_out_s2_full_pred_0_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr
      (_ftb_io_out_s2_full_pred_0_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing
      (_ftb_io_out_s2_full_pred_0_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_0_hit
      (_ftb_io_out_s2_full_pred_0_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_1_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_1_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0
      (_ftb_io_out_s2_full_pred_1_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1
      (_ftb_io_out_s2_full_pred_1_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_targets_0
      (_ftb_io_out_s2_full_pred_1_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_targets_1
      (_ftb_io_out_s2_full_pred_1_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_jalr_target
      (_ftb_io_out_s2_full_pred_1_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_offsets_0
      (_ftb_io_out_s2_full_pred_1_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_offsets_1
      (_ftb_io_out_s2_full_pred_1_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr
      (_ftb_io_out_s2_full_pred_1_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing
      (_ftb_io_out_s2_full_pred_1_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_1_hit
      (_ftb_io_out_s2_full_pred_1_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_2_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_2_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0
      (_ftb_io_out_s2_full_pred_2_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1
      (_ftb_io_out_s2_full_pred_2_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_targets_0
      (_ftb_io_out_s2_full_pred_2_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_targets_1
      (_ftb_io_out_s2_full_pred_2_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_jalr_target
      (_ftb_io_out_s2_full_pred_2_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_offsets_0
      (_ftb_io_out_s2_full_pred_2_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_offsets_1
      (_ftb_io_out_s2_full_pred_2_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr
      (_ftb_io_out_s2_full_pred_2_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_jalr
      (_ftb_io_out_s2_full_pred_2_is_jalr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_call
      (_ftb_io_out_s2_full_pred_2_is_call),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_ret
      (_ftb_io_out_s2_full_pred_2_is_ret),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call
      (_ftb_io_out_s2_full_pred_2_last_may_be_rvi_call),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing
      (_ftb_io_out_s2_full_pred_2_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_2_hit
      (_ftb_io_out_s2_full_pred_2_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0
      (_ftb_io_out_s2_full_pred_3_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1
      (_ftb_io_out_s2_full_pred_3_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0
      (_ftb_io_out_s2_full_pred_3_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1
      (_ftb_io_out_s2_full_pred_3_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_targets_0
      (_ftb_io_out_s2_full_pred_3_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_targets_1
      (_ftb_io_out_s2_full_pred_3_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_jalr_target
      (_ftb_io_out_s2_full_pred_3_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_offsets_0
      (_ftb_io_out_s2_full_pred_3_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_offsets_1
      (_ftb_io_out_s2_full_pred_3_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr
      (_ftb_io_out_s2_full_pred_3_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr
      (_ftb_io_out_s2_full_pred_3_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing
      (_ftb_io_out_s2_full_pred_3_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s2_full_pred_3_hit
      (_ftb_io_out_s2_full_pred_3_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_0_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_0_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0
      (_ftb_io_out_s3_full_pred_0_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1
      (_ftb_io_out_s3_full_pred_0_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_targets_0
      (_ftb_io_out_s3_full_pred_0_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_targets_1
      (_ftb_io_out_s3_full_pred_0_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_jalr_target
      (_ftb_io_out_s3_full_pred_0_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr
      (_ftb_io_out_s3_full_pred_0_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr
      (_ftb_io_out_s3_full_pred_0_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing
      (_ftb_io_out_s3_full_pred_0_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_0_hit
      (_ftb_io_out_s3_full_pred_0_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_1_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_1_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0
      (_ftb_io_out_s3_full_pred_1_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1
      (_ftb_io_out_s3_full_pred_1_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_targets_0
      (_ftb_io_out_s3_full_pred_1_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_targets_1
      (_ftb_io_out_s3_full_pred_1_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_jalr_target
      (_ftb_io_out_s3_full_pred_1_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr
      (_ftb_io_out_s3_full_pred_1_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr
      (_ftb_io_out_s3_full_pred_1_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing
      (_ftb_io_out_s3_full_pred_1_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_1_hit
      (_ftb_io_out_s3_full_pred_1_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_2_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_2_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0
      (_ftb_io_out_s3_full_pred_2_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1
      (_ftb_io_out_s3_full_pred_2_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_targets_0
      (_ftb_io_out_s3_full_pred_2_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_targets_1
      (_ftb_io_out_s3_full_pred_2_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_jalr_target
      (_ftb_io_out_s3_full_pred_2_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr
      (_ftb_io_out_s3_full_pred_2_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr
      (_ftb_io_out_s3_full_pred_2_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_jalr
      (_ftb_io_out_s3_full_pred_2_is_jalr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_call
      (_ftb_io_out_s3_full_pred_2_is_call),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_ret
      (_ftb_io_out_s3_full_pred_2_is_ret),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing
      (_ftb_io_out_s3_full_pred_2_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_2_hit
      (_ftb_io_out_s3_full_pred_2_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0
      (_ftb_io_out_s3_full_pred_3_br_taken_mask_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1
      (_ftb_io_out_s3_full_pred_3_br_taken_mask_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0
      (_ftb_io_out_s3_full_pred_3_slot_valids_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1
      (_ftb_io_out_s3_full_pred_3_slot_valids_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_targets_0
      (_ftb_io_out_s3_full_pred_3_targets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_targets_1
      (_ftb_io_out_s3_full_pred_3_targets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_jalr_target
      (_ftb_io_out_s3_full_pred_3_jalr_target),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_offsets_0
      (_ftb_io_out_s3_full_pred_3_offsets_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_offsets_1
      (_ftb_io_out_s3_full_pred_3_offsets_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr
      (_ftb_io_out_s3_full_pred_3_fallThroughAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr
      (_ftb_io_out_s3_full_pred_3_fallThroughErr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing
      (_ftb_io_out_s3_full_pred_3_is_br_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_s3_full_pred_3_hit
      (_ftb_io_out_s3_full_pred_3_hit),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_valid
      (_ftb_io_out_last_stage_ftb_entry_valid),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_offset),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_lower),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_tarStat),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid
      (_ftb_io_out_last_stage_ftb_entry_brSlots_0_valid),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_offset),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_lower),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_tarStat),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_sharing),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid
      (_ftb_io_out_last_stage_ftb_entry_tailSlot_valid),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr
      (_ftb_io_out_last_stage_ftb_entry_pftAddr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_carry
      (_ftb_io_out_last_stage_ftb_entry_carry),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_isCall
      (_ftb_io_out_last_stage_ftb_entry_isCall),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_isRet
      (_ftb_io_out_last_stage_ftb_entry_isRet),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr
      (_ftb_io_out_last_stage_ftb_entry_isJalr),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call
      (_ftb_io_out_last_stage_ftb_entry_last_may_be_rvi_call),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0
      (_ftb_io_out_last_stage_ftb_entry_always_taken_0),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1
      (_ftb_io_out_last_stage_ftb_entry_always_taken_1),	// @[src/main/scala/xiangshan/Parameters.scala:128:23]
    .io_out_s2_full_pred_0_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_0_br_taken_mask_0),
    .io_out_s2_full_pred_0_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_0_br_taken_mask_1),
    .io_out_s2_full_pred_0_slot_valids_0
      (_ittage_io_out_s2_full_pred_0_slot_valids_0),
    .io_out_s2_full_pred_0_slot_valids_1
      (_ittage_io_out_s2_full_pred_0_slot_valids_1),
    .io_out_s2_full_pred_0_targets_0
      (_ittage_io_out_s2_full_pred_0_targets_0),
    .io_out_s2_full_pred_0_targets_1
      (_ittage_io_out_s2_full_pred_0_targets_1),
    .io_out_s2_full_pred_0_jalr_target
      (_ittage_io_out_s2_full_pred_0_jalr_target),
    .io_out_s2_full_pred_0_offsets_0
      (_ittage_io_out_s2_full_pred_0_offsets_0),
    .io_out_s2_full_pred_0_offsets_1
      (_ittage_io_out_s2_full_pred_0_offsets_1),
    .io_out_s2_full_pred_0_fallThroughAddr
      (_ittage_io_out_s2_full_pred_0_fallThroughAddr),
    .io_out_s2_full_pred_0_is_br_sharing
      (_ittage_io_out_s2_full_pred_0_is_br_sharing),
    .io_out_s2_full_pred_0_hit
      (_ittage_io_out_s2_full_pred_0_hit),
    .io_out_s2_full_pred_1_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_1_br_taken_mask_0),
    .io_out_s2_full_pred_1_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_1_br_taken_mask_1),
    .io_out_s2_full_pred_1_slot_valids_0
      (_ittage_io_out_s2_full_pred_1_slot_valids_0),
    .io_out_s2_full_pred_1_slot_valids_1
      (_ittage_io_out_s2_full_pred_1_slot_valids_1),
    .io_out_s2_full_pred_1_targets_0
      (_ittage_io_out_s2_full_pred_1_targets_0),
    .io_out_s2_full_pred_1_targets_1
      (_ittage_io_out_s2_full_pred_1_targets_1),
    .io_out_s2_full_pred_1_jalr_target
      (_ittage_io_out_s2_full_pred_1_jalr_target),
    .io_out_s2_full_pred_1_offsets_0
      (_ittage_io_out_s2_full_pred_1_offsets_0),
    .io_out_s2_full_pred_1_offsets_1
      (_ittage_io_out_s2_full_pred_1_offsets_1),
    .io_out_s2_full_pred_1_fallThroughAddr
      (_ittage_io_out_s2_full_pred_1_fallThroughAddr),
    .io_out_s2_full_pred_1_is_br_sharing
      (_ittage_io_out_s2_full_pred_1_is_br_sharing),
    .io_out_s2_full_pred_1_hit
      (_ittage_io_out_s2_full_pred_1_hit),
    .io_out_s2_full_pred_2_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_2_br_taken_mask_0),
    .io_out_s2_full_pred_2_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_2_br_taken_mask_1),
    .io_out_s2_full_pred_2_slot_valids_0
      (_ittage_io_out_s2_full_pred_2_slot_valids_0),
    .io_out_s2_full_pred_2_slot_valids_1
      (_ittage_io_out_s2_full_pred_2_slot_valids_1),
    .io_out_s2_full_pred_2_targets_0
      (_ittage_io_out_s2_full_pred_2_targets_0),
    .io_out_s2_full_pred_2_targets_1
      (_ittage_io_out_s2_full_pred_2_targets_1),
    .io_out_s2_full_pred_2_jalr_target
      (_ittage_io_out_s2_full_pred_2_jalr_target),
    .io_out_s2_full_pred_2_offsets_0
      (_ittage_io_out_s2_full_pred_2_offsets_0),
    .io_out_s2_full_pred_2_offsets_1
      (_ittage_io_out_s2_full_pred_2_offsets_1),
    .io_out_s2_full_pred_2_fallThroughAddr
      (_ittage_io_out_s2_full_pred_2_fallThroughAddr),
    .io_out_s2_full_pred_2_is_jalr
      (_ittage_io_out_s2_full_pred_2_is_jalr),
    .io_out_s2_full_pred_2_is_call
      (_ittage_io_out_s2_full_pred_2_is_call),
    .io_out_s2_full_pred_2_is_ret
      (_ittage_io_out_s2_full_pred_2_is_ret),
    .io_out_s2_full_pred_2_last_may_be_rvi_call
      (_ittage_io_out_s2_full_pred_2_last_may_be_rvi_call),
    .io_out_s2_full_pred_2_is_br_sharing
      (_ittage_io_out_s2_full_pred_2_is_br_sharing),
    .io_out_s2_full_pred_2_hit
      (_ittage_io_out_s2_full_pred_2_hit),
    .io_out_s2_full_pred_3_br_taken_mask_0
      (_ittage_io_out_s2_full_pred_3_br_taken_mask_0),
    .io_out_s2_full_pred_3_br_taken_mask_1
      (_ittage_io_out_s2_full_pred_3_br_taken_mask_1),
    .io_out_s2_full_pred_3_slot_valids_0
      (_ittage_io_out_s2_full_pred_3_slot_valids_0),
    .io_out_s2_full_pred_3_slot_valids_1
      (_ittage_io_out_s2_full_pred_3_slot_valids_1),
    .io_out_s2_full_pred_3_targets_0
      (_ittage_io_out_s2_full_pred_3_targets_0),
    .io_out_s2_full_pred_3_targets_1
      (_ittage_io_out_s2_full_pred_3_targets_1),
    .io_out_s2_full_pred_3_jalr_target
      (_ittage_io_out_s2_full_pred_3_jalr_target),
    .io_out_s2_full_pred_3_offsets_0
      (_ittage_io_out_s2_full_pred_3_offsets_0),
    .io_out_s2_full_pred_3_offsets_1
      (_ittage_io_out_s2_full_pred_3_offsets_1),
    .io_out_s2_full_pred_3_fallThroughAddr
      (_ittage_io_out_s2_full_pred_3_fallThroughAddr),
    .io_out_s2_full_pred_3_fallThroughErr
      (_ittage_io_out_s2_full_pred_3_fallThroughErr),
    .io_out_s2_full_pred_3_is_br_sharing
      (_ittage_io_out_s2_full_pred_3_is_br_sharing),
    .io_out_s2_full_pred_3_hit
      (_ittage_io_out_s2_full_pred_3_hit),
    .io_out_s3_full_pred_0_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_0_br_taken_mask_0),
    .io_out_s3_full_pred_0_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_0_br_taken_mask_1),
    .io_out_s3_full_pred_0_slot_valids_0
      (_ittage_io_out_s3_full_pred_0_slot_valids_0),
    .io_out_s3_full_pred_0_slot_valids_1
      (_ittage_io_out_s3_full_pred_0_slot_valids_1),
    .io_out_s3_full_pred_0_targets_0
      (_ittage_io_out_s3_full_pred_0_targets_0),
    .io_out_s3_full_pred_0_targets_1
      (_ittage_io_out_s3_full_pred_0_targets_1),
    .io_out_s3_full_pred_0_jalr_target
      (_ittage_io_out_s3_full_pred_0_jalr_target),
    .io_out_s3_full_pred_0_fallThroughAddr
      (_ittage_io_out_s3_full_pred_0_fallThroughAddr),
    .io_out_s3_full_pred_0_fallThroughErr
      (_ittage_io_out_s3_full_pred_0_fallThroughErr),
    .io_out_s3_full_pred_0_is_br_sharing
      (_ittage_io_out_s3_full_pred_0_is_br_sharing),
    .io_out_s3_full_pred_0_hit
      (_ittage_io_out_s3_full_pred_0_hit),
    .io_out_s3_full_pred_1_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_1_br_taken_mask_0),
    .io_out_s3_full_pred_1_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_1_br_taken_mask_1),
    .io_out_s3_full_pred_1_slot_valids_0
      (_ittage_io_out_s3_full_pred_1_slot_valids_0),
    .io_out_s3_full_pred_1_slot_valids_1
      (_ittage_io_out_s3_full_pred_1_slot_valids_1),
    .io_out_s3_full_pred_1_targets_0
      (_ittage_io_out_s3_full_pred_1_targets_0),
    .io_out_s3_full_pred_1_targets_1
      (_ittage_io_out_s3_full_pred_1_targets_1),
    .io_out_s3_full_pred_1_jalr_target
      (_ittage_io_out_s3_full_pred_1_jalr_target),
    .io_out_s3_full_pred_1_fallThroughAddr
      (_ittage_io_out_s3_full_pred_1_fallThroughAddr),
    .io_out_s3_full_pred_1_fallThroughErr
      (_ittage_io_out_s3_full_pred_1_fallThroughErr),
    .io_out_s3_full_pred_1_is_br_sharing
      (_ittage_io_out_s3_full_pred_1_is_br_sharing),
    .io_out_s3_full_pred_1_hit
      (_ittage_io_out_s3_full_pred_1_hit),
    .io_out_s3_full_pred_2_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_2_br_taken_mask_0),
    .io_out_s3_full_pred_2_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_2_br_taken_mask_1),
    .io_out_s3_full_pred_2_slot_valids_0
      (_ittage_io_out_s3_full_pred_2_slot_valids_0),
    .io_out_s3_full_pred_2_slot_valids_1
      (_ittage_io_out_s3_full_pred_2_slot_valids_1),
    .io_out_s3_full_pred_2_targets_0
      (_ittage_io_out_s3_full_pred_2_targets_0),
    .io_out_s3_full_pred_2_targets_1
      (_ittage_io_out_s3_full_pred_2_targets_1),
    .io_out_s3_full_pred_2_jalr_target
      (_ittage_io_out_s3_full_pred_2_jalr_target),
    .io_out_s3_full_pred_2_fallThroughAddr
      (_ittage_io_out_s3_full_pred_2_fallThroughAddr),
    .io_out_s3_full_pred_2_fallThroughErr
      (_ittage_io_out_s3_full_pred_2_fallThroughErr),
    .io_out_s3_full_pred_2_is_jalr
      (_ittage_io_out_s3_full_pred_2_is_jalr),
    .io_out_s3_full_pred_2_is_call
      (_ittage_io_out_s3_full_pred_2_is_call),
    .io_out_s3_full_pred_2_is_ret
      (_ittage_io_out_s3_full_pred_2_is_ret),
    .io_out_s3_full_pred_2_is_br_sharing
      (_ittage_io_out_s3_full_pred_2_is_br_sharing),
    .io_out_s3_full_pred_2_hit
      (_ittage_io_out_s3_full_pred_2_hit),
    .io_out_s3_full_pred_3_br_taken_mask_0
      (_ittage_io_out_s3_full_pred_3_br_taken_mask_0),
    .io_out_s3_full_pred_3_br_taken_mask_1
      (_ittage_io_out_s3_full_pred_3_br_taken_mask_1),
    .io_out_s3_full_pred_3_slot_valids_0
      (_ittage_io_out_s3_full_pred_3_slot_valids_0),
    .io_out_s3_full_pred_3_slot_valids_1
      (_ittage_io_out_s3_full_pred_3_slot_valids_1),
    .io_out_s3_full_pred_3_targets_0
      (_ittage_io_out_s3_full_pred_3_targets_0),
    .io_out_s3_full_pred_3_targets_1
      (_ittage_io_out_s3_full_pred_3_targets_1),
    .io_out_s3_full_pred_3_jalr_target
      (_ittage_io_out_s3_full_pred_3_jalr_target),
    .io_out_s3_full_pred_3_offsets_0
      (_ittage_io_out_s3_full_pred_3_offsets_0),
    .io_out_s3_full_pred_3_offsets_1
      (_ittage_io_out_s3_full_pred_3_offsets_1),
    .io_out_s3_full_pred_3_fallThroughAddr
      (_ittage_io_out_s3_full_pred_3_fallThroughAddr),
    .io_out_s3_full_pred_3_fallThroughErr
      (_ittage_io_out_s3_full_pred_3_fallThroughErr),
    .io_out_s3_full_pred_3_is_br_sharing
      (_ittage_io_out_s3_full_pred_3_is_br_sharing),
    .io_out_s3_full_pred_3_hit
      (_ittage_io_out_s3_full_pred_3_hit),
    .io_out_last_stage_meta
      (_ittage_io_out_last_stage_meta),
    .io_out_last_stage_ftb_entry_valid
      (_ittage_io_out_last_stage_ftb_entry_valid),
    .io_out_last_stage_ftb_entry_brSlots_0_offset
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_offset),
    .io_out_last_stage_ftb_entry_brSlots_0_lower
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_lower),
    .io_out_last_stage_ftb_entry_brSlots_0_tarStat
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_tarStat),
    .io_out_last_stage_ftb_entry_brSlots_0_sharing
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_sharing),
    .io_out_last_stage_ftb_entry_brSlots_0_valid
      (_ittage_io_out_last_stage_ftb_entry_brSlots_0_valid),
    .io_out_last_stage_ftb_entry_tailSlot_offset
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_offset),
    .io_out_last_stage_ftb_entry_tailSlot_lower
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_lower),
    .io_out_last_stage_ftb_entry_tailSlot_tarStat
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_tarStat),
    .io_out_last_stage_ftb_entry_tailSlot_sharing
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_sharing),
    .io_out_last_stage_ftb_entry_tailSlot_valid
      (_ittage_io_out_last_stage_ftb_entry_tailSlot_valid),
    .io_out_last_stage_ftb_entry_pftAddr
      (_ittage_io_out_last_stage_ftb_entry_pftAddr),
    .io_out_last_stage_ftb_entry_carry
      (_ittage_io_out_last_stage_ftb_entry_carry),
    .io_out_last_stage_ftb_entry_isCall
      (_ittage_io_out_last_stage_ftb_entry_isCall),
    .io_out_last_stage_ftb_entry_isRet
      (_ittage_io_out_last_stage_ftb_entry_isRet),
    .io_out_last_stage_ftb_entry_isJalr
      (_ittage_io_out_last_stage_ftb_entry_isJalr),
    .io_out_last_stage_ftb_entry_last_may_be_rvi_call
      (_ittage_io_out_last_stage_ftb_entry_last_may_be_rvi_call),
    .io_out_last_stage_ftb_entry_always_taken_0
      (_ittage_io_out_last_stage_ftb_entry_always_taken_0),
    .io_out_last_stage_ftb_entry_always_taken_1
      (_ittage_io_out_last_stage_ftb_entry_always_taken_1),
    .io_s0_fire_3                                                   (io_s0_fire_3),
    .io_s1_fire_3                                                   (io_s1_fire_3),
    .io_s2_fire_0                                                   (io_s2_fire_0),
    .io_s2_fire_1                                                   (io_s2_fire_1),
    .io_s2_fire_2                                                   (io_s2_fire_2),
    .io_s2_fire_3                                                   (io_s2_fire_3),
    .io_update_valid                                                (io_update_valid),
    .io_update_bits_pc                                              (io_update_bits_pc),
    .io_update_bits_spec_info_folded_hist_hist_14_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_14_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_13_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_13_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_12_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_12_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_10_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_10_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_6_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_6_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_4_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_4_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_3_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_3_folded_hist),
    .io_update_bits_spec_info_folded_hist_hist_2_folded_hist
      (io_update_bits_spec_info_folded_hist_hist_2_folded_hist),
    .io_update_bits_ftb_entry_tailSlot_offset
      (io_update_bits_ftb_entry_tailSlot_offset),
    .io_update_bits_ftb_entry_tailSlot_sharing
      (io_update_bits_ftb_entry_tailSlot_sharing),
    .io_update_bits_ftb_entry_tailSlot_valid
      (io_update_bits_ftb_entry_tailSlot_valid),
    .io_update_bits_ftb_entry_isRet
      (io_update_bits_ftb_entry_isRet),
    .io_update_bits_ftb_entry_isJalr
      (io_update_bits_ftb_entry_isJalr),
    .io_update_bits_cfi_idx_valid
      (io_update_bits_cfi_idx_valid),
    .io_update_bits_cfi_idx_bits
      (io_update_bits_cfi_idx_bits),
    .io_update_bits_jmp_taken
      (io_update_bits_jmp_taken),
    .io_update_bits_mispred_mask_2
      (io_update_bits_mispred_mask_2),
    .io_update_bits_meta
      ({25'h0, io_update_bits_meta[222:25]}),	// @[src/main/scala/xiangshan/frontend/Composer.scala:59:22, :77:27, :78:31]
    .io_update_bits_full_target
      (io_update_bits_full_target)
  );
  DelayN_1 ubtb_io_ctrl_delay (	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .clock              (clock),
    .io_in_ubtb_enable  (io_ctrl_ubtb_enable),
    .io_in_btb_enable   (io_ctrl_btb_enable),
    .io_in_tage_enable  (io_ctrl_tage_enable),
    .io_in_sc_enable    (io_ctrl_sc_enable),
    .io_in_ras_enable   (io_ctrl_ras_enable),
    .io_out_ubtb_enable (_ubtb_io_ctrl_delay_io_out_ubtb_enable),
    .io_out_btb_enable  (/* unused */),
    .io_out_tage_enable (/* unused */),
    .io_out_sc_enable   (/* unused */),
    .io_out_ras_enable  (/* unused */)
  );
  DelayN_1 tage_io_ctrl_delay (	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .clock              (clock),
    .io_in_ubtb_enable  (io_ctrl_ubtb_enable),
    .io_in_btb_enable   (io_ctrl_btb_enable),
    .io_in_tage_enable  (io_ctrl_tage_enable),
    .io_in_sc_enable    (io_ctrl_sc_enable),
    .io_in_ras_enable   (io_ctrl_ras_enable),
    .io_out_ubtb_enable (/* unused */),
    .io_out_btb_enable  (/* unused */),
    .io_out_tage_enable (_tage_io_ctrl_delay_io_out_tage_enable),
    .io_out_sc_enable   (_tage_io_ctrl_delay_io_out_sc_enable),
    .io_out_ras_enable  (/* unused */)
  );
  DelayN_1 ftb_io_ctrl_delay (	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .clock              (clock),
    .io_in_ubtb_enable  (io_ctrl_ubtb_enable),
    .io_in_btb_enable   (io_ctrl_btb_enable),
    .io_in_tage_enable  (io_ctrl_tage_enable),
    .io_in_sc_enable    (io_ctrl_sc_enable),
    .io_in_ras_enable   (io_ctrl_ras_enable),
    .io_out_ubtb_enable (/* unused */),
    .io_out_btb_enable  (_ftb_io_ctrl_delay_io_out_btb_enable),
    .io_out_tage_enable (/* unused */),
    .io_out_sc_enable   (/* unused */),
    .io_out_ras_enable  (/* unused */)
  );
  DelayN_1 ras_io_ctrl_delay (	// @[utility/src/main/scala/utility/Hold.scala:100:23]
    .clock              (clock),
    .io_in_ubtb_enable  (io_ctrl_ubtb_enable),
    .io_in_btb_enable   (io_ctrl_btb_enable),
    .io_in_tage_enable  (io_ctrl_tage_enable),
    .io_in_sc_enable    (io_ctrl_sc_enable),
    .io_in_ras_enable   (io_ctrl_ras_enable),
    .io_out_ubtb_enable (/* unused */),
    .io_out_btb_enable  (/* unused */),
    .io_out_tage_enable (/* unused */),
    .io_out_sc_enable   (/* unused */),
    .io_out_ras_enable  (_ras_io_ctrl_delay_io_out_ras_enable)
  );
  assign io_out_last_stage_meta =
    {_ubtb_io_out_last_stage_meta[5:0],
     _tage_io_out_last_stage_meta[87:0],
     _ftb_io_out_last_stage_meta[2:0],
     _ittage_io_out_last_stage_meta[100:0],
     _ras_io_out_last_stage_meta[24:0]};	// @[src/main/scala/xiangshan/Parameters.scala:128:23, :129:23, :131:24, :132:23, :133:26, src/main/scala/xiangshan/frontend/Composer.scala:26:7, :59:64, :72:26]
  assign io_s1_ready = _tage_io_s1_ready & _ftb_io_s1_ready;	// @[src/main/scala/xiangshan/Parameters.scala:128:23, :131:24, src/main/scala/xiangshan/frontend/Composer.scala:26:7, :68:57]
  assign io_perf_0_value = io_perf_0_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  assign io_perf_1_value = io_perf_1_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  assign io_perf_2_value = io_perf_2_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  assign io_perf_3_value = io_perf_3_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  assign io_perf_4_value = io_perf_4_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  assign io_perf_5_value = io_perf_5_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
  assign io_perf_6_value = io_perf_6_value_REG_1;	// @[src/main/scala/utils/PerfCounterUtils.scala:325:27, src/main/scala/xiangshan/frontend/Composer.scala:26:7]
endmodule

