// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module ExampleRocketSystem(
  input          clock,
                 reset,
                 resetctrl_hartIsInReset_0,	// src/main/scala/devices/debug/Periphery.scala:113:25
                 resetctrl_hartIsInReset_1,	// src/main/scala/devices/debug/Periphery.scala:113:25
                 resetctrl_hartIsInReset_2,	// src/main/scala/devices/debug/Periphery.scala:113:25
                 resetctrl_hartIsInReset_3,	// src/main/scala/devices/debug/Periphery.scala:113:25
                 debug_clock,	// src/main/scala/devices/debug/Periphery.scala:122:19
                 debug_reset,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output         debug_clockeddmi_dmi_req_ready,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input          debug_clockeddmi_dmi_req_valid,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [6:0]   debug_clockeddmi_dmi_req_bits_addr,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [31:0]  debug_clockeddmi_dmi_req_bits_data,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [1:0]   debug_clockeddmi_dmi_req_bits_op,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input          debug_clockeddmi_dmi_resp_ready,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output         debug_clockeddmi_dmi_resp_valid,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output [31:0]  debug_clockeddmi_dmi_resp_bits_data,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output [1:0]   debug_clockeddmi_dmi_resp_bits_resp,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input          debug_clockeddmi_dmiClock,	// src/main/scala/devices/debug/Periphery.scala:122:19
                 debug_clockeddmi_dmiReset,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output         debug_ndreset,	// src/main/scala/devices/debug/Periphery.scala:122:19
                 debug_dmactive,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input          debug_dmactiveAck,	// src/main/scala/devices/debug/Periphery.scala:122:19
                 mem_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mem_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [31:0]  mem_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]   mem_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mem_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]   mem_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mem_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mem_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mem_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mem_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [511:0] mem_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [63:0]  mem_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                 mem_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mem_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]   mem_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]   mem_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mem_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mem_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [31:0]  mem_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]   mem_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mem_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]   mem_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mem_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mem_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mem_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mem_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mem_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]   mem_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [511:0] mem_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]   mem_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mem_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                 mmio_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mmio_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [30:0]  mmio_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]   mmio_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mmio_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]   mmio_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mmio_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mmio_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mmio_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mmio_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [63:0]  mmio_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]   mmio_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                 mmio_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mmio_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]   mmio_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]   mmio_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mmio_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mmio_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [30:0]  mmio_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]   mmio_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mmio_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]   mmio_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mmio_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]   mmio_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]   mmio_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         mmio_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mmio_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]   mmio_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [63:0]  mmio_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]   mmio_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input          mmio_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output         l2_frontend_bus_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]   l2_frontend_bus_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0]  l2_frontend_bus_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]   l2_frontend_bus_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]   l2_frontend_bus_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]   l2_frontend_bus_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]   l2_frontend_bus_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]   l2_frontend_bus_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]   l2_frontend_bus_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output         l2_frontend_bus_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [63:0]  l2_frontend_bus_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]   l2_frontend_bus_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                 l2_frontend_bus_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output         l2_frontend_bus_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [7:0]   l2_frontend_bus_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]   l2_frontend_bus_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output         l2_frontend_bus_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]   l2_frontend_bus_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0]  l2_frontend_bus_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]   l2_frontend_bus_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]   l2_frontend_bus_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]   l2_frontend_bus_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]   l2_frontend_bus_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]   l2_frontend_bus_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]   l2_frontend_bus_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input          l2_frontend_bus_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output         l2_frontend_bus_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [7:0]   l2_frontend_bus_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [63:0]  l2_frontend_bus_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]   l2_frontend_bus_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output         l2_frontend_bus_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]   interrupts	// src/main/scala/subsystem/InterruptBus.scala:75:22
);

  wire         debug_dmactive_0;
  wire         debug_ndreset_0;
  wire [1:0]   debug_clockeddmi_dmi_resp_bits_resp_0;
  wire [31:0]  debug_clockeddmi_dmi_resp_bits_data_0;
  wire         debug_clockeddmi_dmi_resp_valid_0;
  wire         debug_clockeddmi_dmi_req_ready_0;
  wire         tileCeaseSinkNodeIn_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileCeaseSinkNodeIn_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileCeaseSinkNodeIn_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileCeaseSinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileWFISinkNodeIn_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileWFISinkNodeIn_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileWFISinkNodeIn_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileWFISinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileHaltSinkNodeIn_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileHaltSinkNodeIn_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileHaltSinkNodeIn_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         tileHaltSinkNodeIn_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         domainIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         domainIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ibus_auto_int_bus_int_out_7;
  wire         ibus_auto_int_bus_int_out_6;
  wire         ibus_auto_int_bus_int_out_5;
  wire         ibus_auto_int_bus_int_out_4;
  wire         ibus_auto_int_bus_int_out_3;
  wire         ibus_auto_int_bus_int_out_2;
  wire         ibus_auto_int_bus_int_out_1;
  wire         ibus_auto_int_bus_int_out_0;
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_last;
  wire [1:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_resp;
  wire [63:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_data;
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_id;
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_valid;
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_ready;
  wire [1:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_resp;
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_id;
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_valid;
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_ready;
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_ready;
  wire         extInterruptsOut_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         extInterruptsOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_auto_bus_xing_out_d_bits_corrupt;
  wire [63:0]  subsystem_fbus_auto_bus_xing_out_d_bits_data;
  wire         subsystem_fbus_auto_bus_xing_out_d_bits_denied;
  wire [1:0]   subsystem_fbus_auto_bus_xing_out_d_bits_sink;
  wire [3:0]   subsystem_fbus_auto_bus_xing_out_d_bits_source;
  wire [3:0]   subsystem_fbus_auto_bus_xing_out_d_bits_size;
  wire [1:0]   subsystem_fbus_auto_bus_xing_out_d_bits_param;
  wire [2:0]   subsystem_fbus_auto_bus_xing_out_d_bits_opcode;
  wire         subsystem_fbus_auto_bus_xing_out_d_valid;
  wire         subsystem_fbus_auto_bus_xing_out_a_ready;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_d_ready;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_corrupt;
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_data;
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_mask;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_fetch;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_secure;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_privileged;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_writealloc;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_readalloc;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_modifiable;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_bufferable;
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_address;
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_source;
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_size;
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_param;
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_opcode;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_a_valid;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_corrupt;
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_data;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_denied;
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_sink;
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_source;
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_size;
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_param;
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_opcode;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_d_valid;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_a_ready;
  wire         subsystem_fbus_fixedClockNode_auto_out_reset;
  wire         subsystem_fbus_fixedClockNode_auto_out_clock;
  wire         subsystem_fbus_clockGroup_auto_out_reset;
  wire         subsystem_fbus_clockGroup_auto_out_clock;
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_auto_out_member_subsystem_pbus_0_reset;
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_auto_out_member_subsystem_pbus_0_clock;
  wire
    subsystem_fbus_auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_reset;
  wire
    subsystem_fbus_auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_clock;
  wire         ibus_auto_int_in_xing_in_sync_7;
  wire         ibus_auto_int_in_xing_in_sync_6;
  wire         ibus_auto_int_in_xing_in_sync_5;
  wire         ibus_auto_int_in_xing_in_sync_4;
  wire         ibus_auto_int_in_xing_in_sync_3;
  wire         ibus_auto_int_in_xing_in_sync_2;
  wire         ibus_auto_int_in_xing_in_sync_1;
  wire         ibus_auto_int_in_xing_in_sync_0;
  wire         ibus_auto_clock_in_reset;
  wire         ibus_auto_clock_in_clock;
  wire         _bootROMDomainWrapper_auto_bootrom_in_a_ready;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire         _bootROMDomainWrapper_auto_bootrom_in_d_valid;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire [1:0]   _bootROMDomainWrapper_auto_bootrom_in_d_bits_size;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire [8:0]   _bootROMDomainWrapper_auto_bootrom_in_d_bits_source;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire [63:0]  _bootROMDomainWrapper_auto_bootrom_in_d_bits_data;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire         _intsink_15_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_14_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_13_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_11_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_10_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_9_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_7_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_6_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_5_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_3_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_2_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _intsink_1_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire         _tlDM_auto_dmInner_dmInner_tl_in_a_ready;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire         _tlDM_auto_dmInner_dmInner_tl_in_d_valid;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [2:0]   _tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [1:0]   _tlDM_auto_dmInner_dmInner_tl_in_d_bits_size;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [8:0]   _tlDM_auto_dmInner_dmInner_tl_in_d_bits_source;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [63:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_data;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire         _tlDM_auto_dmOuter_intsource_out_3_sync_0;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire         _tlDM_auto_dmOuter_intsource_out_2_sync_0;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire         _tlDM_auto_dmOuter_intsource_out_1_sync_0;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire         _tlDM_auto_dmOuter_intsource_out_0_sync_0;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [1:0]   _tileHartIdNexusNode_auto_out_3;	// src/main/scala/subsystem/HasTiles.scala:156:39
  wire [1:0]   _tileHartIdNexusNode_auto_out_2;	// src/main/scala/subsystem/HasTiles.scala:156:39
  wire [1:0]   _tileHartIdNexusNode_auto_out_1;	// src/main/scala/subsystem/HasTiles.scala:156:39
  wire [1:0]   _tileHartIdNexusNode_auto_out_0;	// src/main/scala/subsystem/HasTiles.scala:156:39
  wire         _clint_auto_int_out_3_0;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_3_1;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_2_0;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_2_1;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_1_0;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_1_1;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_0_0;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_int_out_0_1;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_in_a_ready;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _clint_auto_in_d_valid;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [2:0]   _clint_auto_in_d_bits_opcode;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [1:0]   _clint_auto_in_d_bits_size;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [8:0]   _clint_auto_in_d_bits_source;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [63:0]  _clint_auto_in_d_bits_data;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire         _plicDomainWrapper_auto_plic_int_out_3_0;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire         _plicDomainWrapper_auto_plic_int_out_2_0;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire         _plicDomainWrapper_auto_plic_int_out_1_0;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire         _plicDomainWrapper_auto_plic_int_out_0_0;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire         _plicDomainWrapper_auto_plic_in_a_ready;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire         _plicDomainWrapper_auto_plic_in_d_valid;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [2:0]   _plicDomainWrapper_auto_plic_in_d_bits_opcode;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [1:0]   _plicDomainWrapper_auto_plic_in_d_bits_size;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [8:0]   _plicDomainWrapper_auto_plic_in_d_bits_source;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [63:0]  _plicDomainWrapper_auto_plic_in_d_bits_data;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [7:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_3_auto_tl_master_clock_xing_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_3_auto_tl_master_clock_xing_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [7:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_2_auto_tl_master_clock_xing_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_2_auto_tl_master_clock_xing_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [7:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_1_auto_tl_master_clock_xing_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_1_auto_tl_master_clock_xing_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [7:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire         _tile_prci_domain_auto_tl_master_clock_xing_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]   _tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [6:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [31:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_privileged;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_secure;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [63:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [511:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [1:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [4:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_source;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [31:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [1:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [4:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [1:0]   _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [511:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire         _subsystem_mbus_auto_bus_xing_in_a_ready;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire         _subsystem_mbus_auto_bus_xing_in_d_valid;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [2:0]   _subsystem_mbus_auto_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [2:0]   _subsystem_mbus_auto_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [6:0]   _subsystem_mbus_auto_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire         _subsystem_mbus_auto_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [511:0] _subsystem_mbus_auto_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire         _subsystem_mbus_auto_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire         _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]   _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]   _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [16:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]   _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]   _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]   _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [11:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]   _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]   _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]   _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [25:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]   _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]   _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]   _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [27:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]   _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_fixedClockNode_out_2_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_fixedClockNode_out_2_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_fixedClockNode_out_0_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_fixedClockNode_out_0_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire
    _subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire
    _subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_bus_xing_in_a_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_bus_xing_in_d_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]   _subsystem_cbus_auto_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]   _subsystem_cbus_auto_bus_xing_in_d_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [3:0]   _subsystem_cbus_auto_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [4:0]   _subsystem_cbus_auto_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_bus_xing_in_d_bits_sink;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_auto_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_cbus_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_pbus_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_pbus_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [4:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [511:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [4:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [511:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [4:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [27:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_4_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_4_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_3_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_3_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_2_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_2_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _subsystem_sbus_auto_fixedClockNode_out_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire         _ibus_intsink_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_1;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_2;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_3;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_4;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_5;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_6;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         _ibus_intsink_auto_out_7;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire         resetctrl_hartIsInReset_0_0 = resetctrl_hartIsInReset_0;
  wire         resetctrl_hartIsInReset_1_0 = resetctrl_hartIsInReset_1;
  wire         resetctrl_hartIsInReset_2_0 = resetctrl_hartIsInReset_2;
  wire         resetctrl_hartIsInReset_3_0 = resetctrl_hartIsInReset_3;
  wire         debug_clock_0 = debug_clock;
  wire         debug_reset_0 = debug_reset;
  wire         debug_clockeddmi_dmi_req_valid_0 = debug_clockeddmi_dmi_req_valid;
  wire [6:0]   debug_clockeddmi_dmi_req_bits_addr_0 = debug_clockeddmi_dmi_req_bits_addr;
  wire [31:0]  debug_clockeddmi_dmi_req_bits_data_0 = debug_clockeddmi_dmi_req_bits_data;
  wire [1:0]   debug_clockeddmi_dmi_req_bits_op_0 = debug_clockeddmi_dmi_req_bits_op;
  wire         debug_clockeddmi_dmi_resp_ready_0 = debug_clockeddmi_dmi_resp_ready;
  wire         debug_clockeddmi_dmiClock_0 = debug_clockeddmi_dmiClock;
  wire         debug_clockeddmi_dmiReset_0 = debug_clockeddmi_dmiReset;
  wire         debug_dmactiveAck_0 = debug_dmactiveAck;
  wire         mem_axi4_0_aw_ready_0 = mem_axi4_0_aw_ready;
  wire         mem_axi4_0_w_ready_0 = mem_axi4_0_w_ready;
  wire         mem_axi4_0_b_valid_0 = mem_axi4_0_b_valid;
  wire [3:0]   mem_axi4_0_b_bits_id_0 = mem_axi4_0_b_bits_id;
  wire [1:0]   mem_axi4_0_b_bits_resp_0 = mem_axi4_0_b_bits_resp;
  wire         mem_axi4_0_ar_ready_0 = mem_axi4_0_ar_ready;
  wire         mem_axi4_0_r_valid_0 = mem_axi4_0_r_valid;
  wire [3:0]   mem_axi4_0_r_bits_id_0 = mem_axi4_0_r_bits_id;
  wire [511:0] mem_axi4_0_r_bits_data_0 = mem_axi4_0_r_bits_data;
  wire [1:0]   mem_axi4_0_r_bits_resp_0 = mem_axi4_0_r_bits_resp;
  wire         mem_axi4_0_r_bits_last_0 = mem_axi4_0_r_bits_last;
  wire         mmio_axi4_0_aw_ready_0 = mmio_axi4_0_aw_ready;
  wire         mmio_axi4_0_w_ready_0 = mmio_axi4_0_w_ready;
  wire         mmio_axi4_0_b_valid_0 = mmio_axi4_0_b_valid;
  wire [3:0]   mmio_axi4_0_b_bits_id_0 = mmio_axi4_0_b_bits_id;
  wire [1:0]   mmio_axi4_0_b_bits_resp_0 = mmio_axi4_0_b_bits_resp;
  wire         mmio_axi4_0_ar_ready_0 = mmio_axi4_0_ar_ready;
  wire         mmio_axi4_0_r_valid_0 = mmio_axi4_0_r_valid;
  wire [3:0]   mmio_axi4_0_r_bits_id_0 = mmio_axi4_0_r_bits_id;
  wire [63:0]  mmio_axi4_0_r_bits_data_0 = mmio_axi4_0_r_bits_data;
  wire [1:0]   mmio_axi4_0_r_bits_resp_0 = mmio_axi4_0_r_bits_resp;
  wire         mmio_axi4_0_r_bits_last_0 = mmio_axi4_0_r_bits_last;
  wire         l2_frontend_bus_axi4_0_aw_valid_0 = l2_frontend_bus_axi4_0_aw_valid;
  wire [7:0]   l2_frontend_bus_axi4_0_aw_bits_id_0 = l2_frontend_bus_axi4_0_aw_bits_id;
  wire [31:0]  l2_frontend_bus_axi4_0_aw_bits_addr_0 =
    l2_frontend_bus_axi4_0_aw_bits_addr;
  wire [7:0]   l2_frontend_bus_axi4_0_aw_bits_len_0 = l2_frontend_bus_axi4_0_aw_bits_len;
  wire [2:0]   l2_frontend_bus_axi4_0_aw_bits_size_0 =
    l2_frontend_bus_axi4_0_aw_bits_size;
  wire [1:0]   l2_frontend_bus_axi4_0_aw_bits_burst_0 =
    l2_frontend_bus_axi4_0_aw_bits_burst;
  wire         l2_frontend_bus_axi4_0_aw_bits_lock_0 =
    l2_frontend_bus_axi4_0_aw_bits_lock;
  wire [3:0]   l2_frontend_bus_axi4_0_aw_bits_cache_0 =
    l2_frontend_bus_axi4_0_aw_bits_cache;
  wire [2:0]   l2_frontend_bus_axi4_0_aw_bits_prot_0 =
    l2_frontend_bus_axi4_0_aw_bits_prot;
  wire [3:0]   l2_frontend_bus_axi4_0_aw_bits_qos_0 = l2_frontend_bus_axi4_0_aw_bits_qos;
  wire         l2_frontend_bus_axi4_0_w_valid_0 = l2_frontend_bus_axi4_0_w_valid;
  wire [63:0]  l2_frontend_bus_axi4_0_w_bits_data_0 = l2_frontend_bus_axi4_0_w_bits_data;
  wire [7:0]   l2_frontend_bus_axi4_0_w_bits_strb_0 = l2_frontend_bus_axi4_0_w_bits_strb;
  wire         l2_frontend_bus_axi4_0_w_bits_last_0 = l2_frontend_bus_axi4_0_w_bits_last;
  wire         l2_frontend_bus_axi4_0_b_ready_0 = l2_frontend_bus_axi4_0_b_ready;
  wire         l2_frontend_bus_axi4_0_ar_valid_0 = l2_frontend_bus_axi4_0_ar_valid;
  wire [7:0]   l2_frontend_bus_axi4_0_ar_bits_id_0 = l2_frontend_bus_axi4_0_ar_bits_id;
  wire [31:0]  l2_frontend_bus_axi4_0_ar_bits_addr_0 =
    l2_frontend_bus_axi4_0_ar_bits_addr;
  wire [7:0]   l2_frontend_bus_axi4_0_ar_bits_len_0 = l2_frontend_bus_axi4_0_ar_bits_len;
  wire [2:0]   l2_frontend_bus_axi4_0_ar_bits_size_0 =
    l2_frontend_bus_axi4_0_ar_bits_size;
  wire [1:0]   l2_frontend_bus_axi4_0_ar_bits_burst_0 =
    l2_frontend_bus_axi4_0_ar_bits_burst;
  wire         l2_frontend_bus_axi4_0_ar_bits_lock_0 =
    l2_frontend_bus_axi4_0_ar_bits_lock;
  wire [3:0]   l2_frontend_bus_axi4_0_ar_bits_cache_0 =
    l2_frontend_bus_axi4_0_ar_bits_cache;
  wire [2:0]   l2_frontend_bus_axi4_0_ar_bits_prot_0 =
    l2_frontend_bus_axi4_0_ar_bits_prot;
  wire [3:0]   l2_frontend_bus_axi4_0_ar_bits_qos_0 = l2_frontend_bus_axi4_0_ar_bits_qos;
  wire         l2_frontend_bus_axi4_0_r_ready_0 = l2_frontend_bus_axi4_0_r_ready;
  wire         subsystem_fbus_subsystem_fbus_xbar_requestAIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:303:107
  wire         subsystem_fbus_subsystem_fbus_xbar_requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire         subsystem_fbus_subsystem_fbus_xbar_requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire         subsystem_fbus_subsystem_fbus_xbar_requestDOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire         subsystem_fbus_subsystem_fbus_xbar_requestEIO_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire         subsystem_fbus_subsystem_fbus_xbar_beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire         subsystem_fbus_subsystem_fbus_clock_groups_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         subsystem_fbus_subsystem_fbus_clock_groups_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         subsystem_fbus_clockGroup_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         subsystem_fbus_clockGroup_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire         subsystem_fbus_fixedClockNode_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31
  wire         subsystem_fbus_fixedClockNode_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_bufferable = 1'h0;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_modifiable = 1'h0;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_readalloc
    = 1'h0;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_writealloc = 1'h0;
  wire
    subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_privileged = 1'h0;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_secure =
    1'h0;
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_user_amba_prot_fetch =
    1'h0;
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_bufferable
    = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_modifiable
    = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_readalloc
    = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_writealloc
    = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_privileged
    = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_secure =
    1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_user_amba_prot_fetch =
    1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_bufferable =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_modifiable =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_readalloc =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_writealloc =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_privileged =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_secure =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_bufferable =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_modifiable =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_readalloc =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_writealloc =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_privileged =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_secure =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_user_amba_prot_fetch =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_beatsCI_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:103:36
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_bufferable
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_modifiable
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_readalloc =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_writealloc
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_privileged
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_secure =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_fetch =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_bufferable
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_modifiable
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_readalloc =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_writealloc
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_privileged
    = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_secure =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire
    subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_fetch =
    1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire         nmiSourceOut_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nmiSourceOut_1_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nmiSourceOut_2_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nmiSourceOut_3_rnmi = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsBO_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsBO_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsCI_decode = 9'h0;	// src/main/scala/tilelink/Edges.scala:221:59, :222:14
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsCI_0 = 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_requestBOI_uncommonBits = 4'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Bundles.scala:259:74
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_size = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_source = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_size = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_source = 4'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_address =
    32'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_address =
    32'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0]  nmiSourceOut_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_1_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_1_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_2_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_2_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_3_rnmi_interrupt_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [31:0]  nmiSourceOut_3_rnmi_exception_vector = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Bundles.scala:259:74
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_portsCOI_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_requestEIO_uncommonBits = 2'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Bundles.scala:259:74
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_portsEOI_filtered_0_bits_sink = 2'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0]  broadcast_auto_in = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_auto_out_3 = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_auto_out_2 = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_auto_out_1 = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_auto_out_0 = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_nodeIn = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_nodeOut = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_x1_nodeOut = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_x1_nodeOut_1 = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  broadcast_x1_nodeOut_2 = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0]  bootROMResetVectorSourceNodeOut = 32'h10040;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/subsystem/HasTiles.scala:250:38
  wire         memAXI4NodeIn_aw_ready = mem_axi4_0_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  memAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   memAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   memAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   memAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   memAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_w_ready = mem_axi4_0_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] memAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  memAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_b_valid = mem_axi4_0_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_b_bits_id = mem_axi4_0_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   memAXI4NodeIn_b_bits_resp = mem_axi4_0_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_ar_ready = mem_axi4_0_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  memAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   memAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   memAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   memAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   memAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_r_valid = mem_axi4_0_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   memAXI4NodeIn_r_bits_id = mem_axi4_0_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] memAXI4NodeIn_r_bits_data = mem_axi4_0_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   memAXI4NodeIn_r_bits_resp = mem_axi4_0_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         memAXI4NodeIn_r_bits_last = mem_axi4_0_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_aw_ready = mmio_axi4_0_aw_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]  mmioAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mmioAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmioAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mmioAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmioAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_w_ready = mmio_axi4_0_w_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  mmioAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mmioAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_b_valid = mmio_axi4_0_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_b_bits_id = mmio_axi4_0_b_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mmioAXI4NodeIn_b_bits_resp = mmio_axi4_0_b_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_ar_ready = mmio_axi4_0_ar_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]  mmioAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mmioAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmioAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mmioAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmioAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_r_valid = mmio_axi4_0_r_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmioAXI4NodeIn_r_bits_id = mmio_axi4_0_r_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  mmioAXI4NodeIn_r_bits_data = mmio_axi4_0_r_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mmioAXI4NodeIn_r_bits_resp = mmio_axi4_0_r_bits_resp_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmioAXI4NodeIn_r_bits_last = mmio_axi4_0_r_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         l2FrontendAXI4NodeOut_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_aw_valid = l2_frontend_bus_axi4_0_aw_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_aw_bits_id = l2_frontend_bus_axi4_0_aw_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  l2FrontendAXI4NodeOut_aw_bits_addr = l2_frontend_bus_axi4_0_aw_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_aw_bits_len = l2_frontend_bus_axi4_0_aw_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   l2FrontendAXI4NodeOut_aw_bits_size = l2_frontend_bus_axi4_0_aw_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   l2FrontendAXI4NodeOut_aw_bits_burst =
    l2_frontend_bus_axi4_0_aw_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_aw_bits_lock = l2_frontend_bus_axi4_0_aw_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   l2FrontendAXI4NodeOut_aw_bits_cache =
    l2_frontend_bus_axi4_0_aw_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   l2FrontendAXI4NodeOut_aw_bits_prot = l2_frontend_bus_axi4_0_aw_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   l2FrontendAXI4NodeOut_aw_bits_qos = l2_frontend_bus_axi4_0_aw_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_w_valid = l2_frontend_bus_axi4_0_w_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  l2FrontendAXI4NodeOut_w_bits_data = l2_frontend_bus_axi4_0_w_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_w_bits_strb = l2_frontend_bus_axi4_0_w_bits_strb_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_w_bits_last = l2_frontend_bus_axi4_0_w_bits_last_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_b_ready = l2_frontend_bus_axi4_0_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   l2FrontendAXI4NodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_ar_valid = l2_frontend_bus_axi4_0_ar_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_ar_bits_id = l2_frontend_bus_axi4_0_ar_bits_id_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  l2FrontendAXI4NodeOut_ar_bits_addr = l2_frontend_bus_axi4_0_ar_bits_addr_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_ar_bits_len = l2_frontend_bus_axi4_0_ar_bits_len_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   l2FrontendAXI4NodeOut_ar_bits_size = l2_frontend_bus_axi4_0_ar_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   l2FrontendAXI4NodeOut_ar_bits_burst =
    l2_frontend_bus_axi4_0_ar_bits_burst_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_ar_bits_lock = l2_frontend_bus_axi4_0_ar_bits_lock_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   l2FrontendAXI4NodeOut_ar_bits_cache =
    l2_frontend_bus_axi4_0_ar_bits_cache_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   l2FrontendAXI4NodeOut_ar_bits_prot = l2_frontend_bus_axi4_0_ar_bits_prot_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   l2FrontendAXI4NodeOut_ar_bits_qos = l2_frontend_bus_axi4_0_ar_bits_qos_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_r_ready = l2_frontend_bus_axi4_0_r_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2FrontendAXI4NodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  l2FrontendAXI4NodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   l2FrontendAXI4NodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2FrontendAXI4NodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingOut_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_0 = ibus_auto_int_in_xing_in_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_1 = ibus_auto_int_in_xing_in_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_2 = ibus_auto_int_in_xing_in_sync_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_3 = ibus_auto_int_in_xing_in_sync_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_4 = ibus_auto_int_in_xing_in_sync_4;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_5 = ibus_auto_int_in_xing_in_sync_5;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_6 = ibus_auto_int_in_xing_in_sync_6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         int_in_xingOut_sync_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         ibus_int_in_xingIn_sync_7 = ibus_auto_int_in_xing_in_sync_7;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ibus_clockNodeIn_clock = ibus_auto_clock_in_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ibus_clockNodeIn_reset = ibus_auto_clock_in_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ibus_childClock = ibus_clockNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:412:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ibus_childReset = ibus_clockNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:414:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         ibus_int_in_xingOut_sync_0 = ibus_int_in_xingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_1 = ibus_int_in_xingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_2 = ibus_int_in_xingIn_sync_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_3 = ibus_int_in_xingIn_sync_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_4 = ibus_int_in_xingIn_sync_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_5 = ibus_int_in_xingIn_sync_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_6 = ibus_int_in_xingIn_sync_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         ibus_int_in_xingOut_sync_7 = ibus_int_in_xingIn_sync_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign l2FrontendAXI4NodeOut_aw_ready =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_w_ready =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_b_valid =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_b_bits_id =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_b_bits_resp =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_ar_ready =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_r_valid =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_r_bits_id =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_r_bits_data =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_r_bits_resp =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign l2FrontendAXI4NodeOut_r_bits_last =
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_auto_in_member_subsystem_pbus_0_clock =
    subsystem_fbus_auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_clock;
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_auto_in_member_subsystem_pbus_0_reset =
    subsystem_fbus_auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_reset;
  wire         subsystem_fbus_bus_xingOut_a_ready =
    subsystem_fbus_auto_bus_xing_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_bus_xingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_bus_xingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_bus_xingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_bus_xingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  subsystem_fbus_bus_xingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   subsystem_fbus_bus_xingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  subsystem_fbus_bus_xingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_d_valid =
    subsystem_fbus_auto_bus_xing_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_bus_xingOut_d_bits_opcode =
    subsystem_fbus_auto_bus_xing_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   subsystem_fbus_bus_xingOut_d_bits_param =
    subsystem_fbus_auto_bus_xing_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_bus_xingOut_d_bits_size =
    subsystem_fbus_auto_bus_xing_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_bus_xingOut_d_bits_source =
    subsystem_fbus_auto_bus_xing_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   subsystem_fbus_bus_xingOut_d_bits_sink =
    subsystem_fbus_auto_bus_xing_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingOut_d_bits_denied =
    subsystem_fbus_auto_bus_xing_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  subsystem_fbus_bus_xingOut_d_bits_data =
    subsystem_fbus_auto_bus_xing_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_clockSinkNodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_bus_xingOut_d_bits_corrupt =
    subsystem_fbus_auto_bus_xing_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_clockSinkNodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_nodeIn_member_subsystem_pbus_0_clock =
    subsystem_fbus_subsystem_fbus_clock_groups_auto_in_member_subsystem_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_nodeOut_member_subsystem_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_nodeIn_member_subsystem_pbus_0_reset =
    subsystem_fbus_subsystem_fbus_clock_groups_auto_in_member_subsystem_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire
    subsystem_fbus_subsystem_fbus_clock_groups_nodeOut_member_subsystem_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_clockGroup_auto_in_member_subsystem_sbus_0_clock =
    subsystem_fbus_subsystem_fbus_clock_groups_auto_out_member_subsystem_pbus_0_clock;
  wire         subsystem_fbus_clockGroup_auto_in_member_subsystem_sbus_0_reset =
    subsystem_fbus_subsystem_fbus_clock_groups_auto_out_member_subsystem_pbus_0_reset;
  assign subsystem_fbus_subsystem_fbus_clock_groups_auto_out_member_subsystem_pbus_0_clock
    = subsystem_fbus_subsystem_fbus_clock_groups_nodeOut_member_subsystem_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_subsystem_fbus_clock_groups_auto_out_member_subsystem_pbus_0_reset
    = subsystem_fbus_subsystem_fbus_clock_groups_nodeOut_member_subsystem_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_subsystem_fbus_clock_groups_nodeOut_member_subsystem_pbus_0_clock
    = subsystem_fbus_subsystem_fbus_clock_groups_nodeIn_member_subsystem_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_subsystem_fbus_clock_groups_nodeOut_member_subsystem_pbus_0_reset
    = subsystem_fbus_subsystem_fbus_clock_groups_nodeIn_member_subsystem_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         subsystem_fbus_clockGroup_nodeIn_member_subsystem_sbus_0_clock =
    subsystem_fbus_clockGroup_auto_in_member_subsystem_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_clockGroup_nodeIn_member_subsystem_sbus_0_reset =
    subsystem_fbus_clockGroup_auto_in_member_subsystem_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_fixedClockNode_auto_in_clock =
    subsystem_fbus_clockGroup_auto_out_clock;
  wire         subsystem_fbus_fixedClockNode_auto_in_reset =
    subsystem_fbus_clockGroup_auto_out_reset;
  assign subsystem_fbus_clockGroup_auto_out_clock =
    subsystem_fbus_clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_clockGroup_auto_out_reset =
    subsystem_fbus_clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_clockGroup_nodeOut_clock =
    subsystem_fbus_clockGroup_nodeIn_member_subsystem_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_clockGroup_nodeOut_reset =
    subsystem_fbus_clockGroup_nodeIn_member_subsystem_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         subsystem_fbus_fixedClockNode_nodeIn_clock =
    subsystem_fbus_fixedClockNode_auto_in_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_fixedClockNode_nodeIn_reset =
    subsystem_fbus_fixedClockNode_auto_in_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_clockSinkNodeIn_clock =
    subsystem_fbus_fixedClockNode_auto_out_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign subsystem_fbus_clockSinkNodeIn_reset =
    subsystem_fbus_fixedClockNode_auto_out_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign subsystem_fbus_fixedClockNode_auto_out_clock =
    subsystem_fbus_fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_fixedClockNode_auto_out_reset =
    subsystem_fbus_fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_fbus_fixedClockNode_nodeOut_clock =
    subsystem_fbus_fixedClockNode_nodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_fixedClockNode_nodeOut_reset =
    subsystem_fbus_fixedClockNode_nodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_valid =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_address =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_bufferable
    = subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_modifiable
    = subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_readalloc =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_writealloc
    = subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_privileged
    = subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_secure =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_user_amba_prot_fetch =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_mask =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_ready =
    subsystem_fbus_subsystem_fbus_xbar_auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_ready =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_valid =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_sink =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_denied =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_ready =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_a_valid =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_address =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_mask =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_out_d_ready =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_d_valid =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar__requestDOI_uncommonBits_T =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_sink =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_denied =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_a_ready =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_valid =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar__requestAIO_T =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_mask =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_d_ready =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_d_valid =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_sink =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_denied =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_a_ready =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_valid =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0]  subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_address =
    subsystem_fbus_subsystem_fbus_xbar__requestAIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]   subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_mask =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_ready =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire         subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_valid =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]   subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]   subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_sink =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_denied =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0]  subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire         subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeIn_d_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_ready =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_valid =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_address =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_mask =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_a_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_nodeOut_d_ready =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_valid =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [3:0]   subsystem_fbus_subsystem_fbus_xbar_requestDOI_uncommonBits =
    subsystem_fbus_subsystem_fbus_xbar__requestDOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_source =
    subsystem_fbus_subsystem_fbus_xbar__requestDOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_sink =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_denied =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [26:0]  subsystem_fbus_subsystem_fbus_xbar__beatsAI_decode_T_1 =
    27'hFFF << subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsAI_decode =
    ~(subsystem_fbus_subsystem_fbus_xbar__beatsAI_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire         subsystem_fbus_subsystem_fbus_xbar_beatsAI_opdata =
    ~(subsystem_fbus_subsystem_fbus_xbar_in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsAI_0 =
    subsystem_fbus_subsystem_fbus_xbar_beatsAI_opdata
      ? subsystem_fbus_subsystem_fbus_xbar_beatsAI_decode
      : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [26:0]  subsystem_fbus_subsystem_fbus_xbar__beatsDO_decode_T_1 =
    27'hFFF << subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsDO_decode =
    ~(subsystem_fbus_subsystem_fbus_xbar__beatsDO_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire         subsystem_fbus_subsystem_fbus_xbar_beatsDO_opdata =
    subsystem_fbus_subsystem_fbus_xbar_out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]   subsystem_fbus_subsystem_fbus_xbar_beatsDO_0 =
    subsystem_fbus_subsystem_fbus_xbar_beatsDO_opdata
      ? subsystem_fbus_subsystem_fbus_xbar_beatsDO_decode
      : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_a_ready =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_valid =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_address =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_mask =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_a_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_portsAOI_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_out_0_d_ready =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_valid =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_opcode =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_param =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_size =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_source =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_sink =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_denied =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_data =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign subsystem_fbus_subsystem_fbus_xbar_in_0_d_bits_corrupt =
    subsystem_fbus_subsystem_fbus_xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire         subsystem_fbus_childClock = subsystem_fbus_clockSinkNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:412:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_childReset = subsystem_fbus_clockSinkNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:414:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_bus_xingIn_a_ready = subsystem_fbus_bus_xingOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         subsystem_fbus_bus_xingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_valid =
    subsystem_fbus_bus_xingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_bus_xingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   subsystem_fbus_auto_bus_xing_out_a_bits_opcode =
    subsystem_fbus_bus_xingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   subsystem_fbus_bus_xingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   subsystem_fbus_auto_bus_xing_out_a_bits_param =
    subsystem_fbus_bus_xingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_bus_xingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_auto_bus_xing_out_a_bits_size =
    subsystem_fbus_bus_xingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   subsystem_fbus_bus_xingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   subsystem_fbus_auto_bus_xing_out_a_bits_source =
    subsystem_fbus_bus_xingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  subsystem_fbus_bus_xingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  subsystem_fbus_auto_bus_xing_out_a_bits_address =
    subsystem_fbus_bus_xingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_bufferable =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_modifiable =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_readalloc =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_writealloc =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_privileged =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_secure =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_fetch =
    subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   subsystem_fbus_bus_xingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   subsystem_fbus_auto_bus_xing_out_a_bits_mask =
    subsystem_fbus_bus_xingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  subsystem_fbus_bus_xingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  subsystem_fbus_auto_bus_xing_out_a_bits_data =
    subsystem_fbus_bus_xingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_a_bits_corrupt =
    subsystem_fbus_bus_xingOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         subsystem_fbus_auto_bus_xing_out_d_ready =
    subsystem_fbus_bus_xingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         subsystem_fbus_bus_xingIn_d_valid = subsystem_fbus_bus_xingOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   subsystem_fbus_bus_xingIn_d_bits_opcode =
    subsystem_fbus_bus_xingOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   subsystem_fbus_bus_xingIn_d_bits_param =
    subsystem_fbus_bus_xingOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   subsystem_fbus_bus_xingIn_d_bits_size =
    subsystem_fbus_bus_xingOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   subsystem_fbus_bus_xingIn_d_bits_source =
    subsystem_fbus_bus_xingOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   subsystem_fbus_bus_xingIn_d_bits_sink =
    subsystem_fbus_bus_xingOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         subsystem_fbus_bus_xingIn_d_bits_denied =
    subsystem_fbus_bus_xingOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  subsystem_fbus_bus_xingIn_d_bits_data =
    subsystem_fbus_bus_xingOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         subsystem_fbus_bus_xingIn_d_bits_corrupt =
    subsystem_fbus_bus_xingOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_valid = subsystem_fbus_bus_xingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_opcode =
    subsystem_fbus_bus_xingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_param = subsystem_fbus_bus_xingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_size = subsystem_fbus_bus_xingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_source =
    subsystem_fbus_bus_xingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_address =
    subsystem_fbus_bus_xingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_bufferable =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_modifiable =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_readalloc =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_writealloc =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_privileged =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_secure =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_user_amba_prot_fetch =
    subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_mask = subsystem_fbus_bus_xingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_data = subsystem_fbus_bus_xingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_a_bits_corrupt =
    subsystem_fbus_bus_xingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_fbus_bus_xingOut_d_ready = subsystem_fbus_bus_xingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_sync_0 = intInClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingOut_sync_1 = intInClockXingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_1_sync_0 = intInClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_sync_0 = intOutClockXingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_1_sync_0 = intOutClockXingIn_1_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_2_sync_0 = intOutClockXingIn_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingIn_2_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_2_sync_0 = intInClockXingIn_2_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingOut_2_sync_1 = intInClockXingIn_2_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_3_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_3_sync_0 = intInClockXingIn_3_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_3_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_3_sync_0 = intOutClockXingIn_3_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_4_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_4_sync_0 = intOutClockXingIn_4_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_5_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_5_sync_0 = intOutClockXingIn_5_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_4_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingIn_4_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_4_sync_0 = intInClockXingIn_4_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingOut_4_sync_1 = intInClockXingIn_4_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_5_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_5_sync_0 = intInClockXingIn_5_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_6_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_6_sync_0 = intOutClockXingIn_6_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_7_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_7_sync_0 = intOutClockXingIn_7_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_8_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_8_sync_0 = intOutClockXingIn_8_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_6_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingIn_6_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_6_sync_0 = intInClockXingIn_6_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingOut_6_sync_1 = intInClockXingIn_6_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intInClockXingIn_7_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intInClockXingOut_7_sync_0 = intInClockXingIn_7_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_9_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_9_sync_0 = intOutClockXingIn_9_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_10_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_10_sync_0 = intOutClockXingIn_10_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         intOutClockXingIn_11_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         intOutClockXingOut_11_sync_0 = intOutClockXingIn_11_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_0 = extInterruptsOut_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_1 = extInterruptsOut_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_2 = extInterruptsOut_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_3 = extInterruptsOut_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_4 = extInterruptsOut_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_5 = extInterruptsOut_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameIn_6 = extInterruptsOut_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         int_in_xingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         with_no_nameIn_7 = extInterruptsOut_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign ibus_auto_int_in_xing_in_sync_0 = int_in_xingOut_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_1 = int_in_xingOut_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_2 = int_in_xingOut_sync_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_3;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_3 = int_in_xingOut_sync_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_4;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_4 = int_in_xingOut_sync_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_5;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_5 = int_in_xingOut_sync_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_6;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_6 = int_in_xingOut_sync_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         int_in_xingIn_sync_7;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign ibus_auto_int_in_xing_in_sync_7 = int_in_xingOut_sync_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign int_in_xingOut_sync_0 = int_in_xingIn_sync_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_1 = int_in_xingIn_sync_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_2 = int_in_xingIn_sync_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_3 = int_in_xingIn_sync_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_4 = int_in_xingIn_sync_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_5 = int_in_xingIn_sync_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_6 = int_in_xingIn_sync_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign int_in_xingOut_sync_7 = int_in_xingIn_sync_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_0 = with_no_nameIn_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_1 = with_no_nameIn_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_2 = with_no_nameIn_2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_3 = with_no_nameIn_3;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_4 = with_no_nameIn_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_5 = with_no_nameIn_5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_6 = with_no_nameIn_6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         with_no_nameOut_7 = with_no_nameIn_7;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         mem_axi4_0_aw_valid_0 = memAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mem_axi4_0_aw_bits_id_0 = memAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  mem_axi4_0_aw_bits_addr_0 = memAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mem_axi4_0_aw_bits_len_0 = memAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mem_axi4_0_aw_bits_size_0 = memAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mem_axi4_0_aw_bits_burst_0 = memAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_aw_bits_lock_0 = memAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mem_axi4_0_aw_bits_cache_0 = memAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mem_axi4_0_aw_bits_prot_0 = memAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mem_axi4_0_aw_bits_qos_0 = memAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_w_valid_0 = memAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] mem_axi4_0_w_bits_data_0 = memAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  mem_axi4_0_w_bits_strb_0 = memAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_w_bits_last_0 = memAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_b_ready_0 = memAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_ar_valid_0 = memAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mem_axi4_0_ar_bits_id_0 = memAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  mem_axi4_0_ar_bits_addr_0 = memAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mem_axi4_0_ar_bits_len_0 = memAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mem_axi4_0_ar_bits_size_0 = memAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mem_axi4_0_ar_bits_burst_0 = memAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_ar_bits_lock_0 = memAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mem_axi4_0_ar_bits_cache_0 = memAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mem_axi4_0_ar_bits_prot_0 = memAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mem_axi4_0_ar_bits_qos_0 = memAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mem_axi4_0_r_ready_0 = memAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_aw_valid_0 = mmioAXI4NodeIn_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmio_axi4_0_aw_bits_id_0 = mmioAXI4NodeIn_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]  mmio_axi4_0_aw_bits_addr_0 = mmioAXI4NodeIn_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mmio_axi4_0_aw_bits_len_0 = mmioAXI4NodeIn_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmio_axi4_0_aw_bits_size_0 = mmioAXI4NodeIn_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mmio_axi4_0_aw_bits_burst_0 = mmioAXI4NodeIn_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_aw_bits_lock_0 = mmioAXI4NodeIn_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmio_axi4_0_aw_bits_cache_0 = mmioAXI4NodeIn_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmio_axi4_0_aw_bits_prot_0 = mmioAXI4NodeIn_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmio_axi4_0_aw_bits_qos_0 = mmioAXI4NodeIn_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_w_valid_0 = mmioAXI4NodeIn_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  mmio_axi4_0_w_bits_data_0 = mmioAXI4NodeIn_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mmio_axi4_0_w_bits_strb_0 = mmioAXI4NodeIn_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_w_bits_last_0 = mmioAXI4NodeIn_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_b_ready_0 = mmioAXI4NodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_ar_valid_0 = mmioAXI4NodeIn_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmio_axi4_0_ar_bits_id_0 = mmioAXI4NodeIn_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [30:0]  mmio_axi4_0_ar_bits_addr_0 = mmioAXI4NodeIn_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]   mmio_axi4_0_ar_bits_len_0 = mmioAXI4NodeIn_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmio_axi4_0_ar_bits_size_0 = mmioAXI4NodeIn_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   mmio_axi4_0_ar_bits_burst_0 = mmioAXI4NodeIn_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_ar_bits_lock_0 = mmioAXI4NodeIn_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmio_axi4_0_ar_bits_cache_0 = mmioAXI4NodeIn_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   mmio_axi4_0_ar_bits_prot_0 = mmioAXI4NodeIn_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   mmio_axi4_0_ar_bits_qos_0 = mmioAXI4NodeIn_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         mmio_axi4_0_r_ready_0 = mmioAXI4NodeIn_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         l2_frontend_bus_axi4_0_aw_ready_0 = l2FrontendAXI4NodeOut_aw_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_valid =
    l2FrontendAXI4NodeOut_aw_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_id =
    l2FrontendAXI4NodeOut_aw_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_addr
    = l2FrontendAXI4NodeOut_aw_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_len =
    l2FrontendAXI4NodeOut_aw_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_size
    = l2FrontendAXI4NodeOut_aw_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_burst
    = l2FrontendAXI4NodeOut_aw_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_lock
    = l2FrontendAXI4NodeOut_aw_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_cache
    = l2FrontendAXI4NodeOut_aw_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_prot
    = l2FrontendAXI4NodeOut_aw_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_qos =
    l2FrontendAXI4NodeOut_aw_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2_frontend_bus_axi4_0_w_ready_0 = l2FrontendAXI4NodeOut_w_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_valid =
    l2FrontendAXI4NodeOut_w_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_data =
    l2FrontendAXI4NodeOut_w_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_strb =
    l2FrontendAXI4NodeOut_w_bits_strb;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_last =
    l2FrontendAXI4NodeOut_w_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_ready =
    l2FrontendAXI4NodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2_frontend_bus_axi4_0_b_valid_0 = l2FrontendAXI4NodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2_frontend_bus_axi4_0_b_bits_id_0 = l2FrontendAXI4NodeOut_b_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   l2_frontend_bus_axi4_0_b_bits_resp_0 = l2FrontendAXI4NodeOut_b_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2_frontend_bus_axi4_0_ar_ready_0 = l2FrontendAXI4NodeOut_ar_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_valid =
    l2FrontendAXI4NodeOut_ar_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_id =
    l2FrontendAXI4NodeOut_ar_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_addr
    = l2FrontendAXI4NodeOut_ar_bits_addr;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_len =
    l2FrontendAXI4NodeOut_ar_bits_len;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_size
    = l2FrontendAXI4NodeOut_ar_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_burst
    = l2FrontendAXI4NodeOut_ar_bits_burst;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_lock
    = l2FrontendAXI4NodeOut_ar_bits_lock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_cache
    = l2FrontendAXI4NodeOut_ar_bits_cache;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_prot
    = l2FrontendAXI4NodeOut_ar_bits_prot;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_qos =
    l2FrontendAXI4NodeOut_ar_bits_qos;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire
    subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_ready =
    l2FrontendAXI4NodeOut_r_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2_frontend_bus_axi4_0_r_valid_0 = l2FrontendAXI4NodeOut_r_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]   l2_frontend_bus_axi4_0_r_bits_id_0 = l2FrontendAXI4NodeOut_r_bits_id;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  l2_frontend_bus_axi4_0_r_bits_data_0 = l2FrontendAXI4NodeOut_r_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   l2_frontend_bus_axi4_0_r_bits_resp_0 = l2FrontendAXI4NodeOut_r_bits_resp;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         l2_frontend_bus_axi4_0_r_bits_last_0 = l2FrontendAXI4NodeOut_r_bits_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  reg  [6:0]   int_rtc_tick_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire         int_rtc_tick_wrap_wrap;	// src/main/scala/chisel3/util/Counter.scala:73:24
  assign int_rtc_tick_wrap_wrap = int_rtc_tick_c_value == 7'h63;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
  wire         int_rtc_tick = int_rtc_tick_wrap_wrap;	// src/main/scala/chisel3/util/Counter.scala:73:24, :117:24
  assign extInterruptsOut_0 = interrupts[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_1 = interrupts[1];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_2 = interrupts[2];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_3 = interrupts[3];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_4 = interrupts[4];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_5 = interrupts[5];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_6 = interrupts[6];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  assign extInterruptsOut_7 = interrupts[7];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/subsystem/InterruptBus.scala:77:97
  always @(posedge _subsystem_pbus_clock) begin	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    if (_subsystem_pbus_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
      int_rtc_tick_c_value <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else if (int_rtc_tick_wrap_wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
      int_rtc_tick_c_value <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else	// src/main/scala/chisel3/util/Counter.scala:73:24
      int_rtc_tick_c_value <= int_rtc_tick_c_value + 7'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        int_rtc_tick_c_value = _RANDOM[/*Zero width*/ 1'b0][6:0];	// src/main/scala/chisel3/util/Counter.scala:61:40
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IntXbar ibus_int_bus (	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_int_in_0  (_ibus_intsink_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_1  (_ibus_intsink_auto_out_1),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_2  (_ibus_intsink_auto_out_2),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_3  (_ibus_intsink_auto_out_3),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_4  (_ibus_intsink_auto_out_4),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_5  (_ibus_intsink_auto_out_5),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_6  (_ibus_intsink_auto_out_6),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_7  (_ibus_intsink_auto_out_7),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_out_0 (ibus_auto_int_bus_int_out_0),
    .auto_int_out_1 (ibus_auto_int_bus_int_out_1),
    .auto_int_out_2 (ibus_auto_int_bus_int_out_2),
    .auto_int_out_3 (ibus_auto_int_bus_int_out_3),
    .auto_int_out_4 (ibus_auto_int_bus_int_out_4),
    .auto_int_out_5 (ibus_auto_int_bus_int_out_5),
    .auto_int_out_6 (ibus_auto_int_bus_int_out_6),
    .auto_int_out_7 (ibus_auto_int_bus_int_out_7)
  );
  IntSyncAsyncCrossingSink ibus_intsink (	// src/main/scala/interrupts/Crossing.scala:78:29
    .clock          (ibus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .auto_in_sync_0 (ibus_int_in_xingOut_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_1 (ibus_int_in_xingOut_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_2 (ibus_int_in_xingOut_sync_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_3 (ibus_int_in_xingOut_sync_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_4 (ibus_int_in_xingOut_sync_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_5 (ibus_int_in_xingOut_sync_5),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_6 (ibus_int_in_xingOut_sync_6),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_sync_7 (ibus_int_in_xingOut_sync_7),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_ibus_intsink_auto_out_0),
    .auto_out_1     (_ibus_intsink_auto_out_1),
    .auto_out_2     (_ibus_intsink_auto_out_2),
    .auto_out_3     (_ibus_intsink_auto_out_3),
    .auto_out_4     (_ibus_intsink_auto_out_4),
    .auto_out_5     (_ibus_intsink_auto_out_5),
    .auto_out_6     (_ibus_intsink_auto_out_6),
    .auto_out_7     (_ibus_intsink_auto_out_7)
  );
  SimpleClockGroupSource dummyClockGroupSourceNode (	// src/main/scala/prci/ClockGroup.scala:82:81
    .clock                                  (clock),
    .reset                                  (reset),
    .auto_out_member_subsystem_sbus_5_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_clock),
    .auto_out_member_subsystem_sbus_5_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_reset),
    .auto_out_member_subsystem_sbus_4_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_clock),
    .auto_out_member_subsystem_sbus_4_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_reset),
    .auto_out_member_subsystem_sbus_3_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_clock),
    .auto_out_member_subsystem_sbus_3_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_reset),
    .auto_out_member_subsystem_sbus_2_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_clock),
    .auto_out_member_subsystem_sbus_2_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_reset),
    .auto_out_member_subsystem_sbus_1_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_clock),
    .auto_out_member_subsystem_sbus_1_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_reset),
    .auto_out_member_subsystem_sbus_0_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_clock),
    .auto_out_member_subsystem_sbus_0_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_reset)
  );
  SystemBus subsystem_sbus (	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready
      (mmioAXI4NodeIn_aw_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid
      (mmioAXI4NodeIn_aw_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id
      (mmioAXI4NodeIn_aw_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr
      (mmioAXI4NodeIn_aw_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len
      (mmioAXI4NodeIn_aw_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size
      (mmioAXI4NodeIn_aw_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst
      (mmioAXI4NodeIn_aw_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock
      (mmioAXI4NodeIn_aw_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache
      (mmioAXI4NodeIn_aw_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot
      (mmioAXI4NodeIn_aw_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos
      (mmioAXI4NodeIn_aw_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready
      (mmioAXI4NodeIn_w_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid
      (mmioAXI4NodeIn_w_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data
      (mmioAXI4NodeIn_w_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb
      (mmioAXI4NodeIn_w_bits_strb),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last
      (mmioAXI4NodeIn_w_bits_last),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready
      (mmioAXI4NodeIn_b_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid
      (mmioAXI4NodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id
      (mmioAXI4NodeIn_b_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp
      (mmioAXI4NodeIn_b_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready
      (mmioAXI4NodeIn_ar_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid
      (mmioAXI4NodeIn_ar_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id
      (mmioAXI4NodeIn_ar_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr
      (mmioAXI4NodeIn_ar_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len
      (mmioAXI4NodeIn_ar_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size
      (mmioAXI4NodeIn_ar_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst
      (mmioAXI4NodeIn_ar_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock
      (mmioAXI4NodeIn_ar_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache
      (mmioAXI4NodeIn_ar_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot
      (mmioAXI4NodeIn_ar_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos
      (mmioAXI4NodeIn_ar_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready
      (mmioAXI4NodeIn_r_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid
      (mmioAXI4NodeIn_r_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id
      (mmioAXI4NodeIn_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data
      (mmioAXI4NodeIn_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp
      (mmioAXI4NodeIn_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last
      (mmioAXI4NodeIn_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_valid
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_opcode
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_param
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_size
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_source
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_address
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_secure
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_mask
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_data
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_a_bits_corrupt
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_ready
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_valid
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_opcode
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_param
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_size
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_source
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_address
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_secure
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_data
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_c_bits_corrupt
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_ready
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_e_valid
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_3_e_bits_sink
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_valid
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_opcode
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_param
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_size
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_source
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_address
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_secure
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_mask
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_data
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_a_bits_corrupt
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_ready
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_valid
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_opcode
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_param
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_size
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_source
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_address
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_secure
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_data
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_c_bits_corrupt
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_ready
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_e_valid
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_2_e_bits_sink
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_valid
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_opcode
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_param
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_size
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_source
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_address
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_secure
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_mask
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_data
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_a_bits_corrupt
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_ready
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_valid
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_opcode
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_param
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_size
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_source
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_address
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_secure
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_data
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_c_bits_corrupt
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_ready
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_e_valid
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_1_e_bits_sink
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_secure
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_mask
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_a_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_secure
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_c_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_e_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_0_e_bits_sink
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_source
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_source),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_address
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_opcode
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_size
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_source
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_sink
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_denied
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_data
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_corrupt
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready
      (subsystem_fbus_auto_bus_xing_out_a_ready),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_valid
      (subsystem_fbus_auto_bus_xing_out_a_valid),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_opcode
      (subsystem_fbus_auto_bus_xing_out_a_bits_opcode),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_param
      (subsystem_fbus_auto_bus_xing_out_a_bits_param),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_size
      (subsystem_fbus_auto_bus_xing_out_a_bits_size),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_source
      (subsystem_fbus_auto_bus_xing_out_a_bits_source),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_address
      (subsystem_fbus_auto_bus_xing_out_a_bits_address),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_bufferable
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_modifiable
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_readalloc
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_writealloc
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_privileged
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_privileged),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_secure
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_secure),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_user_amba_prot_fetch
      (subsystem_fbus_auto_bus_xing_out_a_bits_user_amba_prot_fetch),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_mask
      (subsystem_fbus_auto_bus_xing_out_a_bits_mask),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_data
      (subsystem_fbus_auto_bus_xing_out_a_bits_data),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_corrupt
      (subsystem_fbus_auto_bus_xing_out_a_bits_corrupt),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_ready
      (subsystem_fbus_auto_bus_xing_out_d_ready),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid
      (subsystem_fbus_auto_bus_xing_out_d_valid),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode
      (subsystem_fbus_auto_bus_xing_out_d_bits_opcode),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param
      (subsystem_fbus_auto_bus_xing_out_d_bits_param),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size
      (subsystem_fbus_auto_bus_xing_out_d_bits_size),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source
      (subsystem_fbus_auto_bus_xing_out_d_bits_source),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink
      (subsystem_fbus_auto_bus_xing_out_d_bits_sink),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied
      (subsystem_fbus_auto_bus_xing_out_d_bits_denied),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data
      (subsystem_fbus_auto_bus_xing_out_d_bits_data),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt
      (subsystem_fbus_auto_bus_xing_out_d_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_ready
      (_subsystem_cbus_auto_bus_xing_in_a_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_valid
      (_subsystem_cbus_auto_bus_xing_in_d_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_opcode
      (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_param
      (_subsystem_cbus_auto_bus_xing_in_d_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_size
      (_subsystem_cbus_auto_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_source
      (_subsystem_cbus_auto_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_sink
      (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_denied
      (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_data
      (_subsystem_cbus_auto_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_corrupt
      (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_fixedClockNode_out_4_clock
      (_subsystem_sbus_auto_fixedClockNode_out_4_clock),
    .auto_fixedClockNode_out_4_reset
      (_subsystem_sbus_auto_fixedClockNode_out_4_reset),
    .auto_fixedClockNode_out_3_clock
      (_subsystem_sbus_auto_fixedClockNode_out_3_clock),
    .auto_fixedClockNode_out_3_reset
      (_subsystem_sbus_auto_fixedClockNode_out_3_reset),
    .auto_fixedClockNode_out_2_clock
      (_subsystem_sbus_auto_fixedClockNode_out_2_clock),
    .auto_fixedClockNode_out_2_reset
      (_subsystem_sbus_auto_fixedClockNode_out_2_reset),
    .auto_fixedClockNode_out_1_clock
      (_subsystem_sbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset
      (_subsystem_sbus_auto_fixedClockNode_out_1_reset),
    .auto_fixedClockNode_out_0_clock
      (ibus_auto_clock_in_clock),
    .auto_fixedClockNode_out_0_reset
      (ibus_auto_clock_in_reset),
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock),
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset),
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock),
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset),
    .auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock
      (subsystem_fbus_auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_clock),
    .auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset
      (subsystem_fbus_auto_subsystem_fbus_clock_groups_in_member_subsystem_fbus_0_reset),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset)
  );
  PeripheryBus subsystem_pbus (	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .clock
      (_subsystem_pbus_clock),
    .reset
      (_subsystem_pbus_reset)
  );
  TLBuffer_2 subsystem_fbus_buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                                     (subsystem_fbus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                                     (subsystem_fbus_childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_in_a_ready
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_ready),
    .auto_in_a_valid
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_valid),
    .auto_in_a_bits_opcode
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_opcode),
    .auto_in_a_bits_param
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_param),
    .auto_in_a_bits_size
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_size),
    .auto_in_a_bits_source
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_source),
    .auto_in_a_bits_address
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_address),
    .auto_in_a_bits_mask
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_mask),
    .auto_in_a_bits_data
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_data),
    .auto_in_a_bits_corrupt
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_a_bits_corrupt),
    .auto_in_d_ready
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_ready),
    .auto_in_d_valid
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_valid),
    .auto_in_d_bits_opcode
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_opcode),
    .auto_in_d_bits_param
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_param),
    .auto_in_d_bits_size
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_size),
    .auto_in_d_bits_source
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_source),
    .auto_in_d_bits_sink
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_sink),
    .auto_in_d_bits_denied
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_denied),
    .auto_in_d_bits_data
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_data),
    .auto_in_d_bits_corrupt
      (subsystem_fbus_subsystem_fbus_xbar_auto_out_d_bits_corrupt),
    .auto_out_a_ready                          (subsystem_fbus_bus_xingIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_a_valid                          (subsystem_fbus_bus_xingIn_a_valid),
    .auto_out_a_bits_opcode                    (subsystem_fbus_bus_xingIn_a_bits_opcode),
    .auto_out_a_bits_param                     (subsystem_fbus_bus_xingIn_a_bits_param),
    .auto_out_a_bits_size                      (subsystem_fbus_bus_xingIn_a_bits_size),
    .auto_out_a_bits_source                    (subsystem_fbus_bus_xingIn_a_bits_source),
    .auto_out_a_bits_address                   (subsystem_fbus_bus_xingIn_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (subsystem_fbus_bus_xingIn_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (subsystem_fbus_bus_xingIn_a_bits_mask),
    .auto_out_a_bits_data                      (subsystem_fbus_bus_xingIn_a_bits_data),
    .auto_out_a_bits_corrupt                   (subsystem_fbus_bus_xingIn_a_bits_corrupt),
    .auto_out_d_ready                          (subsystem_fbus_bus_xingIn_d_ready),
    .auto_out_d_valid                          (subsystem_fbus_bus_xingIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                    (subsystem_fbus_bus_xingIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_param                     (subsystem_fbus_bus_xingIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                      (subsystem_fbus_bus_xingIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source                    (subsystem_fbus_bus_xingIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_sink                      (subsystem_fbus_bus_xingIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                    (subsystem_fbus_bus_xingIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                      (subsystem_fbus_bus_xingIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                   (subsystem_fbus_bus_xingIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  TLInterconnectCoupler_8 subsystem_fbus_coupler_from_port_named_slave_port_axi4 (	// src/main/scala/diplomacy/LazyModule.scala:494:27
    .clock                                        (subsystem_fbus_childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                                        (subsystem_fbus_childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_axi4index_in_aw_ready
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_ready),
    .auto_axi4index_in_aw_valid
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_valid),
    .auto_axi4index_in_aw_bits_id
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_id),
    .auto_axi4index_in_aw_bits_addr
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_addr),
    .auto_axi4index_in_aw_bits_len
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_len),
    .auto_axi4index_in_aw_bits_size
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_size),
    .auto_axi4index_in_aw_bits_burst
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_burst),
    .auto_axi4index_in_aw_bits_lock
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_lock),
    .auto_axi4index_in_aw_bits_cache
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_cache),
    .auto_axi4index_in_aw_bits_prot
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_prot),
    .auto_axi4index_in_aw_bits_qos
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_aw_bits_qos),
    .auto_axi4index_in_w_ready
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_ready),
    .auto_axi4index_in_w_valid
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_valid),
    .auto_axi4index_in_w_bits_data
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_data),
    .auto_axi4index_in_w_bits_strb
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_strb),
    .auto_axi4index_in_w_bits_last
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_w_bits_last),
    .auto_axi4index_in_b_ready
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_ready),
    .auto_axi4index_in_b_valid
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_valid),
    .auto_axi4index_in_b_bits_id
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_id),
    .auto_axi4index_in_b_bits_resp
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_b_bits_resp),
    .auto_axi4index_in_ar_ready
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_ready),
    .auto_axi4index_in_ar_valid
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_valid),
    .auto_axi4index_in_ar_bits_id
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_id),
    .auto_axi4index_in_ar_bits_addr
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_addr),
    .auto_axi4index_in_ar_bits_len
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_len),
    .auto_axi4index_in_ar_bits_size
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_size),
    .auto_axi4index_in_ar_bits_burst
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_burst),
    .auto_axi4index_in_ar_bits_lock
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_lock),
    .auto_axi4index_in_ar_bits_cache
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_cache),
    .auto_axi4index_in_ar_bits_prot
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_prot),
    .auto_axi4index_in_ar_bits_qos
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_ar_bits_qos),
    .auto_axi4index_in_r_ready
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_ready),
    .auto_axi4index_in_r_valid
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_valid),
    .auto_axi4index_in_r_bits_id
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_id),
    .auto_axi4index_in_r_bits_data
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_data),
    .auto_axi4index_in_r_bits_resp
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_resp),
    .auto_axi4index_in_r_bits_last
      (subsystem_fbus_auto_coupler_from_port_named_slave_port_axi4_axi4index_in_r_bits_last),
    .auto_tl_out_a_ready
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_ready),
    .auto_tl_out_a_valid
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_valid),
    .auto_tl_out_a_bits_opcode
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_opcode),
    .auto_tl_out_a_bits_param
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_param),
    .auto_tl_out_a_bits_size
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_size),
    .auto_tl_out_a_bits_source
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_source),
    .auto_tl_out_a_bits_address
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_address),
    .auto_tl_out_a_bits_user_amba_prot_bufferable
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_bufferable),
    .auto_tl_out_a_bits_user_amba_prot_modifiable
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_modifiable),
    .auto_tl_out_a_bits_user_amba_prot_readalloc
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_readalloc),
    .auto_tl_out_a_bits_user_amba_prot_writealloc
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_writealloc),
    .auto_tl_out_a_bits_user_amba_prot_privileged
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_privileged),
    .auto_tl_out_a_bits_user_amba_prot_secure
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_secure),
    .auto_tl_out_a_bits_user_amba_prot_fetch
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_user_amba_prot_fetch),
    .auto_tl_out_a_bits_mask
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_mask),
    .auto_tl_out_a_bits_data
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_data),
    .auto_tl_out_a_bits_corrupt
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_a_bits_corrupt),
    .auto_tl_out_d_ready
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_ready),
    .auto_tl_out_d_valid
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_valid),
    .auto_tl_out_d_bits_opcode
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_opcode),
    .auto_tl_out_d_bits_param
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_param),
    .auto_tl_out_d_bits_size
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_size),
    .auto_tl_out_d_bits_source
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_source),
    .auto_tl_out_d_bits_sink
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_sink),
    .auto_tl_out_d_bits_denied
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_denied),
    .auto_tl_out_d_bits_data
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_data),
    .auto_tl_out_d_bits_corrupt
      (subsystem_fbus_subsystem_fbus_xbar_auto_in_d_bits_corrupt)
  );
  PeripheryBus_1 subsystem_cbus (	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bootrom_fragmenter_out_a_ready
      (_bootROMDomainWrapper_auto_bootrom_in_a_ready),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_data),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_bootrom_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_coupler_to_bootrom_fragmenter_out_d_valid
      (_bootROMDomainWrapper_auto_bootrom_in_d_valid),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_size
      (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_source
      (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_data
      (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_debug_fragmenter_out_a_ready
      (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),
    .auto_coupler_to_debug_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_debug_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param),
    .auto_coupler_to_debug_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),
    .auto_coupler_to_debug_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),
    .auto_coupler_to_debug_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),
    .auto_coupler_to_debug_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),
    .auto_coupler_to_debug_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),
    .auto_coupler_to_debug_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_debug_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),
    .auto_coupler_to_debug_fragmenter_out_d_valid
      (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_opcode
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_size
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_source
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_data
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_clint_fragmenter_out_a_ready
      (_clint_auto_in_a_ready),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),
    .auto_coupler_to_clint_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_clint_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param),
    .auto_coupler_to_clint_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),
    .auto_coupler_to_clint_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),
    .auto_coupler_to_clint_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),
    .auto_coupler_to_clint_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),
    .auto_coupler_to_clint_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),
    .auto_coupler_to_clint_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_clint_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),
    .auto_coupler_to_clint_fragmenter_out_d_valid
      (_clint_auto_in_d_valid),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_opcode
      (_clint_auto_in_d_bits_opcode),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_size
      (_clint_auto_in_d_bits_size),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_source
      (_clint_auto_in_d_bits_source),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_data
      (_clint_auto_in_d_bits_data),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_plic_fragmenter_out_a_ready
      (_plicDomainWrapper_auto_plic_in_a_ready),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),
    .auto_coupler_to_plic_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_plic_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param),
    .auto_coupler_to_plic_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),
    .auto_coupler_to_plic_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),
    .auto_coupler_to_plic_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),
    .auto_coupler_to_plic_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),
    .auto_coupler_to_plic_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),
    .auto_coupler_to_plic_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_plic_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),
    .auto_coupler_to_plic_fragmenter_out_d_valid
      (_plicDomainWrapper_auto_plic_in_d_valid),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_opcode
      (_plicDomainWrapper_auto_plic_in_d_bits_opcode),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_size
      (_plicDomainWrapper_auto_plic_in_d_bits_size),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_source
      (_plicDomainWrapper_auto_plic_in_d_bits_source),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_data
      (_plicDomainWrapper_auto_plic_in_d_bits_data),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_fixedClockNode_out_2_clock
      (_subsystem_cbus_auto_fixedClockNode_out_2_clock),
    .auto_fixedClockNode_out_2_reset
      (_subsystem_cbus_auto_fixedClockNode_out_2_reset),
    .auto_fixedClockNode_out_1_clock                                    (domainIn_clock),
    .auto_fixedClockNode_out_1_reset                                    (domainIn_reset),
    .auto_fixedClockNode_out_0_clock
      (_subsystem_cbus_auto_fixedClockNode_out_0_clock),
    .auto_fixedClockNode_out_0_reset
      (_subsystem_cbus_auto_fixedClockNode_out_0_reset),
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock),
    .auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset),
    .auto_bus_xing_in_a_ready
      (_subsystem_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_d_valid
      (_subsystem_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode
      (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param
      (_subsystem_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size
      (_subsystem_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source
      (_subsystem_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink
      (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied
      (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data
      (_subsystem_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt
      (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),
    .clock
      (_subsystem_cbus_clock),
    .reset
      (_subsystem_cbus_reset)
  );
  MemoryBus subsystem_mbus (	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready
      (memAXI4NodeIn_aw_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid
      (memAXI4NodeIn_aw_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id
      (memAXI4NodeIn_aw_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr
      (memAXI4NodeIn_aw_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len
      (memAXI4NodeIn_aw_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size
      (memAXI4NodeIn_aw_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst
      (memAXI4NodeIn_aw_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock
      (memAXI4NodeIn_aw_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache
      (memAXI4NodeIn_aw_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot
      (memAXI4NodeIn_aw_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos
      (memAXI4NodeIn_aw_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready
      (memAXI4NodeIn_w_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid
      (memAXI4NodeIn_w_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data
      (memAXI4NodeIn_w_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb
      (memAXI4NodeIn_w_bits_strb),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last
      (memAXI4NodeIn_w_bits_last),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready
      (memAXI4NodeIn_b_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid
      (memAXI4NodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id
      (memAXI4NodeIn_b_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp
      (memAXI4NodeIn_b_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready
      (memAXI4NodeIn_ar_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid
      (memAXI4NodeIn_ar_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id
      (memAXI4NodeIn_ar_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr
      (memAXI4NodeIn_ar_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len
      (memAXI4NodeIn_ar_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size
      (memAXI4NodeIn_ar_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst
      (memAXI4NodeIn_ar_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock
      (memAXI4NodeIn_ar_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache
      (memAXI4NodeIn_ar_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot
      (memAXI4NodeIn_ar_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos
      (memAXI4NodeIn_ar_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready
      (memAXI4NodeIn_r_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid
      (memAXI4NodeIn_r_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id
      (memAXI4NodeIn_r_bits_id),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data
      (memAXI4NodeIn_r_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp
      (memAXI4NodeIn_r_bits_resp),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last
      (memAXI4NodeIn_r_bits_last),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_ready
      (_subsystem_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_opcode
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_param
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_size
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_source
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_address
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_user_amba_prot_bufferable
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_user_amba_prot_modifiable
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_user_amba_prot_readalloc
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_user_amba_prot_writealloc
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_user_amba_prot_privileged
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_privileged),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_user_amba_prot_secure
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_secure),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_mask
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_data
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_d_ready
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_d_valid
      (_subsystem_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode
      (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_size
      (_subsystem_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source
      (_subsystem_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied
      (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data
      (_subsystem_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt
      (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt)
  );
  CoherenceManagerWrapper subsystem_l2_wrapper (	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready
      (_subsystem_mbus_auto_bus_xing_in_a_ready),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_privileged
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_privileged),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_secure
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_user_amba_prot_secure),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid
      (_subsystem_mbus_auto_bus_xing_in_d_valid),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode
      (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size
      (_subsystem_mbus_auto_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source
      (_subsystem_mbus_auto_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied
      (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data
      (_subsystem_mbus_auto_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt
      (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coherent_jbar_in_a_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),
    .auto_coherent_jbar_in_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_b_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_b_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),
    .auto_coherent_jbar_in_b_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),
    .auto_coherent_jbar_in_b_bits_source
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_source),
    .auto_coherent_jbar_in_b_bits_address
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),
    .auto_coherent_jbar_in_c_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),
    .auto_coherent_jbar_in_c_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_d_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),
    .auto_coherent_jbar_in_d_bits_opcode
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),
    .auto_coherent_jbar_in_d_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),
    .auto_coherent_jbar_in_d_bits_size
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),
    .auto_coherent_jbar_in_d_bits_source
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),
    .auto_coherent_jbar_in_d_bits_sink
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),
    .auto_coherent_jbar_in_d_bits_denied
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),
    .auto_coherent_jbar_in_d_bits_data
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),
    .auto_coherent_jbar_in_d_bits_corrupt
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),
    .auto_coherent_jbar_in_e_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_e_bits_sink
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock),
    .auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset)
  );
  TilePRCIDomain tile_prci_domain (	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_intsink_in_sync_0
      (_tlDM_auto_dmOuter_intsource_out_0_sync_0),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_tile_reset_domain_tile_hartid_in
      (_tileHartIdNexusNode_auto_out_0),	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_int_out_clock_xing_out_2_sync_0
      (intOutClockXingIn_2_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0
      (intOutClockXingIn_1_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0
      (intOutClockXingIn_sync_0),
    .auto_int_in_clock_xing_in_1_sync_0
      (intInClockXingOut_1_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_0
      (intInClockXingOut_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_1
      (intInClockXingOut_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_tl_master_clock_xing_out_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_a_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_a_bits_mask
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_b_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_c_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_c_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_0_e_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),
    .auto_tap_clock_in_clock
      (_subsystem_sbus_auto_fixedClockNode_out_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_reset
      (_subsystem_sbus_auto_fixedClockNode_out_1_reset)	// src/main/scala/subsystem/SystemBus.scala:24:26
  );
  TilePRCIDomain tile_prci_domain_1 (	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_intsink_in_sync_0
      (_tlDM_auto_dmOuter_intsource_out_1_sync_0),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_tile_reset_domain_tile_hartid_in
      (_tileHartIdNexusNode_auto_out_1),	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_int_out_clock_xing_out_2_sync_0
      (intOutClockXingIn_5_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0
      (intOutClockXingIn_4_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0
      (intOutClockXingIn_3_sync_0),
    .auto_int_in_clock_xing_in_1_sync_0
      (intInClockXingOut_3_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_0
      (intInClockXingOut_2_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_1
      (intInClockXingOut_2_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_tl_master_clock_xing_out_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_a_valid
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_a_bits_mask
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_b_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_c_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_valid
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_c_bits_data
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_1_e_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_valid
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink
      (_tile_prci_domain_1_auto_tl_master_clock_xing_out_e_bits_sink),
    .auto_tap_clock_in_clock
      (_subsystem_sbus_auto_fixedClockNode_out_2_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_reset
      (_subsystem_sbus_auto_fixedClockNode_out_2_reset)	// src/main/scala/subsystem/SystemBus.scala:24:26
  );
  TilePRCIDomain tile_prci_domain_2 (	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_intsink_in_sync_0
      (_tlDM_auto_dmOuter_intsource_out_2_sync_0),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_tile_reset_domain_tile_hartid_in
      (_tileHartIdNexusNode_auto_out_2),	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_int_out_clock_xing_out_2_sync_0
      (intOutClockXingIn_8_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0
      (intOutClockXingIn_7_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0
      (intOutClockXingIn_6_sync_0),
    .auto_int_in_clock_xing_in_1_sync_0
      (intInClockXingOut_5_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_0
      (intInClockXingOut_4_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_1
      (intInClockXingOut_4_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_tl_master_clock_xing_out_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_a_valid
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_a_bits_mask
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_b_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_c_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_valid
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_c_bits_data
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_2_e_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_valid
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink
      (_tile_prci_domain_2_auto_tl_master_clock_xing_out_e_bits_sink),
    .auto_tap_clock_in_clock
      (_subsystem_sbus_auto_fixedClockNode_out_3_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_reset
      (_subsystem_sbus_auto_fixedClockNode_out_3_reset)	// src/main/scala/subsystem/SystemBus.scala:24:26
  );
  TilePRCIDomain tile_prci_domain_3 (	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_intsink_in_sync_0
      (_tlDM_auto_dmOuter_intsource_out_3_sync_0),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_tile_reset_domain_tile_hartid_in
      (_tileHartIdNexusNode_auto_out_3),	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_int_out_clock_xing_out_2_sync_0
      (intOutClockXingIn_11_sync_0),
    .auto_int_out_clock_xing_out_1_sync_0
      (intOutClockXingIn_10_sync_0),
    .auto_int_out_clock_xing_out_0_sync_0
      (intOutClockXingIn_9_sync_0),
    .auto_int_in_clock_xing_in_1_sync_0
      (intInClockXingOut_7_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_0
      (intInClockXingOut_6_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_int_in_clock_xing_in_0_sync_1
      (intInClockXingOut_6_sync_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_tl_master_clock_xing_out_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_a_valid
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_a_bits_mask
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_mask
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_b_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_c_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_valid
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_bufferable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_modifiable),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_readalloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_writealloc),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_privileged),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_secure),
    .auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_user_amba_prot_fetch),
    .auto_tl_master_clock_xing_out_c_bits_data
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_3_e_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_valid
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink
      (_tile_prci_domain_3_auto_tl_master_clock_xing_out_e_bits_sink),
    .auto_tap_clock_in_clock
      (_subsystem_sbus_auto_fixedClockNode_out_4_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_reset
      (_subsystem_sbus_auto_fixedClockNode_out_4_reset)	// src/main/scala/subsystem/SystemBus.scala:24:26
  );
  ClockSinkDomain plicDomainWrapper (	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_plic_int_in_0          (ibus_auto_int_bus_int_out_0),
    .auto_plic_int_in_1          (ibus_auto_int_bus_int_out_1),
    .auto_plic_int_in_2          (ibus_auto_int_bus_int_out_2),
    .auto_plic_int_in_3          (ibus_auto_int_bus_int_out_3),
    .auto_plic_int_in_4          (ibus_auto_int_bus_int_out_4),
    .auto_plic_int_in_5          (ibus_auto_int_bus_int_out_5),
    .auto_plic_int_in_6          (ibus_auto_int_bus_int_out_6),
    .auto_plic_int_in_7          (ibus_auto_int_bus_int_out_7),
    .auto_plic_int_out_3_0       (_plicDomainWrapper_auto_plic_int_out_3_0),
    .auto_plic_int_out_2_0       (_plicDomainWrapper_auto_plic_int_out_2_0),
    .auto_plic_int_out_1_0       (_plicDomainWrapper_auto_plic_int_out_1_0),
    .auto_plic_int_out_0_0       (_plicDomainWrapper_auto_plic_int_out_0_0),
    .auto_plic_in_a_ready        (_plicDomainWrapper_auto_plic_in_a_ready),
    .auto_plic_in_a_valid
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_d_ready
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_d_valid        (_plicDomainWrapper_auto_plic_in_d_valid),
    .auto_plic_in_d_bits_opcode  (_plicDomainWrapper_auto_plic_in_d_bits_opcode),
    .auto_plic_in_d_bits_size    (_plicDomainWrapper_auto_plic_in_d_bits_size),
    .auto_plic_in_d_bits_source  (_plicDomainWrapper_auto_plic_in_d_bits_source),
    .auto_plic_in_d_bits_data    (_plicDomainWrapper_auto_plic_in_d_bits_data),
    .auto_clock_in_clock         (_subsystem_cbus_auto_fixedClockNode_out_0_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset         (_subsystem_cbus_auto_fixedClockNode_out_0_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  );
  CLINT clint (	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .clock                  (_subsystem_cbus_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .reset                  (_subsystem_cbus_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_int_out_3_0       (_clint_auto_int_out_3_0),
    .auto_int_out_3_1       (_clint_auto_int_out_3_1),
    .auto_int_out_2_0       (_clint_auto_int_out_2_0),
    .auto_int_out_2_1       (_clint_auto_int_out_2_1),
    .auto_int_out_1_0       (_clint_auto_int_out_1_0),
    .auto_int_out_1_1       (_clint_auto_int_out_1_1),
    .auto_int_out_0_0       (_clint_auto_int_out_0_0),
    .auto_int_out_0_1       (_clint_auto_int_out_0_1),
    .auto_in_a_ready        (_clint_auto_in_a_ready),
    .auto_in_a_valid
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_d_ready
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_d_valid        (_clint_auto_in_d_valid),
    .auto_in_d_bits_opcode  (_clint_auto_in_d_bits_opcode),
    .auto_in_d_bits_size    (_clint_auto_in_d_bits_size),
    .auto_in_d_bits_source  (_clint_auto_in_d_bits_source),
    .auto_in_d_bits_data    (_clint_auto_in_d_bits_data),
    .io_rtcTick             (int_rtc_tick)	// src/main/scala/chisel3/util/Counter.scala:117:24
  );
  IntXbar_5 xbar (	// src/main/scala/interrupts/Xbar.scala:50:26
    .auto_int_in_3_0 (_intsink_13_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_2_0 (_intsink_9_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_1_0 (_intsink_5_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_0_0 (_intsink_1_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_out_0  (tileHaltSinkNodeIn_0),
    .auto_int_out_1  (tileHaltSinkNodeIn_1),
    .auto_int_out_2  (tileHaltSinkNodeIn_2),
    .auto_int_out_3  (tileHaltSinkNodeIn_3)
  );
  IntXbar_5 xbar_1 (	// src/main/scala/interrupts/Xbar.scala:50:26
    .auto_int_in_3_0 (_intsink_14_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_2_0 (_intsink_10_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_1_0 (_intsink_6_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_0_0 (_intsink_2_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_out_0  (tileWFISinkNodeIn_0),
    .auto_int_out_1  (tileWFISinkNodeIn_1),
    .auto_int_out_2  (tileWFISinkNodeIn_2),
    .auto_int_out_3  (tileWFISinkNodeIn_3)
  );
  IntXbar_5 xbar_2 (	// src/main/scala/interrupts/Xbar.scala:50:26
    .auto_int_in_3_0 (_intsink_15_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_2_0 (_intsink_11_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_1_0 (_intsink_7_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_in_0_0 (_intsink_3_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_out_0  (tileCeaseSinkNodeIn_0),
    .auto_int_out_1  (tileCeaseSinkNodeIn_1),
    .auto_int_out_2  (tileCeaseSinkNodeIn_2),
    .auto_int_out_3  (tileCeaseSinkNodeIn_3)
  );
  BundleBridgeNexus_42 tileHartIdNexusNode (	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_out_3 (_tileHartIdNexusNode_auto_out_3),
    .auto_out_2 (_tileHartIdNexusNode_auto_out_2),
    .auto_out_1 (_tileHartIdNexusNode_auto_out_1),
    .auto_out_0 (_tileHartIdNexusNode_auto_out_0)
  );
  TLDebugModule tlDM (	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_dmInner_dmInner_tl_in_a_ready        (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_dmInner_tl_in_a_valid
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_d_ready
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_d_valid        (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_dmInner_tl_in_d_bits_opcode
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_dmInner_tl_in_d_bits_size
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_dmInner_tl_in_d_bits_source
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_dmInner_tl_in_d_bits_data
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),
    .auto_dmOuter_intsource_out_3_sync_0
      (_tlDM_auto_dmOuter_intsource_out_3_sync_0),
    .auto_dmOuter_intsource_out_2_sync_0
      (_tlDM_auto_dmOuter_intsource_out_2_sync_0),
    .auto_dmOuter_intsource_out_1_sync_0
      (_tlDM_auto_dmOuter_intsource_out_1_sync_0),
    .auto_dmOuter_intsource_out_0_sync_0
      (_tlDM_auto_dmOuter_intsource_out_0_sync_0),
    .io_debug_clock                            (debug_clock_0),
    .io_debug_reset                            (debug_reset_0),
    .io_tl_clock                               (domainIn_clock),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_tl_reset                               (domainIn_reset),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_ctrl_ndreset                           (debug_ndreset_0),
    .io_ctrl_dmactive                          (debug_dmactive_0),
    .io_ctrl_dmactiveAck                       (debug_dmactiveAck_0),
    .io_dmi_dmi_req_ready                      (debug_clockeddmi_dmi_req_ready_0),
    .io_dmi_dmi_req_valid                      (debug_clockeddmi_dmi_req_valid_0),
    .io_dmi_dmi_req_bits_addr                  (debug_clockeddmi_dmi_req_bits_addr_0),
    .io_dmi_dmi_req_bits_data                  (debug_clockeddmi_dmi_req_bits_data_0),
    .io_dmi_dmi_req_bits_op                    (debug_clockeddmi_dmi_req_bits_op_0),
    .io_dmi_dmi_resp_ready                     (debug_clockeddmi_dmi_resp_ready_0),
    .io_dmi_dmi_resp_valid                     (debug_clockeddmi_dmi_resp_valid_0),
    .io_dmi_dmi_resp_bits_data                 (debug_clockeddmi_dmi_resp_bits_data_0),
    .io_dmi_dmi_resp_bits_resp                 (debug_clockeddmi_dmi_resp_bits_resp_0),
    .io_dmi_dmiClock                           (debug_clockeddmi_dmiClock_0),
    .io_dmi_dmiReset                           (debug_clockeddmi_dmiReset_0),
    .io_hartIsInReset_0                        (resetctrl_hartIsInReset_0_0),
    .io_hartIsInReset_1                        (resetctrl_hartIsInReset_1_0),
    .io_hartIsInReset_2                        (resetctrl_hartIsInReset_2_0),
    .io_hartIsInReset_3                        (resetctrl_hartIsInReset_3_0)
  );
  DebugCustomXbar debugCustomXbarOpt ();	// src/main/scala/devices/debug/Periphery.scala:77:75
  IntSyncCrossingSource_17 intsource (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_clint_auto_int_out_0_0),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_in_1       (_clint_auto_int_out_0_1),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_out_sync_0 (intInClockXingIn_sync_0),
    .auto_out_sync_1 (intInClockXingIn_sync_1)
  );
  IntSyncCrossingSource_1 intsource_1 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_0_0),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_out_sync_0 (intInClockXingIn_1_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_1 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_1_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_2 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_1_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_2_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_3 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_2_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_3_auto_out_0)
  );
  IntSyncCrossingSource_17 intsource_2 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_clint_auto_int_out_1_0),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_in_1       (_clint_auto_int_out_1_1),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_out_sync_0 (intInClockXingIn_2_sync_0),
    .auto_out_sync_1 (intInClockXingIn_2_sync_1)
  );
  IntSyncCrossingSource_1 intsource_3 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_1_0),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_out_sync_0 (intInClockXingIn_3_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_5 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_3_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_5_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_6 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_4_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_6_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_7 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_5_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_7_auto_out_0)
  );
  IntSyncCrossingSource_17 intsource_4 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_clint_auto_int_out_2_0),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_in_1       (_clint_auto_int_out_2_1),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_out_sync_0 (intInClockXingIn_4_sync_0),
    .auto_out_sync_1 (intInClockXingIn_4_sync_1)
  );
  IntSyncCrossingSource_1 intsource_5 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_2_0),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_out_sync_0 (intInClockXingIn_5_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_9 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_6_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_9_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_10 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_7_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_10_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_11 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_8_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_11_auto_out_0)
  );
  IntSyncCrossingSource_17 intsource_6 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_clint_auto_int_out_3_0),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_in_1       (_clint_auto_int_out_3_1),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_out_sync_0 (intInClockXingIn_6_sync_0),
    .auto_out_sync_1 (intInClockXingIn_6_sync_1)
  );
  IntSyncCrossingSource_1 intsource_7 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_3_0),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_out_sync_0 (intInClockXingIn_7_sync_0)
  );
  IntSyncSyncCrossingSink_1 intsink_13 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_9_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_13_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_14 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_10_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_14_auto_out_0)
  );
  IntSyncSyncCrossingSink_1 intsink_15 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (intOutClockXingOut_11_sync_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_0     (_intsink_15_auto_out_0)
  );
  IntSyncCrossingSource_25 intsource_8 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (with_no_nameOut_0),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_1       (with_no_nameOut_1),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_2       (with_no_nameOut_2),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_3       (with_no_nameOut_3),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_4       (with_no_nameOut_4),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_5       (with_no_nameOut_5),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_6       (with_no_nameOut_6),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_7       (with_no_nameOut_7),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_sync_0 (int_in_xingIn_sync_0),
    .auto_out_sync_1 (int_in_xingIn_sync_1),
    .auto_out_sync_2 (int_in_xingIn_sync_2),
    .auto_out_sync_3 (int_in_xingIn_sync_3),
    .auto_out_sync_4 (int_in_xingIn_sync_4),
    .auto_out_sync_5 (int_in_xingIn_sync_5),
    .auto_out_sync_6 (int_in_xingIn_sync_6),
    .auto_out_sync_7 (int_in_xingIn_sync_7)
  );
  ClockSinkDomain_1 bootROMDomainWrapper (	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_bootrom_in_a_ready        (_bootROMDomainWrapper_auto_bootrom_in_a_ready),
    .auto_bootrom_in_a_valid
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_d_ready
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_d_valid        (_bootROMDomainWrapper_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data),
    .auto_clock_in_clock            (_subsystem_cbus_auto_fixedClockNode_out_2_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset            (_subsystem_cbus_auto_fixedClockNode_out_2_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  );
  assign debug_clockeddmi_dmi_req_ready = debug_clockeddmi_dmi_req_ready_0;
  assign debug_clockeddmi_dmi_resp_valid = debug_clockeddmi_dmi_resp_valid_0;
  assign debug_clockeddmi_dmi_resp_bits_data = debug_clockeddmi_dmi_resp_bits_data_0;
  assign debug_clockeddmi_dmi_resp_bits_resp = debug_clockeddmi_dmi_resp_bits_resp_0;
  assign debug_ndreset = debug_ndreset_0;
  assign debug_dmactive = debug_dmactive_0;
  assign mem_axi4_0_aw_valid = mem_axi4_0_aw_valid_0;
  assign mem_axi4_0_aw_bits_id = mem_axi4_0_aw_bits_id_0;
  assign mem_axi4_0_aw_bits_addr = mem_axi4_0_aw_bits_addr_0;
  assign mem_axi4_0_aw_bits_len = mem_axi4_0_aw_bits_len_0;
  assign mem_axi4_0_aw_bits_size = mem_axi4_0_aw_bits_size_0;
  assign mem_axi4_0_aw_bits_burst = mem_axi4_0_aw_bits_burst_0;
  assign mem_axi4_0_aw_bits_lock = mem_axi4_0_aw_bits_lock_0;
  assign mem_axi4_0_aw_bits_cache = mem_axi4_0_aw_bits_cache_0;
  assign mem_axi4_0_aw_bits_prot = mem_axi4_0_aw_bits_prot_0;
  assign mem_axi4_0_aw_bits_qos = mem_axi4_0_aw_bits_qos_0;
  assign mem_axi4_0_w_valid = mem_axi4_0_w_valid_0;
  assign mem_axi4_0_w_bits_data = mem_axi4_0_w_bits_data_0;
  assign mem_axi4_0_w_bits_strb = mem_axi4_0_w_bits_strb_0;
  assign mem_axi4_0_w_bits_last = mem_axi4_0_w_bits_last_0;
  assign mem_axi4_0_b_ready = mem_axi4_0_b_ready_0;
  assign mem_axi4_0_ar_valid = mem_axi4_0_ar_valid_0;
  assign mem_axi4_0_ar_bits_id = mem_axi4_0_ar_bits_id_0;
  assign mem_axi4_0_ar_bits_addr = mem_axi4_0_ar_bits_addr_0;
  assign mem_axi4_0_ar_bits_len = mem_axi4_0_ar_bits_len_0;
  assign mem_axi4_0_ar_bits_size = mem_axi4_0_ar_bits_size_0;
  assign mem_axi4_0_ar_bits_burst = mem_axi4_0_ar_bits_burst_0;
  assign mem_axi4_0_ar_bits_lock = mem_axi4_0_ar_bits_lock_0;
  assign mem_axi4_0_ar_bits_cache = mem_axi4_0_ar_bits_cache_0;
  assign mem_axi4_0_ar_bits_prot = mem_axi4_0_ar_bits_prot_0;
  assign mem_axi4_0_ar_bits_qos = mem_axi4_0_ar_bits_qos_0;
  assign mem_axi4_0_r_ready = mem_axi4_0_r_ready_0;
  assign mmio_axi4_0_aw_valid = mmio_axi4_0_aw_valid_0;
  assign mmio_axi4_0_aw_bits_id = mmio_axi4_0_aw_bits_id_0;
  assign mmio_axi4_0_aw_bits_addr = mmio_axi4_0_aw_bits_addr_0;
  assign mmio_axi4_0_aw_bits_len = mmio_axi4_0_aw_bits_len_0;
  assign mmio_axi4_0_aw_bits_size = mmio_axi4_0_aw_bits_size_0;
  assign mmio_axi4_0_aw_bits_burst = mmio_axi4_0_aw_bits_burst_0;
  assign mmio_axi4_0_aw_bits_lock = mmio_axi4_0_aw_bits_lock_0;
  assign mmio_axi4_0_aw_bits_cache = mmio_axi4_0_aw_bits_cache_0;
  assign mmio_axi4_0_aw_bits_prot = mmio_axi4_0_aw_bits_prot_0;
  assign mmio_axi4_0_aw_bits_qos = mmio_axi4_0_aw_bits_qos_0;
  assign mmio_axi4_0_w_valid = mmio_axi4_0_w_valid_0;
  assign mmio_axi4_0_w_bits_data = mmio_axi4_0_w_bits_data_0;
  assign mmio_axi4_0_w_bits_strb = mmio_axi4_0_w_bits_strb_0;
  assign mmio_axi4_0_w_bits_last = mmio_axi4_0_w_bits_last_0;
  assign mmio_axi4_0_b_ready = mmio_axi4_0_b_ready_0;
  assign mmio_axi4_0_ar_valid = mmio_axi4_0_ar_valid_0;
  assign mmio_axi4_0_ar_bits_id = mmio_axi4_0_ar_bits_id_0;
  assign mmio_axi4_0_ar_bits_addr = mmio_axi4_0_ar_bits_addr_0;
  assign mmio_axi4_0_ar_bits_len = mmio_axi4_0_ar_bits_len_0;
  assign mmio_axi4_0_ar_bits_size = mmio_axi4_0_ar_bits_size_0;
  assign mmio_axi4_0_ar_bits_burst = mmio_axi4_0_ar_bits_burst_0;
  assign mmio_axi4_0_ar_bits_lock = mmio_axi4_0_ar_bits_lock_0;
  assign mmio_axi4_0_ar_bits_cache = mmio_axi4_0_ar_bits_cache_0;
  assign mmio_axi4_0_ar_bits_prot = mmio_axi4_0_ar_bits_prot_0;
  assign mmio_axi4_0_ar_bits_qos = mmio_axi4_0_ar_bits_qos_0;
  assign mmio_axi4_0_r_ready = mmio_axi4_0_r_ready_0;
  assign l2_frontend_bus_axi4_0_aw_ready = l2_frontend_bus_axi4_0_aw_ready_0;
  assign l2_frontend_bus_axi4_0_w_ready = l2_frontend_bus_axi4_0_w_ready_0;
  assign l2_frontend_bus_axi4_0_b_valid = l2_frontend_bus_axi4_0_b_valid_0;
  assign l2_frontend_bus_axi4_0_b_bits_id = l2_frontend_bus_axi4_0_b_bits_id_0;
  assign l2_frontend_bus_axi4_0_b_bits_resp = l2_frontend_bus_axi4_0_b_bits_resp_0;
  assign l2_frontend_bus_axi4_0_ar_ready = l2_frontend_bus_axi4_0_ar_ready_0;
  assign l2_frontend_bus_axi4_0_r_valid = l2_frontend_bus_axi4_0_r_valid_0;
  assign l2_frontend_bus_axi4_0_r_bits_id = l2_frontend_bus_axi4_0_r_bits_id_0;
  assign l2_frontend_bus_axi4_0_r_bits_data = l2_frontend_bus_axi4_0_r_bits_data_0;
  assign l2_frontend_bus_axi4_0_r_bits_resp = l2_frontend_bus_axi4_0_r_bits_resp_0;
  assign l2_frontend_bus_axi4_0_r_bits_last = l2_frontend_bus_axi4_0_r_bits_last_0;
endmodule

