\hypertarget{classdac__Top}{\section{dac\-\_\-\-Top Entity Reference}
\label{classdac__Top}\index{dac\-\_\-\-Top@{dac\-\_\-\-Top}}
}


This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy.  


Inheritance diagram for dac\-\_\-\-Top\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classdac__Top}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classdac__Top_1_1TOP__DAC}{T\-O\-P\-\_\-\-D\-A\-C} architecture
\begin{DoxyCompactList}\small\item\em Architecture of the D\-A\-C\-T\-O\-P. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdac__Top_ae4f03c286607f3181e16b9aa12d0c6d4}{\hyperlink{classdac__Top_ae4f03c286607f3181e16b9aa12d0c6d4}{I\-E\-E\-E} }\label{classdac__Top_ae4f03c286607f3181e16b9aa12d0c6d4}

\begin{DoxyCompactList}\small\item\em Use of standard library. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdac__Top_a68c233289eaf7d2601307bdd93b4c299}{\hyperlink{classdac__Top_a68c233289eaf7d2601307bdd93b4c299}{I\-E\-E\-E.\-S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-1164.\-all}   }\label{classdac__Top_a68c233289eaf7d2601307bdd93b4c299}

\begin{DoxyCompactList}\small\item\em Use of standard logic arguments. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classdac__Top_aba021aec4b477b89079bb58ccadcc67e}{\hyperlink{classdac__Top_aba021aec4b477b89079bb58ccadcc67e}{rstn}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_aba021aec4b477b89079bb58ccadcc67e}

\begin{DoxyCompactList}\small\item\em Global reset, active low. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a8120037e0ee47c35ba2d79242209c72e}{\hyperlink{classdac__Top_a8120037e0ee47c35ba2d79242209c72e}{clk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a8120037e0ee47c35ba2d79242209c72e}

\begin{DoxyCompactList}\small\item\em Global clock running on 100 M\-Hz to provide maximum accuracy for the sampling clock. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a4f305185694168405a38c701331c178e}{\hyperlink{classdac__Top_a4f305185694168405a38c701331c178e}{clk50\-M\-Hz}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a4f305185694168405a38c701331c178e}

\begin{DoxyCompactList}\small\item\em Global L\-E\-O\-N clock running at 50 M\-Hz for everything else. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a2cc65ad6f0f6d24cd3ebac8757953224}{\hyperlink{classdac__Top_a2cc65ad6f0f6d24cd3ebac8757953224}{data}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a2cc65ad6f0f6d24cd3ebac8757953224}

\begin{DoxyCompactList}\small\item\em Data in from the softcore output. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_ad1620b7fc57dbb860b23d27c24034285}{\hyperlink{classdac__Top_ad1620b7fc57dbb860b23d27c24034285}{addr}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C\-\_\-\-V\-E\-C\-T\-O\-R}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classdac__Top_ad1620b7fc57dbb860b23d27c24034285}

\begin{DoxyCompactList}\small\item\em Address from the softcore. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a042a830e6d62a56ff50a9a3e85ff86dd}{\hyperlink{classdac__Top_a042a830e6d62a56ff50a9a3e85ff86dd}{write}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a042a830e6d62a56ff50a9a3e85ff86dd}

\begin{DoxyCompactList}\small\item\em Signal indicating the buffers to read values. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_aae112fd9041e6fcce9483ea8550d54f3}{\hyperlink{classdac__Top_aae112fd9041e6fcce9483ea8550d54f3}{sampleclk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_aae112fd9041e6fcce9483ea8550d54f3}

\begin{DoxyCompactList}\small\item\em The sampleclock running at 705.\-6 k\-Hz, used by A\-D\-C for oversampling. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a70a8575229cff595728858aea9bd6a65}{\hyperlink{classdac__Top_a70a8575229cff595728858aea9bd6a65}{sampleclk44khz}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a70a8575229cff595728858aea9bd6a65}

\begin{DoxyCompactList}\small\item\em A sampleclock indicating a new sample were to be read to/from buffers. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a6d01fe70bfcd66f305c9c962331782cd}{\hyperlink{classdac__Top_a6d01fe70bfcd66f305c9c962331782cd}{sclk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a6d01fe70bfcd66f305c9c962331782cd}

\begin{DoxyCompactList}\small\item\em A clock for the off chip D\-A\-C chip. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a85ffcdebe13d1f5ddc75d9dc2718accd}{\hyperlink{classdac__Top_a85ffcdebe13d1f5ddc75d9dc2718accd}{din}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a85ffcdebe13d1f5ddc75d9dc2718accd}

\begin{DoxyCompactList}\small\item\em The output sample in serial to the off chip D\-A\-C. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_acb508fc1279abe4c1bc2be47e4dd526b}{\hyperlink{classdac__Top_acb508fc1279abe4c1bc2be47e4dd526b}{n\-Sync}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-\-L\-O\-G\-I\-C}\textcolor{vhdlchar}{ }} }\label{classdac__Top_acb508fc1279abe4c1bc2be47e4dd526b}

\begin{DoxyCompactList}\small\item\em The output sync to the off chip D\-A\-C. \end{DoxyCompactList}\item 
\hypertarget{classdac__Top_a5a1c2c67d9bb87333434aa5bbc7217ac}{\hyperlink{classdac__Top_a5a1c2c67d9bb87333434aa5bbc7217ac}{index\-\_\-reset}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\-T\-D\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{classdac__Top_a5a1c2c67d9bb87333434aa5bbc7217ac}

\begin{DoxyCompactList}\small\item\em A signal to reset the memory counter. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This component is a wrapper for the parts needed for the digital to analog converter. Its main functionality is to provide for internal connections between the components and to throughput any signals to the next level in the hierarchy. 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{DAC__TOP_8vhd}{D\-A\-C\-\_\-\-T\-O\-P.\-vhd}\end{DoxyCompactItemize}
