===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.5990 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1150 ( 19.6%)    4.1150 ( 24.8%)  FIR Parser
    9.4289 ( 44.8%)    6.4581 ( 38.9%)  'firrtl.circuit' Pipeline
    1.8600 (  8.8%)    0.9310 (  5.6%)    'firrtl.module' Pipeline
    1.6737 (  8.0%)    0.8385 (  5.1%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1817 (  0.9%)    0.0918 (  0.6%)      LowerCHIRRTL
    0.1321 (  0.6%)    0.1321 (  0.8%)    InferWidths
    0.7081 (  3.4%)    0.7081 (  4.3%)    InferResets
    0.0436 (  0.2%)    0.0436 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.6169 (  2.9%)    0.6169 (  3.7%)    LowerFIRRTLTypes
    2.7586 ( 13.1%)    1.3823 (  8.3%)    'firrtl.module' Pipeline
    1.0326 (  4.9%)    0.5280 (  3.2%)      ExpandWhens
    1.7214 (  8.2%)    0.8698 (  5.2%)      Canonicalizer
    0.4276 (  2.0%)    0.4276 (  2.6%)    Inliner
    1.5864 (  7.5%)    1.5864 (  9.6%)    IMConstProp
    0.0420 (  0.2%)    0.0420 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.3303 (  6.3%)    0.6668 (  4.0%)    'firrtl.module' Pipeline
    1.3277 (  6.3%)    0.6656 (  4.0%)      Canonicalizer
    0.9828 (  4.7%)    0.9828 (  5.9%)  LowerFIRRTLToHW
    0.2164 (  1.0%)    0.2164 (  1.3%)  HWMemSimImpl
    2.4997 ( 11.9%)    1.2499 (  7.5%)  'hw.module' Pipeline
    0.0581 (  0.3%)    0.0334 (  0.2%)    HWCleanup
    0.8101 (  3.9%)    0.4052 (  2.4%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.6091 (  7.6%)    0.8092 (  4.9%)    Canonicalizer
    0.0127 (  0.1%)    0.0068 (  0.0%)    HWLegalizeModules
    0.3782 (  1.8%)    0.3782 (  2.3%)  HWLegalizeNames
    0.4286 (  2.0%)    0.2145 (  1.3%)  'hw.module' Pipeline
    0.4248 (  2.0%)    0.2128 (  1.3%)    PrettifyVerilog
    2.9729 ( 14.1%)    2.9729 ( 17.9%)  ExportVerilog emission
    0.0066 (  0.0%)    0.0066 (  0.0%)  Rest
   21.0338 (100.0%)   16.5990 (100.0%)  Total

{
  totalTime: 16.64,
  maxMemory: 901083136
}
