
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uptime_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b40 <.init>:
  400b40:	stp	x29, x30, [sp, #-16]!
  400b44:	mov	x29, sp
  400b48:	bl	400d40 <ferror@plt+0x60>
  400b4c:	ldp	x29, x30, [sp], #16
  400b50:	ret

Disassembly of section .plt:

0000000000400b60 <_exit@plt-0x20>:
  400b60:	stp	x16, x30, [sp, #-16]!
  400b64:	adrp	x16, 411000 <ferror@plt+0x10320>
  400b68:	ldr	x17, [x16, #4088]
  400b6c:	add	x16, x16, #0xff8
  400b70:	br	x17
  400b74:	nop
  400b78:	nop
  400b7c:	nop

0000000000400b80 <_exit@plt>:
  400b80:	adrp	x16, 412000 <ferror@plt+0x11320>
  400b84:	ldr	x17, [x16]
  400b88:	add	x16, x16, #0x0
  400b8c:	br	x17

0000000000400b90 <fputs@plt>:
  400b90:	adrp	x16, 412000 <ferror@plt+0x11320>
  400b94:	ldr	x17, [x16, #8]
  400b98:	add	x16, x16, #0x8
  400b9c:	br	x17

0000000000400ba0 <exit@plt>:
  400ba0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400ba4:	ldr	x17, [x16, #16]
  400ba8:	add	x16, x16, #0x10
  400bac:	br	x17

0000000000400bb0 <error@plt>:
  400bb0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bb4:	ldr	x17, [x16, #24]
  400bb8:	add	x16, x16, #0x18
  400bbc:	br	x17

0000000000400bc0 <__cxa_atexit@plt>:
  400bc0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bc4:	ldr	x17, [x16, #32]
  400bc8:	add	x16, x16, #0x20
  400bcc:	br	x17

0000000000400bd0 <__fpending@plt>:
  400bd0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bd4:	ldr	x17, [x16, #40]
  400bd8:	add	x16, x16, #0x28
  400bdc:	br	x17

0000000000400be0 <print_uptime@plt>:
  400be0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400be4:	ldr	x17, [x16, #48]
  400be8:	add	x16, x16, #0x30
  400bec:	br	x17

0000000000400bf0 <localtime@plt>:
  400bf0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400bf4:	ldr	x17, [x16, #56]
  400bf8:	add	x16, x16, #0x38
  400bfc:	br	x17

0000000000400c00 <fclose@plt>:
  400c00:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c04:	ldr	x17, [x16, #64]
  400c08:	add	x16, x16, #0x40
  400c0c:	br	x17

0000000000400c10 <bindtextdomain@plt>:
  400c10:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c14:	ldr	x17, [x16, #72]
  400c18:	add	x16, x16, #0x48
  400c1c:	br	x17

0000000000400c20 <__libc_start_main@plt>:
  400c20:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c24:	ldr	x17, [x16, #80]
  400c28:	add	x16, x16, #0x50
  400c2c:	br	x17

0000000000400c30 <uptime@plt>:
  400c30:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c34:	ldr	x17, [x16, #88]
  400c38:	add	x16, x16, #0x58
  400c3c:	br	x17

0000000000400c40 <gettimeofday@plt>:
  400c40:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c44:	ldr	x17, [x16, #96]
  400c48:	add	x16, x16, #0x60
  400c4c:	br	x17

0000000000400c50 <__gmon_start__@plt>:
  400c50:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c54:	ldr	x17, [x16, #104]
  400c58:	add	x16, x16, #0x68
  400c5c:	br	x17

0000000000400c60 <abort@plt>:
  400c60:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c64:	ldr	x17, [x16, #112]
  400c68:	add	x16, x16, #0x70
  400c6c:	br	x17

0000000000400c70 <textdomain@plt>:
  400c70:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c74:	ldr	x17, [x16, #120]
  400c78:	add	x16, x16, #0x78
  400c7c:	br	x17

0000000000400c80 <getopt_long@plt>:
  400c80:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c84:	ldr	x17, [x16, #128]
  400c88:	add	x16, x16, #0x80
  400c8c:	br	x17

0000000000400c90 <dcgettext@plt>:
  400c90:	adrp	x16, 412000 <ferror@plt+0x11320>
  400c94:	ldr	x17, [x16, #136]
  400c98:	add	x16, x16, #0x88
  400c9c:	br	x17

0000000000400ca0 <printf@plt>:
  400ca0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400ca4:	ldr	x17, [x16, #144]
  400ca8:	add	x16, x16, #0x90
  400cac:	br	x17

0000000000400cb0 <__errno_location@plt>:
  400cb0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400cb4:	ldr	x17, [x16, #152]
  400cb8:	add	x16, x16, #0x98
  400cbc:	br	x17

0000000000400cc0 <fprintf@plt>:
  400cc0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400cc4:	ldr	x17, [x16, #160]
  400cc8:	add	x16, x16, #0xa0
  400ccc:	br	x17

0000000000400cd0 <setlocale@plt>:
  400cd0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400cd4:	ldr	x17, [x16, #168]
  400cd8:	add	x16, x16, #0xa8
  400cdc:	br	x17

0000000000400ce0 <ferror@plt>:
  400ce0:	adrp	x16, 412000 <ferror@plt+0x11320>
  400ce4:	ldr	x17, [x16, #176]
  400ce8:	add	x16, x16, #0xb0
  400cec:	br	x17

Disassembly of section .text:

0000000000400cf0 <.text>:
  400cf0:	mov	x29, #0x0                   	// #0
  400cf4:	mov	x30, #0x0                   	// #0
  400cf8:	mov	x5, x0
  400cfc:	ldr	x1, [sp]
  400d00:	add	x2, sp, #0x8
  400d04:	mov	x6, sp
  400d08:	movz	x0, #0x0, lsl #48
  400d0c:	movk	x0, #0x0, lsl #32
  400d10:	movk	x0, #0x40, lsl #16
  400d14:	movk	x0, #0xdfc
  400d18:	movz	x3, #0x0, lsl #48
  400d1c:	movk	x3, #0x0, lsl #32
  400d20:	movk	x3, #0x40, lsl #16
  400d24:	movk	x3, #0x12e8
  400d28:	movz	x4, #0x0, lsl #48
  400d2c:	movk	x4, #0x0, lsl #32
  400d30:	movk	x4, #0x40, lsl #16
  400d34:	movk	x4, #0x1368
  400d38:	bl	400c20 <__libc_start_main@plt>
  400d3c:	bl	400c60 <abort@plt>
  400d40:	adrp	x0, 411000 <ferror@plt+0x10320>
  400d44:	ldr	x0, [x0, #4064]
  400d48:	cbz	x0, 400d50 <ferror@plt+0x70>
  400d4c:	b	400c50 <__gmon_start__@plt>
  400d50:	ret
  400d54:	nop
  400d58:	adrp	x0, 412000 <ferror@plt+0x11320>
  400d5c:	add	x0, x0, #0xc8
  400d60:	adrp	x1, 412000 <ferror@plt+0x11320>
  400d64:	add	x1, x1, #0xc8
  400d68:	cmp	x1, x0
  400d6c:	b.eq	400d84 <ferror@plt+0xa4>  // b.none
  400d70:	adrp	x1, 401000 <ferror@plt+0x320>
  400d74:	ldr	x1, [x1, #920]
  400d78:	cbz	x1, 400d84 <ferror@plt+0xa4>
  400d7c:	mov	x16, x1
  400d80:	br	x16
  400d84:	ret
  400d88:	adrp	x0, 412000 <ferror@plt+0x11320>
  400d8c:	add	x0, x0, #0xc8
  400d90:	adrp	x1, 412000 <ferror@plt+0x11320>
  400d94:	add	x1, x1, #0xc8
  400d98:	sub	x1, x1, x0
  400d9c:	lsr	x2, x1, #63
  400da0:	add	x1, x2, x1, asr #3
  400da4:	cmp	xzr, x1, asr #1
  400da8:	asr	x1, x1, #1
  400dac:	b.eq	400dc4 <ferror@plt+0xe4>  // b.none
  400db0:	adrp	x2, 401000 <ferror@plt+0x320>
  400db4:	ldr	x2, [x2, #928]
  400db8:	cbz	x2, 400dc4 <ferror@plt+0xe4>
  400dbc:	mov	x16, x2
  400dc0:	br	x16
  400dc4:	ret
  400dc8:	stp	x29, x30, [sp, #-32]!
  400dcc:	mov	x29, sp
  400dd0:	str	x19, [sp, #16]
  400dd4:	adrp	x19, 412000 <ferror@plt+0x11320>
  400dd8:	ldrb	w0, [x19, #232]
  400ddc:	cbnz	w0, 400dec <ferror@plt+0x10c>
  400de0:	bl	400d58 <ferror@plt+0x78>
  400de4:	mov	w0, #0x1                   	// #1
  400de8:	strb	w0, [x19, #232]
  400dec:	ldr	x19, [sp, #16]
  400df0:	ldp	x29, x30, [sp], #32
  400df4:	ret
  400df8:	b	400d88 <ferror@plt+0xa8>
  400dfc:	sub	sp, sp, #0x80
  400e00:	stp	x24, x23, [sp, #80]
  400e04:	adrp	x24, 412000 <ferror@plt+0x11320>
  400e08:	ldr	x8, [x24, #224]
  400e0c:	stp	x20, x19, [sp, #112]
  400e10:	mov	x19, x1
  400e14:	adrp	x1, 401000 <ferror@plt+0x320>
  400e18:	mov	w20, w0
  400e1c:	adrp	x9, 412000 <ferror@plt+0x11320>
  400e20:	add	x1, x1, #0x5ad
  400e24:	mov	w0, #0x6                   	// #6
  400e28:	str	d8, [sp, #48]
  400e2c:	stp	x29, x30, [sp, #56]
  400e30:	str	x25, [sp, #72]
  400e34:	stp	x22, x21, [sp, #96]
  400e38:	add	x29, sp, #0x30
  400e3c:	str	x8, [x9, #200]
  400e40:	bl	400cd0 <setlocale@plt>
  400e44:	adrp	x21, 401000 <ferror@plt+0x320>
  400e48:	add	x21, x21, #0x482
  400e4c:	adrp	x1, 401000 <ferror@plt+0x320>
  400e50:	add	x1, x1, #0x48c
  400e54:	mov	x0, x21
  400e58:	bl	400c10 <bindtextdomain@plt>
  400e5c:	mov	x0, x21
  400e60:	bl	400c70 <textdomain@plt>
  400e64:	adrp	x0, 401000 <ferror@plt+0x320>
  400e68:	add	x0, x0, #0x1a8
  400e6c:	bl	401370 <ferror@plt+0x690>
  400e70:	adrp	x22, 401000 <ferror@plt+0x320>
  400e74:	adrp	x23, 401000 <ferror@plt+0x320>
  400e78:	adrp	x25, 401000 <ferror@plt+0x320>
  400e7c:	mov	w21, wzr
  400e80:	add	x22, x22, #0x49e
  400e84:	add	x23, x23, #0x3c8
  400e88:	add	x25, x25, #0x3a8
  400e8c:	mov	w0, w20
  400e90:	mov	x1, x19
  400e94:	mov	x2, x22
  400e98:	mov	x3, x23
  400e9c:	mov	x4, xzr
  400ea0:	bl	400c80 <getopt_long@plt>
  400ea4:	sub	w8, w0, #0x56
  400ea8:	cmp	w8, #0x1d
  400eac:	b.hi	400eec <ferror@plt+0x20c>  // b.pmore
  400eb0:	adr	x9, 400e8c <ferror@plt+0x1ac>
  400eb4:	ldrb	w10, [x25, x8]
  400eb8:	add	x9, x9, x10, lsl #2
  400ebc:	mov	w21, #0x1                   	// #1
  400ec0:	br	x9
  400ec4:	adrp	x1, 401000 <ferror@plt+0x320>
  400ec8:	add	x1, x1, #0x4a3
  400ecc:	mov	w2, #0x5                   	// #5
  400ed0:	mov	x0, xzr
  400ed4:	bl	400c90 <dcgettext@plt>
  400ed8:	ldr	x1, [x24, #224]
  400edc:	adrp	x2, 401000 <ferror@plt+0x320>
  400ee0:	add	x2, x2, #0x4af
  400ee4:	bl	400ca0 <printf@plt>
  400ee8:	b	400fc8 <ferror@plt+0x2e8>
  400eec:	cmn	w0, #0x1
  400ef0:	b.ne	400fec <ferror@plt+0x30c>  // b.any
  400ef4:	mov	w0, w21
  400ef8:	bl	400be0 <print_uptime@plt>
  400efc:	b	400fc8 <ferror@plt+0x2e8>
  400f00:	add	x0, sp, #0x8
  400f04:	mov	x1, xzr
  400f08:	bl	400c40 <gettimeofday@plt>
  400f0c:	cbz	w0, 400f28 <ferror@plt+0x248>
  400f10:	bl	400cb0 <__errno_location@plt>
  400f14:	ldr	w1, [x0]
  400f18:	adrp	x2, 401000 <ferror@plt+0x320>
  400f1c:	add	x2, x2, #0x5b8
  400f20:	mov	w0, #0x1                   	// #1
  400f24:	bl	400bb0 <error@plt>
  400f28:	ldp	d0, d1, [sp, #8]
  400f2c:	mov	x8, #0x848000000000        	// #145685290680320
  400f30:	movk	x8, #0x412e, lsl #48
  400f34:	fmov	d2, x8
  400f38:	scvtf	d1, d1
  400f3c:	scvtf	d0, d0
  400f40:	fdiv	d1, d1, d2
  400f44:	sub	x0, x29, #0x8
  400f48:	sub	x1, x29, #0x10
  400f4c:	fadd	d8, d1, d0
  400f50:	bl	400c30 <uptime@plt>
  400f54:	cbnz	w0, 400f6c <ferror@plt+0x28c>
  400f58:	adrp	x2, 401000 <ferror@plt+0x320>
  400f5c:	add	x2, x2, #0x5c5
  400f60:	mov	w0, #0x1                   	// #1
  400f64:	mov	w1, wzr
  400f68:	bl	400bb0 <error@plt>
  400f6c:	ldur	d0, [x29, #-8]
  400f70:	fmov	d1, #5.000000000000000000e-01
  400f74:	add	x0, sp, #0x18
  400f78:	fsub	d0, d8, d0
  400f7c:	fadd	d0, d0, d1
  400f80:	fcvtzs	x8, d0
  400f84:	str	x8, [sp, #24]
  400f88:	bl	400bf0 <localtime@plt>
  400f8c:	mov	x19, x0
  400f90:	cbnz	x0, 400fa8 <ferror@plt+0x2c8>
  400f94:	adrp	x2, 401000 <ferror@plt+0x320>
  400f98:	add	x2, x2, #0x5cc
  400f9c:	mov	w0, #0x1                   	// #1
  400fa0:	mov	w1, wzr
  400fa4:	bl	400bb0 <error@plt>
  400fa8:	ldp	w9, w8, [x19, #16]
  400fac:	ldp	w4, w3, [x19, #8]
  400fb0:	ldp	w6, w5, [x19]
  400fb4:	adrp	x0, 401000 <ferror@plt+0x320>
  400fb8:	add	w1, w8, #0x76c
  400fbc:	add	w2, w9, #0x1
  400fc0:	add	x0, x0, #0x5d6
  400fc4:	bl	400ca0 <printf@plt>
  400fc8:	ldp	x20, x19, [sp, #112]
  400fcc:	ldp	x22, x21, [sp, #96]
  400fd0:	ldp	x24, x23, [sp, #80]
  400fd4:	ldr	x25, [sp, #72]
  400fd8:	ldp	x29, x30, [sp, #56]
  400fdc:	ldr	d8, [sp, #48]
  400fe0:	mov	w0, wzr
  400fe4:	add	sp, sp, #0x80
  400fe8:	ret
  400fec:	adrp	x8, 412000 <ferror@plt+0x11320>
  400ff0:	ldr	x0, [x8, #208]
  400ff4:	bl	401004 <ferror@plt+0x324>
  400ff8:	adrp	x8, 412000 <ferror@plt+0x11320>
  400ffc:	ldr	x0, [x8, #216]
  401000:	bl	401004 <ferror@plt+0x324>
  401004:	stp	x29, x30, [sp, #-32]!
  401008:	adrp	x1, 401000 <ferror@plt+0x320>
  40100c:	str	x19, [sp, #16]
  401010:	mov	x19, x0
  401014:	add	x1, x1, #0x4c0
  401018:	mov	w2, #0x5                   	// #5
  40101c:	mov	x0, xzr
  401020:	mov	x29, sp
  401024:	bl	400c90 <dcgettext@plt>
  401028:	mov	x1, x19
  40102c:	bl	400b90 <fputs@plt>
  401030:	adrp	x1, 401000 <ferror@plt+0x320>
  401034:	add	x1, x1, #0x4c9
  401038:	mov	w2, #0x5                   	// #5
  40103c:	mov	x0, xzr
  401040:	bl	400c90 <dcgettext@plt>
  401044:	adrp	x8, 412000 <ferror@plt+0x11320>
  401048:	ldr	x2, [x8, #224]
  40104c:	mov	x1, x0
  401050:	mov	x0, x19
  401054:	bl	400cc0 <fprintf@plt>
  401058:	adrp	x1, 401000 <ferror@plt+0x320>
  40105c:	add	x1, x1, #0x4d8
  401060:	mov	w2, #0x5                   	// #5
  401064:	mov	x0, xzr
  401068:	bl	400c90 <dcgettext@plt>
  40106c:	mov	x1, x19
  401070:	bl	400b90 <fputs@plt>
  401074:	adrp	x1, 401000 <ferror@plt+0x320>
  401078:	add	x1, x1, #0x4e3
  40107c:	mov	w2, #0x5                   	// #5
  401080:	mov	x0, xzr
  401084:	bl	400c90 <dcgettext@plt>
  401088:	mov	x1, x19
  40108c:	bl	400b90 <fputs@plt>
  401090:	adrp	x1, 401000 <ferror@plt+0x320>
  401094:	add	x1, x1, #0x511
  401098:	mov	w2, #0x5                   	// #5
  40109c:	mov	x0, xzr
  4010a0:	bl	400c90 <dcgettext@plt>
  4010a4:	mov	x1, x19
  4010a8:	bl	400b90 <fputs@plt>
  4010ac:	adrp	x1, 401000 <ferror@plt+0x320>
  4010b0:	add	x1, x1, #0x53d
  4010b4:	mov	w2, #0x5                   	// #5
  4010b8:	mov	x0, xzr
  4010bc:	bl	400c90 <dcgettext@plt>
  4010c0:	mov	x1, x19
  4010c4:	bl	400b90 <fputs@plt>
  4010c8:	adrp	x1, 401000 <ferror@plt+0x320>
  4010cc:	add	x1, x1, #0x55e
  4010d0:	mov	w2, #0x5                   	// #5
  4010d4:	mov	x0, xzr
  4010d8:	bl	400c90 <dcgettext@plt>
  4010dc:	mov	x1, x19
  4010e0:	bl	400b90 <fputs@plt>
  4010e4:	adrp	x1, 401000 <ferror@plt+0x320>
  4010e8:	add	x1, x1, #0x593
  4010ec:	mov	w2, #0x5                   	// #5
  4010f0:	mov	x0, xzr
  4010f4:	bl	400c90 <dcgettext@plt>
  4010f8:	adrp	x2, 401000 <ferror@plt+0x320>
  4010fc:	mov	x1, x0
  401100:	add	x2, x2, #0x5ae
  401104:	mov	x0, x19
  401108:	bl	400cc0 <fprintf@plt>
  40110c:	adrp	x8, 412000 <ferror@plt+0x11320>
  401110:	ldr	x8, [x8, #208]
  401114:	cmp	x8, x19
  401118:	cset	w0, eq  // eq = none
  40111c:	bl	400ba0 <exit@plt>
  401120:	stp	x29, x30, [sp, #-48]!
  401124:	str	x21, [sp, #16]
  401128:	stp	x20, x19, [sp, #32]
  40112c:	mov	x29, sp
  401130:	mov	x20, x0
  401134:	bl	400bd0 <__fpending@plt>
  401138:	mov	x19, x0
  40113c:	mov	x0, x20
  401140:	bl	400ce0 <ferror@plt>
  401144:	mov	w21, w0
  401148:	mov	x0, x20
  40114c:	bl	400c00 <fclose@plt>
  401150:	mov	w8, w0
  401154:	cbz	w21, 401178 <ferror@plt+0x498>
  401158:	cbnz	w8, 401170 <ferror@plt+0x490>
  40115c:	bl	400cb0 <__errno_location@plt>
  401160:	ldr	w8, [x0]
  401164:	cmp	w8, #0x20
  401168:	b.eq	401170 <ferror@plt+0x490>  // b.none
  40116c:	str	wzr, [x0]
  401170:	mov	w0, #0xffffffff            	// #-1
  401174:	b	401198 <ferror@plt+0x4b8>
  401178:	cmp	w8, #0x0
  40117c:	csetm	w0, ne  // ne = any
  401180:	cbnz	x19, 401198 <ferror@plt+0x4b8>
  401184:	cbz	w8, 401198 <ferror@plt+0x4b8>
  401188:	bl	400cb0 <__errno_location@plt>
  40118c:	ldr	w8, [x0]
  401190:	cmp	w8, #0x9
  401194:	csetm	w0, ne  // ne = any
  401198:	ldp	x20, x19, [sp, #32]
  40119c:	ldr	x21, [sp, #16]
  4011a0:	ldp	x29, x30, [sp], #48
  4011a4:	ret
  4011a8:	stp	x29, x30, [sp, #-48]!
  4011ac:	adrp	x8, 412000 <ferror@plt+0x11320>
  4011b0:	stp	x20, x19, [sp, #32]
  4011b4:	ldr	x20, [x8, #216]
  4011b8:	str	x21, [sp, #16]
  4011bc:	mov	x29, sp
  4011c0:	mov	x0, x20
  4011c4:	bl	400bd0 <__fpending@plt>
  4011c8:	mov	x19, x0
  4011cc:	mov	x0, x20
  4011d0:	bl	400ce0 <ferror@plt>
  4011d4:	mov	w21, w0
  4011d8:	mov	x0, x20
  4011dc:	bl	400c00 <fclose@plt>
  4011e0:	cbz	w21, 401200 <ferror@plt+0x520>
  4011e4:	cbnz	w0, 401220 <ferror@plt+0x540>
  4011e8:	bl	400cb0 <__errno_location@plt>
  4011ec:	ldr	w8, [x0]
  4011f0:	cmp	w8, #0x20
  4011f4:	b.eq	401220 <ferror@plt+0x540>  // b.none
  4011f8:	str	wzr, [x0]
  4011fc:	b	401220 <ferror@plt+0x540>
  401200:	cbnz	x19, 40121c <ferror@plt+0x53c>
  401204:	cbz	w0, 40121c <ferror@plt+0x53c>
  401208:	bl	400cb0 <__errno_location@plt>
  40120c:	ldr	w8, [x0]
  401210:	cmp	w8, #0x9
  401214:	b.ne	401220 <ferror@plt+0x540>  // b.any
  401218:	b	401230 <ferror@plt+0x550>
  40121c:	cbz	w0, 401230 <ferror@plt+0x550>
  401220:	bl	400cb0 <__errno_location@plt>
  401224:	ldr	w8, [x0]
  401228:	cmp	w8, #0x20
  40122c:	b.ne	4012ac <ferror@plt+0x5cc>  // b.any
  401230:	adrp	x8, 412000 <ferror@plt+0x11320>
  401234:	ldr	x20, [x8, #208]
  401238:	mov	x0, x20
  40123c:	bl	400bd0 <__fpending@plt>
  401240:	mov	x19, x0
  401244:	mov	x0, x20
  401248:	bl	400ce0 <ferror@plt>
  40124c:	mov	w21, w0
  401250:	mov	x0, x20
  401254:	bl	400c00 <fclose@plt>
  401258:	cbnz	w21, 40128c <ferror@plt+0x5ac>
  40125c:	cbnz	x19, 401278 <ferror@plt+0x598>
  401260:	cbz	w0, 401278 <ferror@plt+0x598>
  401264:	bl	400cb0 <__errno_location@plt>
  401268:	ldr	w8, [x0]
  40126c:	cmp	w8, #0x9
  401270:	b.eq	40127c <ferror@plt+0x59c>  // b.none
  401274:	b	4012a4 <ferror@plt+0x5c4>
  401278:	cbnz	w0, 4012a4 <ferror@plt+0x5c4>
  40127c:	ldp	x20, x19, [sp, #32]
  401280:	ldr	x21, [sp, #16]
  401284:	ldp	x29, x30, [sp], #48
  401288:	ret
  40128c:	cbnz	w0, 4012a4 <ferror@plt+0x5c4>
  401290:	bl	400cb0 <__errno_location@plt>
  401294:	ldr	w8, [x0]
  401298:	cmp	w8, #0x20
  40129c:	b.eq	4012a4 <ferror@plt+0x5c4>  // b.none
  4012a0:	str	wzr, [x0]
  4012a4:	mov	w0, #0x1                   	// #1
  4012a8:	bl	400b80 <_exit@plt>
  4012ac:	adrp	x1, 401000 <ferror@plt+0x320>
  4012b0:	add	x1, x1, #0x5f5
  4012b4:	mov	w2, #0x5                   	// #5
  4012b8:	mov	x19, x0
  4012bc:	mov	x0, xzr
  4012c0:	bl	400c90 <dcgettext@plt>
  4012c4:	ldr	w1, [x19]
  4012c8:	adrp	x2, 401000 <ferror@plt+0x320>
  4012cc:	mov	x3, x0
  4012d0:	add	x2, x2, #0x601
  4012d4:	mov	w0, wzr
  4012d8:	bl	400bb0 <error@plt>
  4012dc:	mov	w0, #0x1                   	// #1
  4012e0:	bl	400b80 <_exit@plt>
  4012e4:	nop
  4012e8:	stp	x29, x30, [sp, #-64]!
  4012ec:	mov	x29, sp
  4012f0:	stp	x19, x20, [sp, #16]
  4012f4:	adrp	x20, 411000 <ferror@plt+0x10320>
  4012f8:	add	x20, x20, #0xdd0
  4012fc:	stp	x21, x22, [sp, #32]
  401300:	adrp	x21, 411000 <ferror@plt+0x10320>
  401304:	add	x21, x21, #0xdc8
  401308:	sub	x20, x20, x21
  40130c:	mov	w22, w0
  401310:	stp	x23, x24, [sp, #48]
  401314:	mov	x23, x1
  401318:	mov	x24, x2
  40131c:	bl	400b40 <_exit@plt-0x40>
  401320:	cmp	xzr, x20, asr #3
  401324:	b.eq	401350 <ferror@plt+0x670>  // b.none
  401328:	asr	x20, x20, #3
  40132c:	mov	x19, #0x0                   	// #0
  401330:	ldr	x3, [x21, x19, lsl #3]
  401334:	mov	x2, x24
  401338:	add	x19, x19, #0x1
  40133c:	mov	x1, x23
  401340:	mov	w0, w22
  401344:	blr	x3
  401348:	cmp	x20, x19
  40134c:	b.ne	401330 <ferror@plt+0x650>  // b.any
  401350:	ldp	x19, x20, [sp, #16]
  401354:	ldp	x21, x22, [sp, #32]
  401358:	ldp	x23, x24, [sp, #48]
  40135c:	ldp	x29, x30, [sp], #64
  401360:	ret
  401364:	nop
  401368:	ret
  40136c:	nop
  401370:	adrp	x2, 412000 <ferror@plt+0x11320>
  401374:	mov	x1, #0x0                   	// #0
  401378:	ldr	x2, [x2, #192]
  40137c:	b	400bc0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000401380 <.fini>:
  401380:	stp	x29, x30, [sp, #-16]!
  401384:	mov	x29, sp
  401388:	ldp	x29, x30, [sp], #16
  40138c:	ret
