// NAND Gate in Verilog

module nand_gate (
    input  a,        
    input  b,       
    output y       
);

    assign y = ~(a & b);   // Logic for NAND operation

endmodule
