#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Mar 29 14:54:07 2022
# Process ID: 4436
# Current directory: C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chanmi53/snake_game_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chanmi53/snake_game_axi4_full_folder/snake_game_2_player_final_demo_food_fix'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chanmi53/snake_game_axi4_full_folder/snake_game_slave_axi_folder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 456.449 ; gain = 99.066
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 569.027 ; gain = 109.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_2' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_2' (1#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_bram_ctrl_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_2' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_bram_ctrl_0_bram_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_2' (2#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_bram_ctrl_0_bram_2_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_2' requires 8 connections, but only 7 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:534]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernetlite_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernetlite_0_0' (3#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_ethernetlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_ethernetlite_0' of module 'design_1_axi_ethernetlite_0_0' requires 34 connections, but only 33 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:542]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (4#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_tft_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_tft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_tft_0_0' (5#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_tft_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_tft_0' of module 'design_1_axi_tft_0_0' requires 61 connections, but only 57 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:597]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_timer_0_0' (6#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:655]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (7#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (8#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:710]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_1' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_1' (9#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_ila_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (10#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (11#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 71 connections, but only 64 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:769]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (12#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1341]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3995]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (13#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (14#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (15#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3995]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:4403]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (16#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (17#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:4754]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (18#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:4403]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:4811]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (19#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'design_1_auto_cc_0' requires 82 connections, but only 80 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5134]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (20#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:4811]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5217]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_2' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_2' (21#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (22#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5568]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (23#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5217]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5625]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_3' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_3' (24#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (25#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_3' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5976]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (26#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:5625]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6033]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_4' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_4' (27#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (28#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_4_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_4' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6384]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (29#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6033]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6441]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_5' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_5' (30#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_5' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_5' (31#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_5_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_5' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6792]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (32#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6441]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1YO2N20' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6849]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_6' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_6' (33#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_6' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_6' (34#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1YO2N20' (35#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:6849]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_2FYR80' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7267]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_2FYR80' (36#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7267]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1S9IENL' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7553]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_7' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_7' (37#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_ds_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_7' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_7' (38#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_7_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_7' requires 56 connections, but only 54 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7904]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1S9IENL' (39#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7553]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8195]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_8' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_8' (40#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (41#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 72 connections, but only 70 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8510]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (42#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8195]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8583]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (43#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 72 connections, but only 70 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8846]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (44#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8583]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1R40M8T' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8919]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_9' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_9' (45#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (46#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_2' requires 34 connections, but only 33 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:9069]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1R40M8T' (47#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8919]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_3DF69O' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:9105]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_10' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_10' (48#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_pc_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (49#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_auto_us_3_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_3' requires 40 connections, but only 39 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:9284]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_3DF69O' (50#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:9105]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (51#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'design_1_xbar_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3966]
WARNING: [Synth 8-689] width (192) of port connection 's_axi_rdata' does not match port width (256) of module 'design_1_xbar_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3983]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'design_1_xbar_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3984]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'design_1_xbar_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3986]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'design_1_xbar_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3987]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:3916]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (52#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1341]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7961]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (53#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (54#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8107]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (55#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (56#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8153]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (57#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:8178]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (58#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:7961]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (59#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (60#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (61#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 66 connections, but only 57 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1199]
INFO: [Synth 8-6157] synthesizing module 'design_1_mii_to_rmii_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mii_to_rmii_0_0' (62#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_mii_to_rmii_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (63#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1275]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (64#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1284]
INFO: [Synth 8-6157] synthesizing module 'design_1_snake_game_axi4_full_0_1' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_snake_game_axi4_full_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_snake_game_axi4_full_0_1' (65#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_snake_game_axi4_full_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_vio_0_0' [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vio_0_0' (66#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/.Xil/Vivado-4436-BA3145WS15/realtime/design_1_vio_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vio_0' of module 'design_1_vio_0_0' requires 6 connections, but only 2 given [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1321]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (67#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 6 - type: integer 
	Parameter DIN_FROM bound to: 5 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (68#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (69#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_1' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_1' (70#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_1_0' [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_1_0' (71#1) [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1321]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'snake_game_axi4_full_0'. This will prevent further optimization [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:1291]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:860]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:710]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (72#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/DESL/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23616]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (73#1) [C:/DESL/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23616]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (74#1) [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 632.605 ; gain = 173.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 632.605 ; gain = 173.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 632.605 ; gain = 173.293
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0/design_1_axi_tft_0_0_in_context.xdc] for cell 'design_1_i/axi_tft_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0/design_1_axi_tft_0_0_in_context.xdc] for cell 'design_1_i/axi_tft_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_in_context.xdc] for cell 'design_1_i/mii_to_rmii_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_in_context.xdc] for cell 'design_1_i/mii_to_rmii_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0/design_1_axi_ethernetlite_0_0_in_context.xdc] for cell 'design_1_i/axi_ethernetlite_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0/design_1_vio_0_0_in_context.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/design_1_axi_bram_ctrl_0_bram_2/design_1_axi_bram_ctrl_0_bram_2_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/design_1_axi_bram_ctrl_0_bram_2/design_1_axi_bram_ctrl_0_bram_2_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/design_1_ila_0_1/design_1_ila_0_1_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_ila_0_1/design_1_ila_0_1/design_1_ila_0_1_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/design_1_snake_game_axi4_full_0_1/design_1_snake_game_axi4_full_0_1_in_context.xdc] for cell 'design_1_i/snake_game_axi4_full_0'
Finished Parsing XDC File [c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_snake_game_axi4_full_0_1/design_1_snake_game_axi4_full_0_1/design_1_snake_game_axi4_full_0_1_in_context.xdc] for cell 'design_1_i/snake_game_axi4_full_0'
Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc:45]
Finished Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/imports/VGA/constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/new/eth_ref_clk.xdc]
Finished Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/new/eth_ref_clk.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/constrs_1/new/eth_ref_clk.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 984.988 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.988 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 984.988 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[10]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[11]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[12]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[2]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[3]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[4]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[5]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[6]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[7]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[8]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_addr[9]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ba[2]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cas_n. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_n[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ck_p[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cke[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_cs_n[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dm[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[10]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[11]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[12]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[13]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[14]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[15]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[2]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[3]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[4]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[5]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[6]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[7]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[8]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dq[9]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_n[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_dqs_p[1]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_odt[0]. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_ras_n. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_0_we_n. (constraint file  c:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mii_to_rmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/snake_game_axi4_full_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out2' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out3' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out4' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_0' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_1' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_2' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_3' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_addn_clk_4' to pin 'design_1_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernetlite_0/phy_rx_clk' to pin 'design_1_i/mii_to_rmii_0/bbstub_rmii2mac_rx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_ethernetlite_0/phy_tx_clk' to pin 'design_1_i/mii_to_rmii_0/bbstub_rmii2mac_tx_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 17 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_0                   |         1|
|2     |design_1_auto_ds_0                |         1|
|3     |design_1_auto_pc_0                |         1|
|4     |design_1_auto_ds_1                |         1|
|5     |design_1_auto_pc_1                |         1|
|6     |design_1_auto_cc_0                |         1|
|7     |design_1_auto_ds_2                |         1|
|8     |design_1_auto_pc_2                |         1|
|9     |design_1_auto_ds_3                |         1|
|10    |design_1_auto_pc_3                |         1|
|11    |design_1_auto_ds_4                |         1|
|12    |design_1_auto_pc_4                |         1|
|13    |design_1_auto_ds_5                |         1|
|14    |design_1_auto_pc_5                |         1|
|15    |design_1_auto_ds_6                |         1|
|16    |design_1_auto_pc_6                |         1|
|17    |design_1_auto_ds_7                |         1|
|18    |design_1_auto_pc_7                |         1|
|19    |design_1_auto_pc_8                |         1|
|20    |design_1_auto_us_0                |         1|
|21    |design_1_auto_us_1                |         1|
|22    |design_1_auto_pc_9                |         1|
|23    |design_1_auto_us_2                |         1|
|24    |design_1_auto_pc_10               |         1|
|25    |design_1_auto_us_3                |         1|
|26    |design_1_axi_bram_ctrl_0_2        |         1|
|27    |design_1_axi_bram_ctrl_0_bram_2   |         1|
|28    |design_1_axi_ethernetlite_0_0     |         1|
|29    |design_1_axi_gpio_0_0             |         1|
|30    |design_1_axi_tft_0_0              |         1|
|31    |design_1_axi_timer_0_0            |         1|
|32    |design_1_axi_uartlite_0_0         |         1|
|33    |design_1_clk_wiz_1_0              |         1|
|34    |design_1_ila_0_1                  |         1|
|35    |design_1_mdm_1_0                  |         1|
|36    |design_1_microblaze_0_0           |         1|
|37    |design_1_microblaze_0_axi_intc_0  |         1|
|38    |design_1_mig_7series_0_0          |         1|
|39    |design_1_mii_to_rmii_0_0          |         1|
|40    |design_1_rst_clk_wiz_1_100M_0     |         1|
|41    |design_1_rst_mig_7series_0_81M_0  |         1|
|42    |design_1_snake_game_axi4_full_0_1 |         1|
|43    |design_1_vio_0_0                  |         1|
|44    |design_1_dlmb_bram_if_cntlr_0     |         1|
|45    |design_1_dlmb_v10_0               |         1|
|46    |design_1_ilmb_bram_if_cntlr_0     |         1|
|47    |design_1_ilmb_v10_0               |         1|
|48    |design_1_lmb_bram_0               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_auto_cc_0                |     1|
|2     |design_1_auto_ds_0                |     1|
|3     |design_1_auto_ds_1                |     1|
|4     |design_1_auto_ds_2                |     1|
|5     |design_1_auto_ds_3                |     1|
|6     |design_1_auto_ds_4                |     1|
|7     |design_1_auto_ds_5                |     1|
|8     |design_1_auto_ds_6                |     1|
|9     |design_1_auto_ds_7                |     1|
|10    |design_1_auto_pc_0                |     1|
|11    |design_1_auto_pc_1                |     1|
|12    |design_1_auto_pc_10               |     1|
|13    |design_1_auto_pc_2                |     1|
|14    |design_1_auto_pc_3                |     1|
|15    |design_1_auto_pc_4                |     1|
|16    |design_1_auto_pc_5                |     1|
|17    |design_1_auto_pc_6                |     1|
|18    |design_1_auto_pc_7                |     1|
|19    |design_1_auto_pc_8                |     1|
|20    |design_1_auto_pc_9                |     1|
|21    |design_1_auto_us_0                |     1|
|22    |design_1_auto_us_1                |     1|
|23    |design_1_auto_us_2                |     1|
|24    |design_1_auto_us_3                |     1|
|25    |design_1_axi_bram_ctrl_0_2        |     1|
|26    |design_1_axi_bram_ctrl_0_bram_2   |     1|
|27    |design_1_axi_ethernetlite_0_0     |     1|
|28    |design_1_axi_gpio_0_0             |     1|
|29    |design_1_axi_tft_0_0              |     1|
|30    |design_1_axi_timer_0_0            |     1|
|31    |design_1_axi_uartlite_0_0         |     1|
|32    |design_1_clk_wiz_1_0              |     1|
|33    |design_1_dlmb_bram_if_cntlr_0     |     1|
|34    |design_1_dlmb_v10_0               |     1|
|35    |design_1_ila_0_1                  |     1|
|36    |design_1_ilmb_bram_if_cntlr_0     |     1|
|37    |design_1_ilmb_v10_0               |     1|
|38    |design_1_lmb_bram_0               |     1|
|39    |design_1_mdm_1_0                  |     1|
|40    |design_1_microblaze_0_0           |     1|
|41    |design_1_microblaze_0_axi_intc_0  |     1|
|42    |design_1_mig_7series_0_0          |     1|
|43    |design_1_mii_to_rmii_0_0          |     1|
|44    |design_1_rst_clk_wiz_1_100M_0     |     1|
|45    |design_1_rst_mig_7series_0_81M_0  |     1|
|46    |design_1_snake_game_axi4_full_0_1 |     1|
|47    |design_1_vio_0_0                  |     1|
|48    |design_1_xbar_0                   |     1|
|49    |IBUF                              |    10|
|50    |IOBUF                             |     1|
|51    |OBUF                              |    20|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  8497|
|2     |  design_1_i                  |design_1                              |  8466|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  6768|
|4     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   395|
|5     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   395|
|6     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   272|
|7     |      m03_couplers            |m03_couplers_imp_1W07O72              |   395|
|8     |      m04_couplers            |m04_couplers_imp_5LX7BU               |   319|
|9     |      m05_couplers            |m05_couplers_imp_1XR4ZAZ              |   395|
|10    |      m06_couplers            |m06_couplers_imp_4YOIXL               |   395|
|11    |      m07_couplers            |m07_couplers_imp_1YO2N20              |   319|
|12    |      m09_couplers            |m09_couplers_imp_1S9IENL              |   395|
|13    |      s00_couplers            |s00_couplers_imp_1RZP34U              |   447|
|14    |      s01_couplers            |s01_couplers_imp_2REGHR               |   242|
|15    |      s02_couplers            |s02_couplers_imp_1R40M8T              |   199|
|16    |      s03_couplers            |s03_couplers_imp_3DF69O               |   248|
|17    |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_0      |     0|
|18    |    xlconcat_0                |design_1_xlconcat_0_0                 |     0|
|19    |    xlslice_0                 |design_1_xlslice_0_0                  |     0|
|20    |    xlslice_1                 |design_1_xlslice_0_1                  |     0|
|21    |    xlslice_2                 |design_1_xlslice_1_0                  |     0|
|22    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 984.988 ; gain = 173.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 984.988 ; gain = 525.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
191 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 984.988 ; gain = 528.539
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 984.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chanmi53/VGA_mar_7_work/VGA/VGA.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 14:54:54 2022...
