{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611009057459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611009057460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 23:30:57 2021 " "Processing started: Mon Jan 18 23:30:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611009057460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611009057460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611009057460 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611009057971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_vhdl_files/system_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpga_vhdl_files/system_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-arch " "Found design unit 1: system-arch" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058432 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/8_bit_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit-behaviour " "Found design unit 1: register_8bit-behaviour" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058435 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "../Processor/8_bit_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/8_bit_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/pass_mosfets/pass_mosfet.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pass-behaviour " "Found design unit 1: pass-behaviour" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058438 ""} { "Info" "ISGN_ENTITY_NAME" "1 pass " "Found entity 1: pass" {  } { { "../Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Pass_Mosfets/pass_mosfet.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADL-behaviour " "Found design unit 1: open_drain_ADL-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058442 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADL " "Found entity 1: open_drain_ADL" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADL.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/mosfets/drain_mosfets/open_drain_adh.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 open_drain_ADH-behaviour " "Found design unit 1: open_drain_ADH-behaviour" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058445 ""} { "Info" "ISGN_ENTITY_NAME" "1 open_drain_ADH " "Found entity 1: open_drain_ADH" {  } { { "../Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Mosfets/Drain_Mosfets/open_drain_ADH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_data_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data_reg-arch " "Found design unit 1: mem_data_reg-arch" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058448 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data_reg " "Found entity 1: mem_data_reg" {  } { { "../Processor/Memory_Interface/mem_data_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_data_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/memory_interface/mem_add_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_add_reg-arch " "Found design unit 1: mem_add_reg-arch" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058451 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_add_reg " "Found entity 1: mem_add_reg" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instructionregister/instruction_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intruction_reg-behaviour " "Found design unit 1: intruction_reg-behaviour" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058454 ""} { "Info" "ISGN_ENTITY_NAME" "1 intruction_reg " "Found entity 1: intruction_reg" {  } { { "../Processor/Control/InstructionRegister/instruction_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InstructionRegister/instruction_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/ready_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ready-behaviour " "Found design unit 1: ready-behaviour" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058457 ""} { "Info" "ISGN_ENTITY_NAME" "1 ready " "Found entity 1: ready" {  } { { "../Processor/Control/InterruptControl/ready_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/ready_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/interruptcontrol/fixed/interrupt_reset_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interr_res-behaviour " "Found design unit 1: interr_res-behaviour" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058460 ""} { "Info" "ISGN_ENTITY_NAME" "1 interr_res " "Found entity 1: interr_res" {  } { { "../Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/InterruptControl/Fixed/interrupt_reset_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/timing_fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_generation-timing_logic " "Found design unit 1: timing_generation-timing_logic" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058464 ""} { "Info" "ISGN_ENTITY_NAME" "1 timing_generation " "Found entity 1: timing_generation" {  } { { "../Processor/Control/Predecode/timing_fsm.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/timing_fsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_register-behaviour " "Found design unit 1: predecode_register-behaviour" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058467 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_register " "Found entity 1: predecode_register" {  } { { "../Processor/Control/Predecode/predecode_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/predecode/predecode_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode_logic-behaviour " "Found design unit 1: predecode_logic-behaviour" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058471 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode_logic " "Found entity 1: predecode_logic" {  } { { "../Processor/Control/Predecode/predecode_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/Predecode/predecode_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/control/instruction_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-arch " "Found design unit 1: instruction_decoder-arch" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058477 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../Processor/Control/instruction_decoder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Control/instruction_decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/clock_generator/clock.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-arch " "Found design unit 1: clock-arch" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058481 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/register_8bit_a.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_A-behaviour " "Found design unit 1: register_8bit_A-behaviour" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058485 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_A " "Found entity 1: register_8bit_A" {  } { { "../Processor/ALU/register_8bit_A.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/register_8bit_A.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/b_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_input_register-structural " "Found design unit 1: B_input_register-structural" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058488 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_input_register " "Found entity 1: B_input_register" {  } { { "../Processor/ALU/B_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_logic-structural " "Found design unit 1: alu_logic-structural" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058494 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_logic " "Found entity 1: alu_logic" {  } { { "../Processor/ALU/alu_logic.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structural " "Found design unit 1: alu-structural" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058499 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Processor/ALU/alu.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/adder_hold_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_hold_register-arch " "Found design unit 1: adder_hold_register-arch" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058504 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_hold_register " "Found entity 1: adder_hold_register" {  } { { "../Processor/ALU/adder_hold_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/adder_hold_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/a_input_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_input_register-structural " "Found design unit 1: A_input_register-structural" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058508 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_input_register " "Found entity 1: A_input_register" {  } { { "../Processor/ALU/A_input_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_xor-behavioural " "Found design unit 1: eight_bit_xor-behavioural" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058514 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_xor " "Found entity 1: eight_bit_xor" {  } { { "../Processor/ALU/8_bit_xor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_xor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_shift-behavioural " "Found design unit 1: eight_bit_shift-behavioural" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058519 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_shift " "Found entity 1: eight_bit_shift" {  } { { "../Processor/ALU/8_bit_shift.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_shift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_pass.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_pass-behavioural " "Found design unit 1: eight_bit_pass-behavioural" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058524 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_pass " "Found entity 1: eight_bit_pass" {  } { { "../Processor/ALU/8_bit_pass.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_pass.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_or-behavioural " "Found design unit 1: eight_bit_or-behavioural" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058529 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_or " "Found entity 1: eight_bit_or" {  } { { "../Processor/ALU/8_bit_or.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_and-behavioural " "Found design unit 1: eight_bit_and-behavioural" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058533 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_and " "Found entity 1: eight_bit_and" {  } { { "../Processor/ALU/8_bit_and.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_and.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/alu/8_bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_adder-behaviour " "Found design unit 1: eight_bit_adder-behaviour" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058538 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "../Processor/ALU/8_bit_adder.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/8_bit_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/register_8bit_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_8bit_C-behaviour " "Found design unit 1: register_8bit_C-behaviour" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058543 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_8bit_C " "Found entity 1: register_8bit_C" {  } { { "../Processor/Accumulator/register_8bit_C.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/register_8bit_C.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/accumulator/accumulator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-structural " "Found design unit 1: accumulator-structural" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058547 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../Processor/Accumulator/accumulator.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_low.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_low-arch " "Found design unit 1: pc_low-arch" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058551 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_low " "Found entity 1: pc_low" {  } { { "../Processor/Program_Counter/pc_low.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_low.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/program_counter/pc_high.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_high-arch " "Found design unit 1: pc_high-arch" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058556 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_high " "Found entity 1: pc_high" {  } { { "../Processor/Program_Counter/pc_high.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Program_Counter/pc_high.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/stack_pointer/stack_pointer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack_pointer-behavioural " "Found design unit 1: stack_pointer-behavioural" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058559 ""} { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Processor/Register/stack_pointer/stack_pointer.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/stack_pointer/stack_pointer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/status_register/status_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_register-behaviour " "Found design unit 1: status_register-behaviour" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058562 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_register " "Found entity 1: status_register" {  } { { "../Processor/Register/status_register/status_register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/status_register/status_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/y-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 y_index-behaviour " "Found design unit 1: y_index-behaviour" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058565 ""} { "Info" "ISGN_ENTITY_NAME" "1 y_index " "Found entity 1: y_index" {  } { { "../Processor/Register/y-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/y-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/register/x-index-register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x_index-behaviour " "Found design unit 1: x_index-behaviour" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058568 ""} { "Info" "ISGN_ENTITY_NAME" "1 x_index " "Found entity 1: x_index" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/t.o/documents/github/epo3/epo-3/processor/processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structural " "Found design unit 1: processor-structural" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058573 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611009058573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611009058573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611009058644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:processor_m " "Elaborating entity \"processor\" for hierarchy \"processor:processor_m\"" {  } { { "FPGA_VHDL_FILES/system_2.vhdl" "processor_m" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hc processor.vhdl(429) " "Verilog HDL or VHDL warning at processor.vhdl(429): object \"hc\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 429 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058654 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pch_pch processor.vhdl(432) " "Verilog HDL or VHDL warning at processor.vhdl(432): object \"pch_pch\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058655 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcl_pcl processor.vhdl(434) " "Verilog HDL or VHDL warning at processor.vhdl(434): object \"pcl_pcl\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058655 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i processor.vhdl(442) " "Verilog HDL or VHDL warning at processor.vhdl(442): object \"i\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058655 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag processor.vhdl(472) " "Verilog HDL or VHDL warning at processor.vhdl(472): object \"zero_flag\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058655 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_flag processor.vhdl(472) " "Verilog HDL or VHDL warning at processor.vhdl(472): object \"negative_flag\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058655 "|system|processor:processor_m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acc_content processor.vhdl(508) " "Verilog HDL or VHDL warning at processor.vhdl(508): object \"acc_content\" assigned a value but never read" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1611009058655 "|system|processor:processor_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock processor:processor_m\|clock:clo " "Elaborating entity \"clock\" for hierarchy \"processor:processor_m\|clock:clo\"" {  } { { "../Processor/processor.vhdl" "clo" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_index processor:processor_m\|x_index:x_in " "Elaborating entity \"x_index\" for hierarchy \"processor:processor_m\|x_index:x_in\"" {  } { { "../Processor/processor.vhdl" "x_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y_index processor:processor_m\|y_index:y_in " "Elaborating entity \"y_index\" for hierarchy \"processor:processor_m\|y_index:y_in\"" {  } { { "../Processor/processor.vhdl" "y_in" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:processor_m\|alu:Algorithmic_Unit " "Elaborating entity \"alu\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\"" {  } { { "../Processor/processor.vhdl" "Algorithmic_Unit" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_logic processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap " "Elaborating entity \"alu_logic\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\"" {  } { { "../Processor/ALU/alu.vhdl" "alu_logicmap" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER " "Elaborating entity \"eight_bit_adder\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_adder:ADDER\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ADDER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_or processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR " "Elaborating entity \"eight_bit_or\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_or:ORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_xor processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR " "Elaborating entity \"eight_bit_xor\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_xor:XORR\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "XORR" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_and processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD " "Elaborating entity \"eight_bit_and\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_and:ANDD\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "ANDD" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_shift processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT " "Elaborating entity \"eight_bit_shift\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_shift:SHIFT\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "SHIFT" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_pass processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS " "Elaborating entity \"eight_bit_pass\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|alu_logic:alu_logicmap\|eight_bit_pass:PASS\"" {  } { { "../Processor/ALU/alu_logic.vhdl" "PASS" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu_logic.vhdl" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_input_register processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER " "Elaborating entity \"B_input_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "B_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1 " "Elaborating entity \"register_8bit\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|B_input_register:B_REGISTER\|register_8bit:l1\"" {  } { { "../Processor/ALU/B_input_register.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/B_input_register.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_input_register processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER " "Elaborating entity \"A_input_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "A_REGSISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_A processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1 " "Elaborating entity \"register_8bit_A\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|A_input_register:A_REGSISTER\|register_8bit_A:L1\"" {  } { { "../Processor/ALU/A_input_register.vhdl" "L1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/A_input_register.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_hold_register processor:processor_m\|alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER " "Elaborating entity \"adder_hold_register\" for hierarchy \"processor:processor_m\|alu:Algorithmic_Unit\|adder_hold_register:HOLD_REGISTER\"" {  } { { "../Processor/ALU/alu.vhdl" "HOLD_REGISTER" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/ALU/alu.vhdl" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_low processor:processor_m\|pc_low:program_counter_low " "Elaborating entity \"pc_low\" for hierarchy \"processor:processor_m\|pc_low:program_counter_low\"" {  } { { "../Processor/processor.vhdl" "program_counter_low" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_high processor:processor_m\|pc_high:program_counter_high " "Elaborating entity \"pc_high\" for hierarchy \"processor:processor_m\|pc_high:program_counter_high\"" {  } { { "../Processor/processor.vhdl" "program_counter_high" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator processor:processor_m\|accumulator:accumu " "Elaborating entity \"accumulator\" for hierarchy \"processor:processor_m\|accumulator:accumu\"" {  } { { "../Processor/processor.vhdl" "accumu" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit_C processor:processor_m\|accumulator:accumu\|register_8bit_C:l1 " "Elaborating entity \"register_8bit_C\" for hierarchy \"processor:processor_m\|accumulator:accumu\|register_8bit_C:l1\"" {  } { { "../Processor/Accumulator/accumulator.vhdl" "l1" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Accumulator/accumulator.vhdl" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_add_reg processor:processor_m\|mem_add_reg:add_Reg " "Elaborating entity \"mem_add_reg\" for hierarchy \"processor:processor_m\|mem_add_reg:add_Reg\"" {  } { { "../Processor/processor.vhdl" "add_Reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data_reg processor:processor_m\|mem_data_reg:data_reg " "Elaborating entity \"mem_data_reg\" for hierarchy \"processor:processor_m\|mem_data_reg:data_reg\"" {  } { { "../Processor/processor.vhdl" "data_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_register processor:processor_m\|status_register:flag_reg " "Elaborating entity \"status_register\" for hierarchy \"processor:processor_m\|status_register:flag_reg\"" {  } { { "../Processor/processor.vhdl" "flag_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass processor:processor_m\|pass:pass_sb_db " "Elaborating entity \"pass\" for hierarchy \"processor:processor_m\|pass:pass_sb_db\"" {  } { { "../Processor/processor.vhdl" "pass_sb_db" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADH processor:processor_m\|open_drain_ADH:od_adh " "Elaborating entity \"open_drain_ADH\" for hierarchy \"processor:processor_m\|open_drain_ADH:od_adh\"" {  } { { "../Processor/processor.vhdl" "od_adh" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_drain_ADL processor:processor_m\|open_drain_ADL:od_adl " "Elaborating entity \"open_drain_ADL\" for hierarchy \"processor:processor_m\|open_drain_ADL:od_adl\"" {  } { { "../Processor/processor.vhdl" "od_adl" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer processor:processor_m\|stack_pointer:stk_point " "Elaborating entity \"stack_pointer\" for hierarchy \"processor:processor_m\|stack_pointer:stk_point\"" {  } { { "../Processor/processor.vhdl" "stk_point" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_register processor:processor_m\|predecode_register:pre_reg " "Elaborating entity \"predecode_register\" for hierarchy \"processor:processor_m\|predecode_register:pre_reg\"" {  } { { "../Processor/processor.vhdl" "pre_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "predecode_logic processor:processor_m\|predecode_logic:pr_logic " "Elaborating entity \"predecode_logic\" for hierarchy \"processor:processor_m\|predecode_logic:pr_logic\"" {  } { { "../Processor/processor.vhdl" "pr_logic" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intruction_reg processor:processor_m\|intruction_reg:ins_reg " "Elaborating entity \"intruction_reg\" for hierarchy \"processor:processor_m\|intruction_reg:ins_reg\"" {  } { { "../Processor/processor.vhdl" "ins_reg" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:processor_m\|instruction_decoder:instruction_dec " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:processor_m\|instruction_decoder:instruction_dec\"" {  } { { "../Processor/processor.vhdl" "instruction_dec" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_generation processor:processor_m\|timing_generation:tim_gen " "Elaborating entity \"timing_generation\" for hierarchy \"processor:processor_m\|timing_generation:tim_gen\"" {  } { { "../Processor/processor.vhdl" "tim_gen" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready processor:processor_m\|ready:ready_map " "Elaborating entity \"ready\" for hierarchy \"processor:processor_m\|ready:ready_map\"" {  } { { "../Processor/processor.vhdl" "ready_map" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611009058783 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[7\]\" " "Converted tri-state node \"processor:processor_m\|sb\[7\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[6\]\" " "Converted tri-state node \"processor:processor_m\|sb\[6\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[5\]\" " "Converted tri-state node \"processor:processor_m\|sb\[5\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[4\]\" " "Converted tri-state node \"processor:processor_m\|sb\[4\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[3\]\" " "Converted tri-state node \"processor:processor_m\|sb\[3\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[2\]\" " "Converted tri-state node \"processor:processor_m\|sb\[2\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[1\]\" " "Converted tri-state node \"processor:processor_m\|sb\[1\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|sb\[0\]\" " "Converted tri-state node \"processor:processor_m\|sb\[0\]\" into a selector" {  } { { "../Processor/Register/x-index-register.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Register/x-index-register.vhdl" 14 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[7\]\" " "Converted tri-state node \"processor:processor_m\|db\[7\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[6\]\" " "Converted tri-state node \"processor:processor_m\|db\[6\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[5\]\" " "Converted tri-state node \"processor:processor_m\|db\[5\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[4\]\" " "Converted tri-state node \"processor:processor_m\|db\[4\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[3\]\" " "Converted tri-state node \"processor:processor_m\|db\[3\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[2\]\" " "Converted tri-state node \"processor:processor_m\|db\[2\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[1\]\" " "Converted tri-state node \"processor:processor_m\|db\[1\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|db\[0\]\" " "Converted tri-state node \"processor:processor_m\|db\[0\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[7\]\" " "Converted tri-state node \"processor:processor_m\|adh\[7\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[6\]\" " "Converted tri-state node \"processor:processor_m\|adh\[6\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[5\]\" " "Converted tri-state node \"processor:processor_m\|adh\[5\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[4\]\" " "Converted tri-state node \"processor:processor_m\|adh\[4\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[3\]\" " "Converted tri-state node \"processor:processor_m\|adh\[3\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[2\]\" " "Converted tri-state node \"processor:processor_m\|adh\[2\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[1\]\" " "Converted tri-state node \"processor:processor_m\|adh\[1\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adh\[0\]\" " "Converted tri-state node \"processor:processor_m\|adh\[0\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[7\]\" " "Converted tri-state node \"processor:processor_m\|adl\[7\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[6\]\" " "Converted tri-state node \"processor:processor_m\|adl\[6\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[5\]\" " "Converted tri-state node \"processor:processor_m\|adl\[5\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[4\]\" " "Converted tri-state node \"processor:processor_m\|adl\[4\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[3\]\" " "Converted tri-state node \"processor:processor_m\|adl\[3\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[2\]\" " "Converted tri-state node \"processor:processor_m\|adl\[2\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[1\]\" " "Converted tri-state node \"processor:processor_m\|adl\[1\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:processor_m\|adl\[0\]\" " "Converted tri-state node \"processor:processor_m\|adl\[0\]\" into a selector" {  } { { "../Processor/Memory_Interface/mem_add_reg.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Memory_Interface/mem_add_reg.vhdl" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1611009058947 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1611009058947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1611009059497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1611009060501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1611009060719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009060719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "515 " "Implemented 515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611009060801 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611009060801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "486 " "Implemented 486 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1611009060801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611009060801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611009060845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 23:31:00 2021 " "Processing ended: Mon Jan 18 23:31:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611009060845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611009060845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611009060845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611009060845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611009062013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611009062014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 23:31:01 2021 " "Processing started: Mon Jan 18 23:31:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611009062014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611009062014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611009062014 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611009062127 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1611009062127 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1611009062127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1611009062244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611009062259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611009062294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611009062294 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611009062355 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611009062374 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611009062757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611009062757 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1611009062757 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611009062757 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611009062759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611009062759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1611009062759 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611009062759 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611009062919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611009062920 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~23\|combout " "Node \"processor_m\|sb\[5\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062922 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~12\|datad " "Node \"processor_m\|db\[5\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062922 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~12\|combout " "Node \"processor_m\|db\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062922 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~21\|dataa " "Node \"processor_m\|sb\[5\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062922 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~21\|combout " "Node \"processor_m\|sb\[5\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062922 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~23\|dataa " "Node \"processor_m\|sb\[5\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062922 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062922 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~19\|combout " "Node \"processor_m\|sb\[4\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~10\|datad " "Node \"processor_m\|db\[4\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~10\|combout " "Node \"processor_m\|db\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~17\|dataa " "Node \"processor_m\|sb\[4\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~17\|combout " "Node \"processor_m\|sb\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~19\|dataa " "Node \"processor_m\|sb\[4\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062923 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|combout " "Node \"processor_m\|sb\[3\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~8\|datad " "Node \"processor_m\|db\[3\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~8\|combout " "Node \"processor_m\|db\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~13\|dataa " "Node \"processor_m\|sb\[3\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~13\|combout " "Node \"processor_m\|sb\[3\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|dataa " "Node \"processor_m\|sb\[3\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062923 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~11\|combout " "Node \"processor_m\|sb\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~6\|datad " "Node \"processor_m\|db\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~6\|combout " "Node \"processor_m\|db\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~9\|dataa " "Node \"processor_m\|sb\[2\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~9\|combout " "Node \"processor_m\|sb\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~11\|dataa " "Node \"processor_m\|sb\[2\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062923 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062923 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~7\|combout " "Node \"processor_m\|sb\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~4\|datad " "Node \"processor_m\|db\[1\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~4\|combout " "Node \"processor_m\|db\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|dataa " "Node \"processor_m\|sb\[1\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|combout " "Node \"processor_m\|sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~7\|dataa " "Node \"processor_m\|sb\[1\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062924 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|combout " "Node \"processor_m\|sb\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|datad " "Node \"processor_m\|db\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|combout " "Node \"processor_m\|db\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~1\|dataa " "Node \"processor_m\|sb\[0\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~1\|combout " "Node \"processor_m\|sb\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|dataa " "Node \"processor_m\|sb\[0\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062924 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~27\|combout " "Node \"processor_m\|sb\[6\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~14\|datad " "Node \"processor_m\|db\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~14\|combout " "Node \"processor_m\|db\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~25\|dataa " "Node \"processor_m\|sb\[6\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~25\|combout " "Node \"processor_m\|sb\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~27\|dataa " "Node \"processor_m\|sb\[6\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062924 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062924 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|combout " "Node \"processor_m\|sb\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062925 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~16\|datad " "Node \"processor_m\|db\[7\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062925 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~16\|combout " "Node \"processor_m\|db\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062925 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~29\|dataa " "Node \"processor_m\|sb\[7\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062925 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~29\|combout " "Node \"processor_m\|sb\[7\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062925 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|dataa " "Node \"processor_m\|sb\[7\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009062925 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1611009062925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611009062926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611009062926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1611009062926 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611009062928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_25mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_25mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611009062956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|clock:clo\|state.state_6 " "Destination node processor:processor_m\|clock:clo\|state.state_6" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|state.state_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611009062956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|clock:clo\|state.state_8 " "Destination node processor:processor_m\|clock:clo\|state.state_8" {  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|state.state_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611009062956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_out " "Destination node clk_out" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_out } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_out" } } } } { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611009062956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611009062956 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_25mhz } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } } { "FPGA_VHDL_FILES/system_2.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/FPGA_VHDL_FILES/system_2.vhdl" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611009062956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|clock:clo\|clk_2  " "Automatically promoted node processor:processor_m\|clock:clo\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611009062957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|accumulator_clk " "Destination node processor:processor_m\|accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 498 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611009062957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611009062957 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611009062957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|clock:clo\|clk  " "Automatically promoted node processor:processor_m\|clock:clo\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611009062957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:processor_m\|accumulator_clk " "Destination node processor:processor_m\|accumulator_clk" {  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 498 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1611009062957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1611009062957 ""}  } { { "../Processor/Clock_Generator/clock.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/Clock_Generator/clock.vhdl" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|clock:clo|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611009062957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:processor_m\|accumulator_clk  " "Automatically promoted node processor:processor_m\|accumulator_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1611009062957 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 498 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { processor:processor_m|accumulator_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611009062957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611009063032 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611009063033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611009063033 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611009063034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611009063034 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611009063035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611009063035 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611009063035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611009063061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1611009063062 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611009063062 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611009063080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611009064035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611009064236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611009064243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611009065364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611009065364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611009065446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1611009066192 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611009066192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611009067004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1611009067005 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611009067005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1611009067018 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611009067020 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[0\] 0 " "Pin \"addres_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[1\] 0 " "Pin \"addres_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[2\] 0 " "Pin \"addres_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[3\] 0 " "Pin \"addres_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[4\] 0 " "Pin \"addres_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[5\] 0 " "Pin \"addres_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[6\] 0 " "Pin \"addres_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addres_data\[7\] 0 " "Pin \"addres_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[0\] 0 " "Pin \"control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "control\[1\] 0 " "Pin \"control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[0\] 0 " "Pin \"ir_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[1\] 0 " "Pin \"ir_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[2\] 0 " "Pin \"ir_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[3\] 0 " "Pin \"ir_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[4\] 0 " "Pin \"ir_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[5\] 0 " "Pin \"ir_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[6\] 0 " "Pin \"ir_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_out\[7\] 0 " "Pin \"ir_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1611009067033 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1611009067033 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611009067203 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611009067226 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611009067376 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611009067537 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1611009067586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg " "Generated suppressed messages file C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611009067678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611009067923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 23:31:07 2021 " "Processing ended: Mon Jan 18 23:31:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611009067923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611009067923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611009067923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611009067923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611009068872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611009068872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 23:31:08 2021 " "Processing started: Mon Jan 18 23:31:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611009068872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611009068872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611009068872 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611009069757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611009069793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611009070368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 23:31:10 2021 " "Processing ended: Mon Jan 18 23:31:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611009070368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611009070368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611009070368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611009070368 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611009070996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611009071546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611009071546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 23:31:11 2021 " "Processing started: Mon Jan 18 23:31:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611009071546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611009071546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611009071547 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1611009071692 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611009071935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611009071974 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1611009071974 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1611009072103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1611009072103 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz clk_25mhz " "create_clock -period 1.000 -name clk_25mhz clk_25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072105 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_3 processor:processor_m\|clock:clo\|state.state_3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072105 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1 " "create_clock -period 1.000 -name processor:processor_m\|clock:clo\|state.state_1 processor:processor_m\|clock:clo\|state.state_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072105 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072105 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|combout " "Node \"processor_m\|sb\[0\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072106 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|dataa " "Node \"processor_m\|db\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072106 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[0\]~2\|combout " "Node \"processor_m\|db\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072106 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~1\|datac " "Node \"processor_m\|sb\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072106 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~1\|combout " "Node \"processor_m\|sb\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072106 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[0\]~3\|datab " "Node \"processor_m\|sb\[0\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072106 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072106 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~7\|combout " "Node \"processor_m\|sb\[1\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~4\|dataa " "Node \"processor_m\|db\[1\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[1\]~4\|combout " "Node \"processor_m\|db\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|datab " "Node \"processor_m\|sb\[1\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~5\|combout " "Node \"processor_m\|sb\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[1\]~7\|dataa " "Node \"processor_m\|sb\[1\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072107 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~11\|combout " "Node \"processor_m\|sb\[2\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~6\|datab " "Node \"processor_m\|db\[2\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[2\]~6\|combout " "Node \"processor_m\|db\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~9\|datac " "Node \"processor_m\|sb\[2\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~9\|combout " "Node \"processor_m\|sb\[2\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[2\]~11\|datab " "Node \"processor_m\|sb\[2\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072107 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|combout " "Node \"processor_m\|sb\[3\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~8\|dataa " "Node \"processor_m\|db\[3\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[3\]~8\|combout " "Node \"processor_m\|db\[3\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~13\|datac " "Node \"processor_m\|sb\[3\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~13\|combout " "Node \"processor_m\|sb\[3\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[3\]~15\|datab " "Node \"processor_m\|sb\[3\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072107 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072107 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~19\|combout " "Node \"processor_m\|sb\[4\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~10\|dataa " "Node \"processor_m\|db\[4\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[4\]~10\|combout " "Node \"processor_m\|db\[4\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~17\|datac " "Node \"processor_m\|sb\[4\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~17\|combout " "Node \"processor_m\|sb\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[4\]~19\|dataa " "Node \"processor_m\|sb\[4\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072108 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~23\|combout " "Node \"processor_m\|sb\[5\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~12\|datab " "Node \"processor_m\|db\[5\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[5\]~12\|combout " "Node \"processor_m\|db\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~21\|dataa " "Node \"processor_m\|sb\[5\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~21\|combout " "Node \"processor_m\|sb\[5\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[5\]~23\|datac " "Node \"processor_m\|sb\[5\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072108 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~27\|combout " "Node \"processor_m\|sb\[6\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~14\|dataa " "Node \"processor_m\|db\[6\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[6\]~14\|combout " "Node \"processor_m\|db\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~25\|datac " "Node \"processor_m\|sb\[6\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~25\|combout " "Node \"processor_m\|sb\[6\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[6\]~27\|datab " "Node \"processor_m\|sb\[6\]~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072108 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072108 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|combout " "Node \"processor_m\|sb\[7\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072109 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~16\|dataa " "Node \"processor_m\|db\[7\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072109 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|db\[7\]~16\|combout " "Node \"processor_m\|db\[7\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072109 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~29\|datac " "Node \"processor_m\|sb\[7\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072109 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~29\|combout " "Node \"processor_m\|sb\[7\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072109 ""} { "Warning" "WSTA_SCC_NODE" "processor_m\|sb\[7\]~31\|dataa " "Node \"processor_m\|sb\[7\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611009072109 ""}  } { { "../Processor/processor.vhdl" "" { Text "C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/Processor/processor.vhdl" 475 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1611009072109 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072111 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072111 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1611009072111 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1611009072115 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1611009072126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611009072135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.442 " "Worst-case setup slack is -12.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.442      -500.711 processor:processor_m\|clock:clo\|state.state_1  " "  -12.442      -500.711 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.305      -285.361 processor:processor_m\|clock:clo\|state.state_3  " "  -10.305      -285.361 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.744       -34.887 clk_25mhz  " "   -5.744       -34.887 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611009072139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.506 " "Worst-case hold slack is -2.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.506        -4.617 clk_25mhz  " "   -2.506        -4.617 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 processor:processor_m\|clock:clo\|state.state_1  " "    0.445         0.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.674         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611009072145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611009072149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611009072153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -19.961 clk_25mhz  " "   -1.631       -19.961 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -81.874 processor:processor_m\|clock:clo\|state.state_3  " "   -0.611       -81.874 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -59.878 processor:processor_m\|clock:clo\|state.state_1  " "   -0.611       -59.878 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611009072156 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611009072327 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1611009072329 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datac  to: combout " "Cell: processor_m\|accumulator_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processor_m\|accumulator_clk  from: datad  to: combout " "Cell: processor_m\|accumulator_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1611009072349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1611009072353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.279 " "Worst-case setup slack is -4.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.279      -166.879 processor:processor_m\|clock:clo\|state.state_1  " "   -4.279      -166.879 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145       -86.151 processor:processor_m\|clock:clo\|state.state_3  " "   -3.145       -86.151 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728       -10.098 clk_25mhz  " "   -1.728       -10.098 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611009072358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.688 " "Worst-case hold slack is -1.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.688        -3.238 clk_25mhz  " "   -1.688        -3.238 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082         0.000 processor:processor_m\|clock:clo\|state.state_1  " "    0.082         0.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 processor:processor_m\|clock:clo\|state.state_3  " "    0.147         0.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611009072369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611009072374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1611009072379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 clk_25mhz  " "   -1.380       -16.380 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -67.000 processor:processor_m\|clock:clo\|state.state_3  " "   -0.500       -67.000 processor:processor_m\|clock:clo\|state.state_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -49.000 processor:processor_m\|clock:clo\|state.state_1  " "   -0.500       -49.000 processor:processor_m\|clock:clo\|state.state_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1611009072386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1611009072386 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1611009072549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611009072586 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1611009072586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611009072690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 23:31:12 2021 " "Processing ended: Mon Jan 18 23:31:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611009072690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611009072690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611009072690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611009072690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611009073690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611009073691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 23:31:13 2021 " "Processing started: Mon Jan 18 23:31:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611009073691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611009073691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611009073691 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processor.vho\", \"processor_fast.vho processor_vhd.sdo processor_vhd_fast.sdo C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/ simulation " "Generated files \"processor.vho\", \"processor_fast.vho\", \"processor_vhd.sdo\" and \"processor_vhd_fast.sdo\" in directory \"C:/Users/T.O/Documents/GitHub/EPO3/EPO-3/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1611009074338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611009074404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 23:31:14 2021 " "Processing ended: Mon Jan 18 23:31:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611009074404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611009074404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611009074404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611009074404 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 163 s " "Quartus II Full Compilation was successful. 0 errors, 163 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611009075060 ""}
