
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#
#Specify Library
#
set_app_var search_path [concat $search_path ../rtl/ /usr/cadtool/cbdk/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/]
. /usr/cad/synopsys/synthesis/cur/libraries/syn /usr/cad/synopsys/synthesis/cur/dw/syn_ver /usr/cad/synopsys/synthesis/cur/dw/sim_ver ../rtl/ /usr/cadtool/cbdk/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/
set_app_var target_library {sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
#set symbol_library {vendor_xxx.sdb}
set_app_var synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set_app_var link_library [concat $target_library $synthetic_library "*"]
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db dw_foundation.sldb *
#
#Read Design Files
#
analyze -format verilog dut_include.v
Running PRESTO HDLC
Compiling source file ../rtl/dut_include.v
Opening include file ../rtl//alu.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/cbdk/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
set DESIGN_TOP alu
alu
elaborate $DESIGN_TOP
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 16 in file
	'../rtl//alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Elaborated 1 design.
Current design is now 'alu'.
1
#
#Define Design Environment
#
set_operating_conditions tt_typical_max_0p90v_25c
Using operating conditions 'tt_typical_max_0p90v_25c' found in library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c'.
1
set_wire_load_model -name Small
1
set_wire_load_mode segmented
1
#
#Set Design Constraints
#
#set_driving_cell -lib_cell INV_X0P5B_A9TR -pin Y [all_inputs]
set_load 0.1 [all_outputs]
1
#create_clock -name clk -period 10 [get_ports clk]
#set_clock_uncertainty -setup 0.5 clk
#set_clock_uncertainty -hold  0.2 clk
#
#set_input_delay  4 -clock clk [all_inputs]
#set_output_delay 4 -clock clk [all_outputs]
#
#Synthesize and Optimize Design
#
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP5
Date:        Thu Mar 28 20:32:13 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               4
    Cells do not drive (LINT-1)                                     4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'B_21' does not drive any nets. (LINT-1)
1
compile_ultra -no_autoungroup -no_seq_output_inversion
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'alu'

Loaded alib file './alib-52/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'alu'
 Implement Synthetic for 'alu'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TR' in the library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'alu'. (DDB-72)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06     289.4      0.00       0.0    1083.3                              3.3351
    0:00:06     289.4      0.00       0.0    1083.3                              3.3351

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:07     183.3      0.00       0.0    3221.9                              1.8041
    0:00:07     183.3      0.00       0.0    3221.9                              1.8041
    0:00:07     183.3      0.00       0.0    3221.9                              1.8041
    0:00:07     183.3      0.00       0.0    3221.9                              1.8041
    0:00:07     183.3      0.00       0.0    3221.9                              1.8041
    0:00:07     183.3      0.00       0.0    3221.9                              1.8041

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07     181.4      0.00       0.0    3221.8                              1.7939
    0:00:07     181.4      0.00       0.0    3221.8                              1.7939
    0:00:07     181.4      0.00       0.0    3221.8                              1.7939
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07     181.4      0.00       0.0    3221.9                              1.3975
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:07     197.3      0.00       0.0       0.0                              1.6161
    0:00:07     197.3      0.00       0.0       0.0                              1.6161


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:07     197.3      0.00       0.0       0.0                              1.6161
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
    0:00:07     196.0      0.00       0.0       0.0                              1.6084
    0:00:07     196.0      0.00       0.0       0.0                              1.6084
    0:00:07     196.0      0.00       0.0       0.0                              1.6084
    0:00:07     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
    0:00:08     196.0      0.00       0.0       0.0                              1.5999
Loading db file '/usr/cadtool/cbdk/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#
#Analyze and Resolve Design Problems
#
report_constraint -verbose > syn_cons.log
report_area -hierarchy -designware > syn_area.log
report_timing -max_path 10 > syn_timing.log
#
#Save Design Database
#
change_names -rules verilog
1
write -format verilog -hier -out $DESIGN_TOP.vg
Writing verilog file '/home/m112/m112061622/secureic/lab01/syn/alu.vg'.
1
#
#Exit the script
#
#exit
dc_shell> exit

Memory usage for this session 360 Mbytes.
Memory usage for this session including child processes 360 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).
Elapsed time for this session 24 seconds ( 0.01 hours ).

Thank you...
